# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Load canceled
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim work.proc_tb
# vsim work.proc_tb 
# Start time: 20:52:53 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/clock
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/writedata
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/address
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/memwrite
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/memread
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/readdata
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/waitrequest
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/ram_block
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:44 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 20:53:44 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:44 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 20:53:44 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:45 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 20:53:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:45 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 20:53:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:45 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 20:53:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:45 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 20:53:45 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:45 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 20:53:46 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:46 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 20:53:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:46 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 20:53:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:46 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 20:53:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:46 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 20:53:47 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:47 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 20:53:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 20:53:47 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 20:53:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:53:48 on Mar 30,2018, Elapsed time: 0:00:55
# Errors: 0, Warnings: 5
# vsim proc_tb 
# Start time: 20:53:49 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
restart -f
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
restart -f
# Loading work.data_memory(rtl)
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/ram_block
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd failed with 7 errors.
# Load canceled
# Compile of data_memory.vhd was successful.
# 13 compiles, 1 failed with 7 errors.
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd failed with 3 errors.
# Compile of data_memory.vhd was successful.
# 13 compiles, 1 failed with 3 errors.
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
quit -sim
# End time: 21:12:00 on Mar 30,2018, Elapsed time: 0:18:11
# Errors: 1, Warnings: 8
vsim work.proc
# vsim work.proc 
# Start time: 21:12:10 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
add wave -position end  sim:/proc/instr_memory_instance/clock
add wave -position end  sim:/proc/instr_memory_instance/writedata
add wave -position end  sim:/proc/instr_memory_instance/address
add wave -position end  sim:/proc/instr_memory_instance/memwrite
add wave -position end  sim:/proc/instr_memory_instance/memread
add wave -position end  sim:/proc/instr_memory_instance/readdata
add wave -position end  sim:/proc/instr_memory_instance/waitrequest
add wave -position end  sim:/proc/instr_memory_instance/ram_block
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd failed with 3 errors.
# Compile of data_memory.vhd was successful.
# 13 compiles, 1 failed with 3 errors.
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
restart -f
# Loading work.usign_ext(arch)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
restart -f
# Loading work.proc(arch)
# Loading work.sign_ext(arch)
# Loading work.data_memory(rtl)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:38 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:17:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:38 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:17:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:38 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:17:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:38 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:17:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:38 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:17:38 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:39 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:17:39 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:39 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:17:39 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:39 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:17:39 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:39 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:17:39 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:39 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:17:40 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:40 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:17:40 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:40 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:17:40 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:17:40 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:17:40 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:17:41 on Mar 30,2018, Elapsed time: 0:05:31
# Errors: 0, Warnings: 11
# vsim proc 
# Start time: 21:17:42 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# (vish-4014) No objects found matching '/proc_tb/proc_instance/clock'.
add wave -position end  sim:/proc/clk
add wave -position end  sim:/proc/rst
add wave -position end  sim:/proc/pc_adder_instance/override
add wave -position end  sim:/proc/pc_adder_instance/pc
add wave -position end  sim:/proc/pc_adder_instance/override_pc
add wave -position end  sim:/proc/pc_adder_instance/output_add
add wave -position end  sim:/proc/pc_instance/input
add wave -position end  sim:/proc/pc_instance/reset
add wave -position end  sim:/proc/pc_instance/output_pc
add wave -position end  sim:/proc/instr_memory_instance/clock
add wave -position end  sim:/proc/instr_memory_instance/writedata
add wave -position end  sim:/proc/instr_memory_instance/address
add wave -position end  sim:/proc/instr_memory_instance/memwrite
add wave -position end  sim:/proc/instr_memory_instance/memread
add wave -position end  sim:/proc/instr_memory_instance/readdata
add wave -position end  sim:/proc/instr_memory_instance/waitrequest
add wave -position end  sim:/proc/instr_memory_instance/ram_block
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:51 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:18:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:51 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:18:51 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:51 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:18:52 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:52 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:18:52 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:52 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:18:52 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:52 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:18:52 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:52 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:18:53 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:53 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:18:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:53 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:18:53 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:53 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:18:54 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:54 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:18:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:54 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:18:54 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:18:55 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:18:55 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:18:56 on Mar 30,2018, Elapsed time: 0:01:14
# Errors: 1, Warnings: 3
# vsim proc 
# Start time: 21:18:56 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
add wave -position 1  sim:/proc/clock
run
# could not find interpreter "ScintillaTk"
add wave -position 0  sim:/proc/clock
run
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim work.proc_tb
# End time: 21:21:53 on Mar 30,2018, Elapsed time: 0:02:57
# Errors: 1, Warnings: 2
# vsim work.proc_tb 
# Start time: 21:21:53 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/clock
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/writedata
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/address
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/memwrite
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/memread
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/readdata
add wave -position end  sim:/proc_tb/proc_instance/instr_memory_instance/waitrequest
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
run
quit -sim
vsim work.proc
# End time: 21:22:43 on Mar 30,2018, Elapsed time: 0:00:50
# Errors: 0, Warnings: 3
# vsim work.proc 
# Start time: 21:22:43 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
add wave -position end  sim:/proc/instr_memory_instance/clock
add wave -position end  sim:/proc/instr_memory_instance/writedata
add wave -position end  sim:/proc/instr_memory_instance/address
add wave -position end  sim:/proc/instr_memory_instance/memwrite
add wave -position end  sim:/proc/instr_memory_instance/memread
add wave -position end  sim:/proc/instr_memory_instance/readdata
add wave -position end  sim:/proc/instr_memory_instance/waitrequest
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:00 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:25:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:00 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:25:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:00 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:25:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:00 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:25:00 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:01 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:25:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:01 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:25:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:01 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:25:01 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:01 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:25:02 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:02 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:25:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:02 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:25:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:02 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:25:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:02 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:25:02 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:25:02 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:25:03 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:25:03 on Mar 30,2018, Elapsed time: 0:02:20
# Errors: 0, Warnings: 5
# vsim proc 
# Start time: 21:25:04 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:13 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:27:14 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:14 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:27:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:14 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:27:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:14 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:27:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:14 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:27:14 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:15 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:27:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:15 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:27:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:15 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:27:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:16 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:27:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:16 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:27:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:16 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:27:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:16 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:27:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:27:17 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:27:17 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:27:17 on Mar 30,2018, Elapsed time: 0:02:13
# Errors: 0, Warnings: 5
# vsim proc 
# Start time: 21:27:18 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proc/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 3500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 6500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 7500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9500 ps  Iteration: 1  Instance: /proc/instr_memory_instance
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:46 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:30:46 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:46 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:30:47 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:47 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:30:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:47 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:30:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:47 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:30:47 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:47 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:30:48 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:48 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:30:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:48 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:30:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:48 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:30:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:48 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:30:48 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:49 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:30:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:49 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:30:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:30:49 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:30:49 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:30:50 on Mar 30,2018, Elapsed time: 0:03:32
# Errors: 0, Warnings: 19
# vsim proc_tb 
# Start time: 21:30:50 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# (vish-4014) No objects found matching '/proc/clk'.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:05 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:31:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:05 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:31:05 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:06 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:31:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:06 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:31:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:06 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:31:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:06 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:31:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:06 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:31:06 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:07 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:31:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:07 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:31:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:07 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:31:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:07 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:31:07 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:07 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:31:08 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:31:08 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:31:08 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:31:09 on Mar 30,2018, Elapsed time: 0:00:19
# Errors: 1, Warnings: 3
# vsim proc_tb 
# Start time: 21:31:09 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
add wave -position end sim:/proc_tb/proc_instance/*
run
restart -f
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
run
# Compile of PC.vhd was successful.
# Compile of instr_memory.vhd was successful.
# Compile of PC_adder.vhd was successful.
# Compile of USign_Ext.vhd was successful.
# Compile of ex_ALU.vhd was successful with warnings.
# Compile of hazard_Detection.vhd was successful.
# Compile of id_reg.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of Register_File.vhd was successful.
# Compile of Sign_Ext.vhd was successful.
# Compile of proc_tb.vhd was successful.
# Compile of proc.vhd was successful.
# Compile of data_memory.vhd was successful.
# 13 compiles, 0 failed with no errors.
source testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:12 on Mar 30,2018
# vcom -reportprogress 300 USign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usign_ext
# -- Compiling architecture arch of usign_ext
# End time: 21:33:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:12 on Mar 30,2018
# vcom -reportprogress 300 Sign_Ext.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_ext
# -- Compiling architecture arch of sign_ext
# End time: 21:33:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:12 on Mar 30,2018
# vcom -reportprogress 300 Register_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity Register_File
# -- Compiling architecture arch of Register_File
# End time: 21:33:12 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:12 on Mar 30,2018
# vcom -reportprogress 300 PC_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_adder
# -- Compiling architecture arch of PC_adder
# End time: 21:33:13 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:14 on Mar 30,2018
# vcom -reportprogress 300 PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# End time: 21:33:15 on Mar 30,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:15 on Mar 30,2018
# vcom -reportprogress 300 mux_2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2to1
# -- Compiling architecture Behavioral of mux_2to1
# End time: 21:33:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:15 on Mar 30,2018
# vcom -reportprogress 300 instr_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity instr_memory
# -- Compiling architecture rtl of instr_memory
# End time: 21:33:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:15 on Mar 30,2018
# vcom -reportprogress 300 id_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity id_reg
# -- Compiling architecture arch of id_reg
# End time: 21:33:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:15 on Mar 30,2018
# vcom -reportprogress 300 hazard_Detection.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hazard_detection
# -- Compiling architecture arch of hazard_detection
# End time: 21:33:15 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:16 on Mar 30,2018
# vcom -reportprogress 300 ex_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ex_ALU
# -- Compiling architecture arch of ex_ALU
# ** Warning: ex_ALU.vhd(68): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Warning: ex_ALU.vhd(122): (vcom-1272) Length of expected is 32; length of actual is 26.
# ** Warning: ex_ALU.vhd(125): (vcom-1272) Length of expected is 32; length of actual is 26.
# End time: 21:33:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:16 on Mar 30,2018
# vcom -reportprogress 300 data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture rtl of data_memory
# End time: 21:33:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:16 on Mar 30,2018
# vcom -reportprogress 300 proc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc
# -- Compiling architecture arch of proc
# End time: 21:33:16 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 21:33:17 on Mar 30,2018
# vcom -reportprogress 300 proc_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity proc_tb
# -- Compiling architecture behavior of proc_tb
# End time: 21:33:17 on Mar 30,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:33:18 on Mar 30,2018, Elapsed time: 0:02:09
# Errors: 0, Warnings: 19
# vsim proc_tb 
# Start time: 21:33:18 on Mar 30,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proc_tb(behavior)
# Loading work.proc(arch)
# Loading work.usign_ext(arch)
# Loading work.sign_ext(arch)
# Loading ieee.std_logic_textio(body)
# Loading work.register_file(arch)
# Loading work.pc_adder(arch)
# Loading work.pc(arch)
# Loading work.mux_2to1(behavioral)
# Loading work.instr_memory(rtl)
# Loading work.id_reg(arch)
# Loading work.hazard_detection(arch)
# Loading work.ex_alu(arch)
# Loading work.data_memory(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 2  Instance: /proc_tb/proc_instance/instr_memory_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 500 ps  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1 ns  Iteration: 3  Instance: /proc_tb/proc_instance/register_file_instance
run
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 64 (63 downto 0).
#    Time: 37500 ps  Iteration: 2  Process: /proc_tb/proc_instance/ex_alu_instance/line__39 File: ex_ALU.vhd
# Fatal error in Process line__39 at ex_ALU.vhd line 68
# 
# HDL call sequence:
# Stopped at ex_ALU.vhd 68 Process line__39
# 
