
uart.elf:     file format elf32-littlearm


Disassembly of section .text:

31000000 <_start>:
31000000:	e59f0014 	ldr	r0, [pc, #20]	; 3100001c <halt+0x4>
31000004:	e3a01000 	mov	r1, #0
31000008:	e5801000 	str	r1, [r0]
3100000c:	e3a0d431 	mov	sp, #822083584	; 0x31000000
31000010:	eb000058 	bl	31000178 <clock_init>
31000014:	eb000001 	bl	31000020 <main>

31000018 <halt>:
31000018:	eafffffe 	b	31000018 <halt>
3100001c:	e2700000 	rsbs	r0, r0, #0

31000020 <main>:
31000020:	e92d4800 	push	{fp, lr}
31000024:	e28db004 	add	fp, sp, #4
31000028:	e24dd008 	sub	sp, sp, #8
3100002c:	eb000007 	bl	31000050 <uart_init>
31000030:	eb00002c 	bl	310000e8 <getc>
31000034:	e1a03000 	mov	r3, r0
31000038:	e54b3005 	strb	r3, [fp, #-5]
3100003c:	e55b3005 	ldrb	r3, [fp, #-5]
31000040:	e2833001 	add	r3, r3, #1
31000044:	e1a00003 	mov	r0, r3
31000048:	eb000037 	bl	3100012c <putc>
3100004c:	eafffff7 	b	31000030 <main+0x10>

31000050 <uart_init>:
31000050:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
31000054:	e28db000 	add	fp, sp, #0
31000058:	e59f3064 	ldr	r3, [pc, #100]	; 310000c4 <uart_init+0x74>
3100005c:	e59f2060 	ldr	r2, [pc, #96]	; 310000c4 <uart_init+0x74>
31000060:	e5922000 	ldr	r2, [r2]
31000064:	e3c220ff 	bic	r2, r2, #255	; 0xff
31000068:	e3822022 	orr	r2, r2, #34	; 0x22
3100006c:	e5832000 	str	r2, [r3]
31000070:	e59f3050 	ldr	r3, [pc, #80]	; 310000c8 <uart_init+0x78>
31000074:	e3a02003 	mov	r2, #3
31000078:	e5832000 	str	r2, [r3]
3100007c:	e59f3048 	ldr	r3, [pc, #72]	; 310000cc <uart_init+0x7c>
31000080:	e59f2048 	ldr	r2, [pc, #72]	; 310000d0 <uart_init+0x80>
31000084:	e5832000 	str	r2, [r3]
31000088:	e59f3044 	ldr	r3, [pc, #68]	; 310000d4 <uart_init+0x84>
3100008c:	e3a02000 	mov	r2, #0
31000090:	e5832000 	str	r2, [r3]
31000094:	e59f303c 	ldr	r3, [pc, #60]	; 310000d8 <uart_init+0x88>
31000098:	e3a02000 	mov	r2, #0
3100009c:	e5832000 	str	r2, [r3]
310000a0:	e59f3034 	ldr	r3, [pc, #52]	; 310000dc <uart_init+0x8c>
310000a4:	e3a02022 	mov	r2, #34	; 0x22
310000a8:	e5832000 	str	r2, [r3]
310000ac:	e59f302c 	ldr	r3, [pc, #44]	; 310000e0 <uart_init+0x90>
310000b0:	e59f202c 	ldr	r2, [pc, #44]	; 310000e4 <uart_init+0x94>
310000b4:	e5832000 	str	r2, [r3]
310000b8:	e28bd000 	add	sp, fp, #0
310000bc:	e8bd0800 	pop	{fp}
310000c0:	e12fff1e 	bx	lr
310000c4:	e0200000 	eor	r0, r0, r0
310000c8:	e2900000 	adds	r0, r0, #0
310000cc:	e2900004 	adds	r0, r0, #4
310000d0:	00000305 	andeq	r0, r0, r5, lsl #6
310000d4:	e2900008 	adds	r0, r0, #8
310000d8:	e290000c 	adds	r0, r0, #12
310000dc:	e2900028 	adds	r0, r0, #40	; 0x28
310000e0:	e290002c 	adds	r0, r0, #44	; 0x2c
310000e4:	00001fff 	strdeq	r1, [r0], -pc

310000e8 <getc>:
310000e8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
310000ec:	e28db000 	add	fp, sp, #0
310000f0:	e1a00000 	nop			; (mov r0, r0)
310000f4:	e59f3028 	ldr	r3, [pc, #40]	; 31000124 <getc+0x3c>
310000f8:	e5933000 	ldr	r3, [r3]
310000fc:	e2033001 	and	r3, r3, #1
31000100:	e3530000 	cmp	r3, #0
31000104:	0afffffa 	beq	310000f4 <getc+0xc>
31000108:	e59f3018 	ldr	r3, [pc, #24]	; 31000128 <getc+0x40>
3100010c:	e5933000 	ldr	r3, [r3]
31000110:	e6ef3073 	uxtb	r3, r3
31000114:	e1a00003 	mov	r0, r3
31000118:	e28bd000 	add	sp, fp, #0
3100011c:	e8bd0800 	pop	{fp}
31000120:	e12fff1e 	bx	lr
31000124:	e2900010 	adds	r0, r0, #16
31000128:	e2900024 	adds	r0, r0, #36	; 0x24

3100012c <putc>:
3100012c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
31000130:	e28db000 	add	fp, sp, #0
31000134:	e24dd00c 	sub	sp, sp, #12
31000138:	e1a03000 	mov	r3, r0
3100013c:	e54b3005 	strb	r3, [fp, #-5]
31000140:	e1a00000 	nop			; (mov r0, r0)
31000144:	e59f3024 	ldr	r3, [pc, #36]	; 31000170 <putc+0x44>
31000148:	e5933000 	ldr	r3, [r3]
3100014c:	e2033004 	and	r3, r3, #4
31000150:	e3530000 	cmp	r3, #0
31000154:	0afffffa 	beq	31000144 <putc+0x18>
31000158:	e59f3014 	ldr	r3, [pc, #20]	; 31000174 <putc+0x48>
3100015c:	e55b2005 	ldrb	r2, [fp, #-5]
31000160:	e5832000 	str	r2, [r3]
31000164:	e28bd000 	add	sp, fp, #0
31000168:	e8bd0800 	pop	{fp}
3100016c:	e12fff1e 	bx	lr
31000170:	e2900010 	adds	r0, r0, #16
31000174:	e2900020 	adds	r0, r0, #32

31000178 <clock_init>:
31000178:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
3100017c:	e28db000 	add	fp, sp, #0
31000180:	e59f3058 	ldr	r3, [pc, #88]	; 310001e0 <clock_init+0x68>
31000184:	e3a02000 	mov	r2, #0
31000188:	e5832000 	str	r2, [r3]
3100018c:	e59f3050 	ldr	r3, [pc, #80]	; 310001e4 <clock_init+0x6c>
31000190:	e59f2050 	ldr	r2, [pc, #80]	; 310001e8 <clock_init+0x70>
31000194:	e5832000 	str	r2, [r3]
31000198:	e59f304c 	ldr	r3, [pc, #76]	; 310001ec <clock_init+0x74>
3100019c:	e59f2044 	ldr	r2, [pc, #68]	; 310001e8 <clock_init+0x70>
310001a0:	e5832000 	str	r2, [r3]
310001a4:	e59f3044 	ldr	r3, [pc, #68]	; 310001f0 <clock_init+0x78>
310001a8:	e59f2044 	ldr	r2, [pc, #68]	; 310001f4 <clock_init+0x7c>
310001ac:	e5832000 	str	r2, [r3]
310001b0:	e59f3040 	ldr	r3, [pc, #64]	; 310001f8 <clock_init+0x80>
310001b4:	e59f2040 	ldr	r2, [pc, #64]	; 310001fc <clock_init+0x84>
310001b8:	e5832000 	str	r2, [r3]
310001bc:	e59f303c 	ldr	r3, [pc, #60]	; 31000200 <clock_init+0x88>
310001c0:	e59f203c 	ldr	r2, [pc, #60]	; 31000204 <clock_init+0x8c>
310001c4:	e5832000 	str	r2, [r3]
310001c8:	e59f3010 	ldr	r3, [pc, #16]	; 310001e0 <clock_init+0x68>
310001cc:	e59f2034 	ldr	r2, [pc, #52]	; 31000208 <clock_init+0x90>
310001d0:	e5832000 	str	r2, [r3]
310001d4:	e28bd000 	add	sp, fp, #0
310001d8:	e8bd0800 	pop	{fp}
310001dc:	e12fff1e 	bx	lr
310001e0:	e0100200 	ands	r0, r0, r0, lsl #4
310001e4:	e0100000 	ands	r0, r0, r0
310001e8:	0000ffff 	strdeq	pc, [r0], -pc
310001ec:	e0100008 	ands	r0, r0, r8
310001f0:	e0100300 	ands	r0, r0, r0, lsl #6
310001f4:	14131440 	ldrne	r1, [r3], #-1088	; 0x440
310001f8:	e0100100 	ands	r0, r0, r0, lsl #2
310001fc:	807d0301 	rsbshi	r0, sp, r1, lsl #6
31000200:	e0100108 	ands	r0, r0, r8, lsl #2
31000204:	829b0c01 	addshi	r0, fp, #256	; 0x100
31000208:	10001111 	andne	r1, r0, r1, lsl r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003341 	andeq	r3, r0, r1, asr #6
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000029 	andeq	r0, r0, r9, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 	undefined instruction 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	09060053 	stmdbeq	r6, {r0, r1, r4, r6}
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	0412020a 	ldreq	r0, [r2], #-522	; 0x20a
  28:	01150114 	tsteq	r5, r4, lsl r1
  2c:	01180317 	tsteq	r8, r7, lsl r3
  30:	031b021a 	tsteq	fp, #-1610612735	; 0xa0000001

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x2ff2f2dc>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e382e 	teqcc	lr, lr, lsr #16
  10:	2941462d 	stmdbcs	r1, {r0, r2, r3, r5, r9, sl, lr}^
  14:	352e3420 	strcc	r3, [lr, #-1056]!	; 0x420
  18:	Address 0x00000018 is out of bounds.

