D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_20
SYNC_FLUSH_CTL	,	V_227
vram_end	,	V_98
r6xx_remap_render_backend	,	F_50
TCLK	,	V_9
radeon_card_posted	,	F_151
upper_32_bits	,	F_5
rv770_pcie_gart_disable	,	F_23
INACTIVE_QD_PIPES_SHIFT	,	V_184
CB_COLOR6_BASE	,	V_282
dev	,	V_50
DEALLOC_DIST_MASK	,	V_216
radeon_gart_table_vram_free	,	F_27
RREG16	,	F_179
SPI_CONFIG_CNTL	,	V_186
PA_SC_MODE_CNTL	,	V_268
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_72
backend_map	,	V_197
MC_VM_MD_L1_TLB2_CNTL	,	V_64
num_gpu_pages	,	V_310
DMA_PACKET	,	F_120
rv770_page_flip	,	F_3
VOLTAGE_SW	,	V_44
R7XX_MAX_SIMDS	,	V_191
ring_obj	,	V_341
"IB initialization failed (%d).\n"	,	L_14
TARGET_LINK_SPEED_MASK	,	V_368
rv515_mc_resume	,	F_33
r700_cp_fini	,	F_43
radeon_fence	,	V_311
SQ_THREAD_RESOURCE_MGMT	,	V_245
BANK_SELECT	,	F_16
"Expecting atombios for R600 GPU\n"	,	L_17
ENABLE_L2_FRAGMENT_PROCESSING	,	V_54
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_81
rptr_save_reg	,	V_134
max_pipes	,	V_161
"r600 startup failed on resume\n"	,	L_16
CGTS_SYS_TCC_DISABLE	,	V_211
r600_vram_scratch_init	,	F_127
crtc_offset	,	V_17
EFFECTIVE_L2_QUEUE_SIZE	,	F_15
crtc_base	,	V_12
PA_SC_LINE_STIPPLE_STATE	,	V_265
DCP_TILING_CONFIG	,	V_207
r600_ih_ring_init	,	F_161
CACHE_DEPTH	,	F_59
ASIC_T_SHIFT	,	V_31
MC_VM_FB_LOCATION	,	V_102
TC_ONLY	,	V_258
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_21
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_369
bios	,	V_339
"failed blitter (%d) falling back to memcpy\n"	,	L_10
NUM_INTERP	,	F_100
sx_max_export_size	,	V_170
VGT_ES_PER_GS	,	V_261
ASIC_IS_AVIVO	,	F_149
"disabling GPU acceleration\n"	,	L_20
RREG32	,	F_2
"radeon: moving bo (%d).\n"	,	L_8
RADEON_GPU_PAGE_SHIFT	,	V_322
LC_LINK_WIDTH_RD_SHIFT	,	V_357
reference_freq	,	V_5
R7XX_MAX_PIPES_MASK	,	V_190
FORCE_EOV_MAX_REZ_CNT	,	F_97
NUM_VS_THREADS	,	F_85
CACHE_INVALIDATION	,	F_98
sem	,	V_314
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_60
mc_vram_size	,	V_292
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_61
PAGE_TABLE_DEPTH	,	F_20
D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_22
r600_audio_init	,	F_139
radeon_mc	,	V_289
radeon_voltage	,	V_41
real_vram_size	,	V_293
i	,	V_18
BANK_SWAPS	,	F_55
j	,	V_89
req_ps_idx	,	V_33
sq_dyn_gpr_size_simd_ab_0	,	V_147
D1GRPH_SECONDARY_SURFACE_ADDRESS	,	V_24
dma_ring_index	,	V_318
r	,	V_47
pci_resource_len	,	F_108
NUM_GS_STACK_ENTRIES	,	F_90
ENABLE_NEW_SMX_ADDRESS	,	V_224
radeon_semaphore_create	,	F_111
VC_AND_TC	,	V_260
radeon_atom_set_voltage	,	F_10
config	,	V_157
GRBM_SOFT_RESET	,	V_123
SCRATCH_UMSK	,	V_114
"Card not posted and no BIOS - ignoring\n"	,	L_18
cc_gc_shader_pipe_config	,	V_150
CACHE_UPDATE_MODE	,	F_17
VGT_OUT_DEALLOC_CNTL	,	V_215
CB_COLOR2_BASE	,	V_278
VC_ENHANCE	,	V_288
ret	,	V_348
size_af	,	V_291
PA_SC_AA_CONFIG	,	V_270
radeon_gart_table_vram_pin	,	F_13
radeon_gart_fini	,	F_26
DX9_CONSTS	,	V_240
spll	,	V_4
SX_MISC	,	V_267
gart	,	V_48
R600_CP_RB_RPTR	,	V_329
LC_LINK_WIDTH_MASK	,	V_358
r600_count_pipe_bits	,	F_48
speed_cntl	,	V_345
DRM_ERROR	,	F_112
PA_SC_FIFO_SIZE	,	V_233
PCIE_LC_LINK_WIDTH_CNTL	,	V_353
CGTS_TCC_DISABLE	,	V_212
SQ_MS_FIFO_SIZES	,	V_238
crtcs	,	V_15
CP_PFP_HALT	,	V_113
size_bf	,	V_290
GS_PRIO	,	F_77
is_atom_bios	,	V_338
"Wait for MC idle timedout !\n"	,	L_5
LC_UPCONFIGURE_DIS	,	V_354
RADEON_IS_AGP	,	V_94
GB_TILING_CONFIG	,	V_206
SMX_SAR_CTL0	,	V_228
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_217
atom_asic_init	,	F_141
radeon_ttm_set_active_vram_size	,	F_36
gtt_end	,	V_76
active_number	,	V_156
DMA_TILING_CONFIG	,	V_209
DB_DEBUG3	,	V_229
asic	,	V_316
DB_DEBUG4	,	V_230
MC_ARB_RAMCFG	,	V_181
radeon_gem_fini	,	F_169
disabled_rb_mask	,	V_155
AUTO_INVLD_EN	,	F_99
DONE_FIFO_HIWATER	,	F_72
sx_debug_1	,	V_137
DMA_TILING_CONFIG2	,	V_210
WREG32_PCIE_P	,	F_178
SQ_CONFIG	,	V_239
atom_context	,	V_336
sx_num_of_sets	,	V_174
VGT_CACHE_INVALIDATION	,	V_257
DRM_DEBUG	,	F_7
family	,	V_65
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_82
NOOFBANK_MASK	,	V_198
ACK_FLUSH_CTL	,	F_62
VGT_GS_PER_VS	,	V_263
DMA_RB_RPTR	,	V_333
VM_L2_CNTL	,	V_52
pfp_fw	,	V_119
LC_RENEGOTIATION_SUPPORT	,	V_355
ROW_TILING	,	F_53
RADEON_IS_PCIE	,	V_351
radeon_gtt_location	,	F_105
rv770_gpu_init	,	F_46
BANK_TILING	,	F_51
max_hw_contexts	,	V_168
CP_MEQ_THRESHOLDS	,	V_220
r600_dma_stop	,	F_144
tmp	,	V_6
ENABLE_L1_FRAGMENT_PROCESSING	,	V_59
CP_ME_CNTL	,	V_111
rv770_agp_enable	,	F_28
ENABLE_L2_CACHE	,	V_53
VGA_MEMORY_DISABLE	,	V_92
RADEON_RING_TYPE_GFX_INDEX	,	V_116
ddev	,	V_340
ih	,	V_342
radeon_gart_table_vram_unpin	,	F_24
R700_PFP_UCODE_SIZE	,	V_127
CB_COLOR5_BASE	,	V_281
PA_SC_CLIPRECT_RULE	,	V_271
vram_width	,	V_303
radeon_ib_pool_fini	,	F_166
CGTS_USER_TCC_DISABLE	,	V_214
radeon_fence_note_sync	,	F_118
SPI_INPUT_Z	,	V_273
gb_tiling_config	,	V_148
CP_ME_HALT	,	V_112
ROQ_IB2_START	,	F_57
rv770_get_xclk	,	F_1
NOOFROWS_MASK	,	V_203
CONFIG_MEMSIZE	,	V_307
hdp_host_path_cntl	,	V_146
current_vddc	,	V_45
DRM_INFO	,	F_22
gs_prim_buffer_depth	,	V_142
requested_power_state_index	,	V_35
D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_23
max_gs_threads	,	V_169
MC_VM_AGP_BASE	,	V_108
radeon_fence_need_sync	,	F_116
ring_size	,	V_327
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_364
save	,	V_88
max_stack_entries	,	V_167
tiling_nbanks	,	V_200
R600_CP_RB_WPTR	,	V_330
PA_SC_FORCE_EOV_MAX_CNTS	,	V_256
HDP_NONSURFACE_SIZE	,	V_105
CP_PFP_UCODE_DATA	,	V_128
u16	,	T_5
ENABLE_L1_TLB	,	V_58
size_in_dw	,	V_319
radeon_fence_driver_init	,	F_155
radeon_fence_emit	,	F_121
ROQ_IB1_START	,	F_56
MC_VM_MD_L1_TLB1_CNTL	,	V_63
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_96
CP_ME_RAM_DATA	,	V_131
GRBM_CNTL	,	V_180
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_4
NUM_PS_STACK_ENTRIES	,	F_88
R7XX_MAX_PIPES	,	V_185
CHANSIZE_MASK	,	V_299
r600_init_microcode	,	F_126
"failed initializing CP fences (%d).\n"	,	L_11
"radeon: audio init failed\n"	,	L_15
CHANSIZE_OVERRIDE	,	V_298
HDP_NONSURFACE_INFO	,	V_104
NUM_VS_STACK_ENTRIES	,	F_89
gtt_base_align	,	V_294
rv770_pm_misc	,	F_9
CC_RB_BACKEND_DISABLE	,	V_188
rv770_mc_init	,	F_106
DISABLE_TILE_COVERED_FOR_PS_ITER	,	V_231
sq_config	,	V_144
PS_PRIO	,	F_75
pdev	,	V_305
MC_VM_MB_L1_TLB2_CNTL	,	V_70
u32	,	T_1
mc	,	V_73
r600_irq_suspend	,	F_145
radeon_fence_driver_start_ring	,	F_131
HDP_TILING_CONFIG	,	V_208
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_99
agp_base	,	V_109
vram_is_ddr	,	V_297
SQ_DYN_GPR_SIZE_SIMD_AB_0	,	V_248
radeon_crtc	,	V_13
radeon_semaphore	,	V_313
SQ_DYN_GPR_SIZE_SIMD_AB_4	,	V_252
SQ_DYN_GPR_SIZE_SIMD_AB_3	,	V_251
CP_PFP_UCODE_ADDR	,	V_126
SQ_DYN_GPR_SIZE_SIMD_AB_2	,	V_250
"failed initializing DMA fences (%d).\n"	,	L_12
SQ_DYN_GPR_SIZE_SIMD_AB_1	,	V_249
SQ_DYN_GPR_SIZE_SIMD_AB_7	,	V_255
SQ_DYN_GPR_SIZE_SIMD_AB_6	,	V_254
SQ_DYN_GPR_SIZE_SIMD_AB_5	,	V_253
rv770_suspend	,	F_142
CB_COLOR3_BASE	,	V_279
ASIC_T_MASK	,	V_30
SC_EARLYZ_TILE_FIFO_SIZE	,	F_69
rv770_cp_load_microcode	,	F_37
smx_dc_ctl0	,	V_138
BUF_SWAP_32BIT	,	V_121
SC_PRIM_FIFO_SIZE	,	F_67
gtt_start	,	V_74
accel_working	,	V_337
AVIVO_D1GRPH_SURFACE_UPDATE_PENDING	,	V_27
num_loops	,	V_321
PA_SC_EDGERULE	,	V_269
drm_pcie_get_speed_cap_mask	,	F_176
cc_rb_backend_disable	,	V_149
VC_ENABLE	,	V_241
SMX_BUFFER_SIZE	,	F_66
max_threads	,	V_166
visible_vram_size	,	V_110
radeon_fence_driver_fini	,	F_170
HDP_HOST_PATH_CNTL	,	V_285
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_46
TCP_CNTL	,	V_284
rv515_mc_stop	,	F_30
GRBM_READ_TIMEOUT	,	F_47
dev_warn	,	F_32
R600_RING_TYPE_DMA_INDEX	,	V_326
CP_PERFMON_CNTL	,	V_237
r600_irq_fini	,	F_164
PIPE_TILING	,	F_49
u64	,	T_2
tiling_npipes	,	V_193
radeon_ib_pool_init	,	F_138
CP_ME_RAM_WADDR	,	V_129
"limiting VRAM\n"	,	L_6
AVIVO_D1GRPH_UPDATE_LOCK	,	V_19
pm	,	V_34
rv770_copy_dma	,	F_110
fence	,	V_312
GS_FLUSH_CTL	,	F_61
ps	,	V_39
aper_size	,	V_306
ring	,	V_115
ALU_UPDATE_FIFO_HIWATER	,	F_73
DIV_ROUND_UP	,	F_113
DMA_PACKET_COPY	,	V_324
radeon_agp_init	,	F_156
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
r600_mc_wait_for_idle	,	F_31
r600_irq_set	,	F_134
POSITION_BUFFER_SIZE	,	F_65
radeon_ring_fini	,	F_44
vram_start	,	V_95
lanes	,	V_344
r700_cp_stop	,	F_35
SX_EXPORT_BUFFER_SIZES	,	V_232
CB_COLOR7_FRAG	,	V_275
CHIP_RV740	,	V_66
MC_VM_MD_L1_TLB0_CNTL	,	V_62
sc_earlyz_tile_fifo_fize	,	V_177
R700_PM4_UCODE_SIZE	,	V_130
SMX_EVENT_CTL	,	V_226
link_cntl2	,	V_346
CG_CLKPIN_CNTL	,	V_7
NOOFROWS_SHIFT	,	V_204
EXPORT_SRC_C	,	V_242
RADEON_WB_CP_RPTR_OFFSET	,	V_328
radeon_update_bandwidth_info	,	F_109
sc_prim_fifo_size	,	V_175
link_width_cntl	,	V_343
SC_HIZ_TILE_FIFO_SIZE	,	F_68
CHIP_RV730	,	V_178
VM_CONTEXT0_CNTL	,	V_79
r600_pcie_gart_tlb_flush	,	F_21
NUM_ES_GPRS	,	F_83
LC_LINK_WIDTH_RD_MASK	,	V_356
ring_index	,	V_315
radeon_wb_disable	,	F_146
EFFECTIVE_L1_QUEUE_SIZE	,	F_19
__be32	,	T_3
r600_blit_init	,	F_128
ASIC_IS_X2	,	F_175
RB_BUFSZ	,	F_40
sx_max_export_pos_size	,	V_171
dst_offset	,	V_309
R7XX_MAX_BACKENDS	,	V_189
BURSTLENGTH_SHIFT	,	V_202
radeon_pcie_gen2	,	V_349
PA_SC_LINE_STIPPLE	,	V_272
MM_CFGREGS_CNTL	,	V_366
MC_VM_AGP_BOT	,	V_107
r600_cp_resume	,	F_136
rdev	,	V_2
rv515_mc_save	,	V_87
radeon_surface_init	,	F_153
sq_thread_resource_mgmt	,	V_145
be32_to_cpup	,	F_42
HDP_NONSURFACE_BASE	,	V_103
cur_size_in_dw	,	V_320
radeon_atombios_fini	,	F_173
sq_num_cf_insts	,	V_173
D1GRPH_PRIMARY_SURFACE_ADDRESS	,	V_25
power_state	,	V_40
fw_data	,	V_117
r600_pcie_gart_init	,	F_162
r600_dma_resume	,	F_137
PIPE_TILING__SHIFT	,	V_196
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_365
XTALIN_DIVIDE	,	V_10
CHIP_RV710	,	V_179
DRM_PCIE_SPEED_50	,	V_352
NOOFBANK_SHIFT	,	V_199
SMX_DC_CTL0	,	V_225
reference_clock	,	V_3
radeon_ring_lock	,	F_114
rv770_mc_program	,	F_29
radeon_bo_init	,	F_158
RADEON_CP_PACKET2	,	V_331
R7XX_MAX_SIMDS_MASK	,	V_192
radeon_device	,	V_1
mdelay	,	F_41
PA_CL_ENHANCE	,	V_286
NUM_ES_THREADS	,	F_86
rv770_init	,	F_147
sx_max_export_smx_size	,	V_172
ES_PRIO	,	F_78
NUM_GS_GPRS	,	F_82
CB_COLOR1_BASE	,	V_277
MC_SHARED_CHMAP	,	V_300
req_cm_idx	,	V_36
"Setting: v: %d\n"	,	L_2
radeon_ring	,	V_133
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_370
rv770_pcie_gen2_enable	,	F_125
r600_irq_init	,	F_132
R600_WB_DMA_RPTR_OFFSET	,	V_332
PA_SC_MULTI_CHIP_CNTL	,	V_234
MC_VM_MB_L1_TLB0_CNTL	,	V_68
EFFECTIVE_L1_TLB_SIZE	,	F_18
rv770_pcie_gart_fini	,	F_25
radeon_ring_init	,	F_135
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_97
max_gprs	,	V_165
BURSTLENGTH_MASK	,	V_201
mode_info	,	V_14
VS_PRIO	,	F_76
CB_COLOR0_BASE	,	V_276
HDP_DEBUG1	,	V_90
AVIVO_D1GRPH_UPDATE	,	V_16
WREG16	,	F_180
idx	,	V_323
ES_AND_GS_AUTO	,	V_259
CHIP_RV770	,	V_160
rv770_startup	,	F_124
PCIE_LC_SPEED_CNTL	,	V_363
radeon_wb_fini	,	F_165
ta_aux_cntl	,	V_136
WREG32	,	F_4
ENABLE_CONTEXT	,	V_80
radeon_semaphore_sync_rings	,	F_117
gpu_addr	,	V_101
TA_CNTL_AUX	,	V_221
inactive_pipes	,	V_153
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_55
radeon_irq_kms_init	,	F_159
clock_info	,	V_43
VM_L2_CNTL2	,	V_56
VM_L2_CNTL3	,	V_57
dev_err	,	F_12
RB_NO_UPDATE	,	V_122
VGT_NUM_INSTANCES	,	V_235
tile_config	,	V_205
RADEON_IS_IGP	,	V_350
VTX_DONE_DELAY	,	F_70
NUM_VS_GPRS	,	F_80
mask	,	V_347
"VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n"	,	L_7
MC_VM_AGP_TOP	,	V_106
NUM_PS_THREADS	,	F_84
LC_GEN2_EN_STRAP	,	V_371
CC_GC_SHADER_PIPE_CONFIG	,	V_182
"radeon: IH init failed (%d).\n"	,	L_13
voltage	,	V_42
NUM_CLAUSE_TEMP_GPRS	,	F_81
__BIG_ENDIAN	,	F_38
rv770	,	V_158
rv515_vga_render_disable	,	F_34
DB_CLK_OFF_DELAY	,	F_63
FORCE_EOV_MAX_CLK_CNT	,	F_96
me_fw	,	V_118
CB_COLOR7_BASE	,	V_283
GROUP_SIZE	,	F_52
tiling_group_size	,	V_159
rv770_get_temp	,	F_8
dummy_page	,	V_83
PIPE_TILING__MASK	,	V_195
CACHE_FIFO_SIZE	,	F_71
uint64_t	,	T_4
LC_RECONFIG_ARC_MISSING_ESCAPE	,	V_359
max_simds	,	V_163
r600_scratch_init	,	F_152
CGTS_USER_SYS_TCC_DISABLE	,	V_213
dev_info	,	F_103
"GPU not posted. posting now...\n"	,	L_19
VGT_GS_PER_ES	,	V_262
radeon_wb_init	,	F_130
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_75
CLIP_VTX_REORDER_ENA	,	V_287
actual_temp	,	V_32
FETCH_FIFO_HIWATER	,	F_74
numchan	,	V_296
mc_arb_ramcfg	,	V_151
MC_VM_MD_L1_TLB3_CNTL	,	V_67
NUM_GS_THREADS	,	F_87
radeon_vram_location	,	F_104
"No VRAM object for PCIE GART.\n"	,	L_3
VGT_GS_VERTEX_REUSE	,	V_264
SIMDB_RING0	,	F_94
aper_base	,	V_304
SIMDB_RING1	,	F_95
r600_audio_fini	,	F_143
radeon_semaphore_free	,	F_115
num_gs_verts_per_thread	,	V_140
chansize	,	V_295
radeon_ring_unlock_commit	,	F_123
radeon_irq_kms_fini	,	F_133
usec_timeout	,	V_26
kfree	,	F_174
MM_WR_TO_CFG_EN	,	V_367
requested_clock_mode_index	,	V_37
flags	,	V_93
max_backends	,	V_164
COLOR_BUFFER_SIZE	,	F_64
r600_dma_fini	,	F_163
VTX_REUSE_DEPTH_MASK	,	V_218
gtt_size	,	V_85
DISABLE_INTERP_1	,	V_187
copy	,	V_317
R7XX_MAX_BACKENDS_MASK	,	V_194
robj	,	V_49
EINVAL	,	V_51
VGA_HDP_CONTROL	,	V_91
NUM_CLIP_SEQ	,	F_101
LC_UPCONFIGURE_SUPPORT	,	V_362
shader_pipe_config	,	V_154
udelay	,	F_6
NOOFCHAN_SHIFT	,	V_302
src_offset	,	V_308
LC_RENEGOTIATE_EN	,	V_361
DISABLE_CUBE_ANISO	,	V_222
data	,	V_125
table_addr	,	V_78
CG_MULT_THERMAL_STATUS	,	V_29
CP_QUEUE_THRESHOLDS	,	V_219
r600_ring_init	,	F_160
MC_VM_MB_L1_TLB1_CNTL	,	V_69
LC_RECONFIG_NOW	,	V_360
rv770_pcie_gart_enable	,	F_11
r600_blit_fini	,	F_129
radeon_power_state	,	V_38
radeon_ring_unlock_undo	,	F_122
num_qd_pipes	,	V_135
vgt_gs_per_es	,	V_141
SQ_STACK_RESOURCE_MGMT_2	,	V_247
SQ_STACK_RESOURCE_MGMT_1	,	V_246
NUM_ES_STACK_ENTRIES	,	F_91
MC_VM_MB_L1_TLB3_CNTL	,	V_71
CP_ME_RAM_RADDR	,	V_132
SPI_CONFIG_CNTL_1	,	V_236
r700_vram_gtt_location	,	F_102
radeon_ring_write	,	F_119
pci_resource_start	,	F_107
vram_scratch	,	V_100
max_tile_pipes	,	V_162
radeon_get_clock_info	,	F_154
DMA_PACKET_NOP	,	V_335
radeon_gart_restore	,	F_14
STQ_SPLIT	,	F_58
rv770_resume	,	F_140
sc_hiz_tile_fifo_size	,	V_176
SPI_PS_IN_CONTROL_0	,	V_274
D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_21
ES_FLUSH_CTL	,	F_60
RB_BLKSZ	,	F_39
SIMDA_RING1	,	F_93
SIMDA_RING0	,	F_92
"Failed to load firmware!\n"	,	L_9
INACTIVE_QD_PIPES_MASK	,	V_183
radeon_get_bios	,	F_148
rlc_fw	,	V_325
radeon_bo_fini	,	F_172
sq_ms_fifo_sizes	,	V_143
ready	,	V_86
radeon_agp_disable	,	F_157
DMA_RB_WPTR	,	V_334
radeon_atombios_init	,	F_150
r600_vram_scratch_fini	,	F_168
RREG32_PCIE_P	,	F_177
addr	,	V_84
radeon_agp_fini	,	F_171
SX_DEBUG_1	,	V_223
db_debug3	,	V_139
temp	,	V_28
db_debug4	,	V_152
CP_RB_CNTL	,	V_120
SOFT_RESET_CP	,	V_124
NUM_PS_GPRS	,	F_79
SQ_GPR_RESOURCE_MGMT_1	,	V_243
SQ_GPR_RESOURCE_MGMT_2	,	V_244
MUX_TCLK_TO_XCLK	,	V_8
radeon_scratch_free	,	F_45
NOOFCHAN_MASK	,	V_301
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_77
CB_COLOR4_BASE	,	V_280
SAMPLE_SPLIT	,	F_54
VGT_STRMOUT_EN	,	V_266
rv770_fini	,	F_167
crtc_id	,	V_11
