

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax'
================================================================
* Date:           Sat Sep 27 10:30:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6186|     6186|  61.860 us|  61.860 us|  6186|  6186|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119  |float_mask_safe_softmax_Pipeline_mask_softmax_loop_0  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129  |float_mask_safe_softmax_Pipeline_mask_softmax_loop_1  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136  |float_mask_safe_softmax_Pipeline_mask_softmax_loop_2  |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
        |grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144  |float_mask_safe_softmax_Pipeline_mask_softmax_loop_3  |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 11 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_val_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'max_val_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%x_mask = alloca i64 1" [activation_accelerator.cpp:264]   --->   Operation 13 'alloca' 'x_mask' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:278]   --->   Operation 14 'alloca' 'exp_x' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_0, i32 %x_mask, i32 %yt, i32 %xt"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_0, i32 %x_mask, i32 %yt, i32 %xt"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 0" [activation_accelerator.cpp:271]   --->   Operation 17 'getelementptr' 'x_mask_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (1.23ns)   --->   "%max_val = load i10 %x_mask_addr" [activation_accelerator.cpp:271]   --->   Operation 18 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 19 [1/2] (1.23ns)   --->   "%max_val = load i10 %x_mask_addr" [activation_accelerator.cpp:271]   --->   Operation 19 'load' 'max_val' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 20 [2/2] (0.42ns)   --->   "%call_ln271 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_1, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc" [activation_accelerator.cpp:271]   --->   Operation 20 'call' 'call_ln271' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln271 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_1, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc" [activation_accelerator.cpp:271]   --->   Operation 21 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%max_val_4_loc_load = load i32 %max_val_4_loc"   --->   Operation 22 'load' 'max_val_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_2, i32 %x_mask, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_loc"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_2, i32 %x_mask, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_loc"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 25 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_3, i32 %exp_x, i32 %sum_loc_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %yt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln265 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_mask, i64 666, i64 25, i64 18446744073709551615" [activation_accelerator.cpp:265]   --->   Operation 61 'specmemcore' 'specmemcore_ln265' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln279 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 25, i64 18446744073709551615" [activation_accelerator.cpp:279]   --->   Operation 62 'specmemcore' 'specmemcore_ln279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Pipeline_mask_softmax_loop_3, i32 %exp_x, i32 %sum_loc_load, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1, i16 %activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30, i16 %p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln293 = ret" [activation_accelerator.cpp:293]   --->   Operation 64 'ret' 'ret_ln293' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ yt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_loc            (alloca       ) [ 00111111110]
max_val_4_loc      (alloca       ) [ 00111111000]
x_mask             (alloca       ) [ 00111111111]
exp_x              (alloca       ) [ 00111111111]
call_ln0           (call         ) [ 00000000000]
x_mask_addr        (getelementptr) [ 00001000000]
max_val            (load         ) [ 00000110000]
call_ln271         (call         ) [ 00000000000]
max_val_4_loc_load (load         ) [ 00000000100]
call_ln0           (call         ) [ 00000000000]
sum_loc_load       (load         ) [ 00000000001]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln0    (specmemcore  ) [ 00000000000]
specmemcore_ln265  (specmemcore  ) [ 00000000000]
specmemcore_ln279  (specmemcore  ) [ 00000000000]
call_ln0           (call         ) [ 00000000000]
ret_ln293          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="yt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Pipeline_mask_softmax_loop_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Pipeline_mask_softmax_loop_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Pipeline_mask_softmax_loop_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Pipeline_mask_softmax_loop_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="sum_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="max_val_4_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_4_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_mask_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_mask/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="exp_x_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_x/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_mask_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_mask_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="0" index="3" bw="32" slack="0"/>
<pin id="124" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="3" bw="32" slack="4"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln271/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="4" bw="32" slack="6"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="16" slack="0"/>
<pin id="149" dir="0" index="4" bw="16" slack="0"/>
<pin id="150" dir="0" index="5" bw="16" slack="0"/>
<pin id="151" dir="0" index="6" bw="16" slack="0"/>
<pin id="152" dir="0" index="7" bw="16" slack="0"/>
<pin id="153" dir="0" index="8" bw="16" slack="0"/>
<pin id="154" dir="0" index="9" bw="16" slack="0"/>
<pin id="155" dir="0" index="10" bw="16" slack="0"/>
<pin id="156" dir="0" index="11" bw="16" slack="0"/>
<pin id="157" dir="0" index="12" bw="16" slack="0"/>
<pin id="158" dir="0" index="13" bw="16" slack="0"/>
<pin id="159" dir="0" index="14" bw="16" slack="0"/>
<pin id="160" dir="0" index="15" bw="16" slack="0"/>
<pin id="161" dir="0" index="16" bw="16" slack="0"/>
<pin id="162" dir="0" index="17" bw="16" slack="0"/>
<pin id="163" dir="0" index="18" bw="16" slack="0"/>
<pin id="164" dir="0" index="19" bw="16" slack="0"/>
<pin id="165" dir="0" index="20" bw="16" slack="0"/>
<pin id="166" dir="0" index="21" bw="16" slack="0"/>
<pin id="167" dir="0" index="22" bw="16" slack="0"/>
<pin id="168" dir="0" index="23" bw="16" slack="0"/>
<pin id="169" dir="0" index="24" bw="16" slack="0"/>
<pin id="170" dir="0" index="25" bw="16" slack="0"/>
<pin id="171" dir="0" index="26" bw="16" slack="0"/>
<pin id="172" dir="0" index="27" bw="16" slack="0"/>
<pin id="173" dir="0" index="28" bw="16" slack="0"/>
<pin id="174" dir="0" index="29" bw="16" slack="0"/>
<pin id="175" dir="0" index="30" bw="16" slack="0"/>
<pin id="176" dir="0" index="31" bw="16" slack="0"/>
<pin id="177" dir="0" index="32" bw="16" slack="0"/>
<pin id="178" dir="0" index="33" bw="16" slack="0"/>
<pin id="179" dir="0" index="34" bw="16" slack="0"/>
<pin id="180" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="214" class="1004" name="max_val_4_loc_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="6"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_4_loc_load/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sum_loc_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="8"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/9 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sum_loc_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="6"/>
<pin id="224" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="228" class="1005" name="max_val_4_loc_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="4"/>
<pin id="230" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max_val_4_loc "/>
</bind>
</comp>

<comp id="234" class="1005" name="x_mask_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_mask_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="max_val_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="72" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="72" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="98" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="135"><net_src comp="74" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="144" pin=7"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="144" pin=8"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="144" pin=9"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="144" pin=10"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="144" pin=11"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="144" pin=12"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="144" pin=13"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="144" pin=14"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="144" pin=15"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="144" pin=16"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="144" pin=17"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="144" pin=18"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="144" pin=19"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="144" pin=20"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="144" pin=21"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="144" pin=22"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="144" pin=23"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="144" pin=24"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="144" pin=25"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="144" pin=26"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="144" pin=27"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="144" pin=28"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="144" pin=29"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="144" pin=30"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="144" pin=31"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="144" pin=32"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="144" pin=33"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="144" pin=34"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="225"><net_src comp="90" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="231"><net_src comp="94" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="237"><net_src comp="106" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="242"><net_src comp="113" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1 | {9 10 }
	Port: activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30 | {9 10 }
	Port: p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31 | {9 10 }
 - Input state : 
	Port: float_mask_safe_softmax : yt | {1 2 }
	Port: float_mask_safe_softmax : xt | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		max_val : 1
	State 4
	State 5
	State 6
	State 7
		call_ln0 : 1
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119 |    0    |  1.281  |   130   |   119   |
|   call   | grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129 |    0    |  1.281  |   118   |   150   |
|          | grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136 |    9    |  0.854  |   997   |   1600  |
|          | grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144 |    0    |  0.427  |   112   |    38   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    9    |  3.843  |   1357  |   1907  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| exp_x|    2   |    0   |    0   |
|x_mask|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|max_val_4_loc_reg_228|   32   |
|   max_val_reg_239   |   32   |
|   sum_loc_reg_222   |   32   |
| x_mask_addr_reg_234 |   10   |
+---------------------+--------+
|        Total        |   106  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    3   |  1357  |  1907  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   106  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    9   |    4   |  1463  |  1916  |
+-----------+--------+--------+--------+--------+--------+
