
*** Running vivado
    with args -log system_Delay_Package_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Delay_Package_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_Delay_Package_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_Delay_Package_0_0
Command: synth_design -top system_Delay_Package_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8688
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.238 ; gain = 407.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Delay_Package_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Package_0_0/synth/system_Delay_Package_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'Delay_Package' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Delay_Package.vhd:17]
	Parameter Size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'LFSR' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR.vhd:6' bound to instance 'Main_LFSR' of component 'LFSR' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Delay_Package.vhd:49]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR.vhd:19]
	Parameter Size bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'LFSR2008' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR2008.vhd:6' bound to instance 'LFSR' of component 'LFSR2008' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR.vhd:35]
INFO: [Synth 8-638] synthesizing module 'LFSR2008' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR2008.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'LFSR2008' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR2008.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR.vhd:19]
	Parameter Delay_Amount bound to: 20 - type: integer 
	Parameter Bus_Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd:38' bound to instance 'Delay_Gen' of component 'Delay' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Delay_Package.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Delay' [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Delay' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Delay_Package' (0#1) [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Delay_Package.vhd:17]
INFO: [Synth 8-6155] done synthesizing module 'system_Delay_Package_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_Delay_Package_0_0/synth/system_Delay_Package_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element Internal_State_reg was removed.  [C:/Users/John/Desktop/Honours_Project/VHDL_Modules/LFSR2008.vhd:30]
WARNING: [Synth 8-7129] Port Taps[8] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[7] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[6] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[5] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[4] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[3] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[2] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[1] in module LFSR2008 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Taps[0] in module LFSR2008 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1314.312 ; gain = 506.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1314.312 ; gain = 506.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1314.312 ; gain = 506.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1314.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1341.637 ; gain = 0.023
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port taps[8] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[7] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[6] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[5] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[4] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[3] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[2] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[1] in module system_Delay_Package_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port taps[0] in module system_Delay_Package_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |FDRE |    21|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1341.637 ; gain = 534.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1341.637 ; gain = 506.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1341.637 ; gain = 534.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1343.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a7de21d0
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1343.633 ; gain = 911.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_Delay_Package_0_0_synth_1/system_Delay_Package_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_Delay_Package_0_0, cache-ID = 562e655032845e2b
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_Delay_Package_0_0_synth_1/system_Delay_Package_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Delay_Package_0_0_utilization_synth.rpt -pb system_Delay_Package_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 21:01:44 2023...
