

================================================================
== Vivado HLS Report for 'pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s'
================================================================
* Date:           Wed Aug 10 16:30:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.321 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   648001|  1484101| 3.240 ms | 7.421 ms |  648001|  1484101|   none  |
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_288  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s  |      651|      651| 3.255 us | 3.255 us |  651|  651|   none  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+
        |- Loop 1         |   648000|  1484100| 720 ~ 1649 |          -|          -|   900|    no    |
        | + Loop 1.1      |       64|       64|           2|          -|          -|    32|    no    |
        | + Loop 1.2      |      928|      928|          29|          -|          -|    32|    no    |
        |  ++ Loop 1.2.1  |       16|       16|           4|          -|          -|     4|    no    |
        |  ++ Loop 1.2.2  |        9|        9|           3|          -|          -|     3|    no    |
        +-----------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    513|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      -|    2206|   1533|    0|
|Memory           |        1|      -|      64|      9|    0|
|Multiplexer      |        -|      -|       -|    305|    -|
|Register         |        -|      -|     509|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|    2779|   2360|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+------+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_288  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s  |        1|      0|  2206|  1533|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                           |                                                     |        1|      0|  2206|  1533|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |tmpdata_V_U     |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdhbi  |        0|  32|   8|    0|    32|   16|     1|          512|
    |layer_in_V_5_U  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8QgW  |        1|   0|   0|    0|   128|   16|     1|         2048|
    |pool_V_U        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8Shg  |        0|  32|   1|    0|     4|   16|     1|           64|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        1|  64|   9|    0|   164|   48|     3|         2624|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln508_fu_560_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln530_fu_507_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln532_fu_518_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln535_fu_467_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln537_fu_478_p2     |     +    |      0|  0|  39|          32|           1|
    |i0_fu_377_p2            |     +    |      0|  0|  15|           6|           1|
    |i1_fu_456_p2            |     +    |      0|  0|  15|           6|           1|
    |i2_fu_542_p2            |     +    |      0|  0|  12|           3|           1|
    |i_fu_585_p2             |     +    |      0|  0|  12|           3|           1|
    |i_ih_fu_365_p2          |     +    |      0|  0|  14|          10|           1|
    |and_ln498_1_fu_434_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln498_2_fu_440_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln498_fu_428_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_591_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln484_fu_359_p2    |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln489_fu_371_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln498_1_fu_402_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln498_2_fu_412_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln498_3_fu_422_p2  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln498_fu_392_p2    |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln500_fu_450_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln506_fu_536_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln512_fu_574_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln522_fu_462_p2    |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln526_fu_502_p2    |   icmp   |      0|  0|  18|          32|           5|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_166        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_177        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_316        |    or    |      0|  0|   2|           1|           1|
    |ap_condition_715        |    or    |      0|  0|   2|           1|           1|
    |pool_res_V_1_fu_596_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln532_fu_523_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln537_fu_483_p3  |  select  |      0|  0|  32|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 513|         412|         104|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  89|         18|    1|         18|
    |ap_done                |   9|          2|    1|          2|
    |data_V_V_blk_n         |   9|          2|    1|          2|
    |i0_0_reg_220           |   9|          2|    6|         12|
    |i1_0_reg_232           |   9|          2|    6|         12|
    |i2_0_reg_243           |   9|          2|    3|          6|
    |i_0_reg_266            |   9|          2|    3|          6|
    |i_ih_0_reg_209         |   9|          2|   10|         20|
    |layer_in_V_5_address0  |  15|          3|    7|         21|
    |layer_in_V_5_ce0       |  15|          3|    1|          3|
    |layer_in_V_5_we0       |   9|          2|    1|          2|
    |pX                     |   9|          2|   32|         64|
    |pY                     |   9|          2|   32|         64|
    |pool_V_address0        |  21|          4|    2|          8|
    |real_start             |   9|          2|    1|          2|
    |res_V_V_blk_n          |   9|          2|    1|          2|
    |sX                     |   9|          2|   32|         64|
    |storemerge_reg_277     |   9|          2|   32|         64|
    |tmp_V_reg_255          |   9|          2|   16|         32|
    |tmpdata_V_address0     |  15|          3|    5|         15|
    |tmpdata_V_ce0          |  15|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 305|         64|  194|        422|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln508_reg_714                                                            |   7|   0|    7|          0|
    |and_ln498_2_reg_672                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |  17|   0|   17|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_288_ap_start_reg  |   1|   0|    1|          0|
    |i0_0_reg_220                                                                 |   6|   0|    6|          0|
    |i0_reg_630                                                                   |   6|   0|    6|          0|
    |i1_0_reg_232                                                                 |   6|   0|    6|          0|
    |i1_reg_684                                                                   |   6|   0|    6|          0|
    |i2_0_reg_243                                                                 |   3|   0|    3|          0|
    |i2_reg_709                                                                   |   3|   0|    3|          0|
    |i_0_reg_266                                                                  |   3|   0|    3|          0|
    |i_ih_0_reg_209                                                               |  10|   0|   10|          0|
    |i_ih_reg_622                                                                 |  10|   0|   10|          0|
    |i_reg_742                                                                    |   3|   0|    3|          0|
    |icmp_ln498_1_reg_655                                                         |   1|   0|    1|          0|
    |icmp_ln498_reg_645                                                           |   1|   0|    1|          0|
    |icmp_ln522_reg_689                                                           |   1|   0|    1|          0|
    |layer_in_V_5_load_reg_724                                                    |  16|   0|   16|          0|
    |pX                                                                           |  32|   0|   32|          0|
    |pX_load_reg_666                                                              |  32|   0|   32|          0|
    |pY                                                                           |  32|   0|   32|          0|
    |pY_load_reg_660                                                              |  32|   0|   32|          0|
    |pool_V_load_reg_747                                                          |  16|   0|   16|          0|
    |sX                                                                           |  32|   0|   32|          0|
    |sX_load_reg_640                                                              |  32|   0|   32|          0|
    |sY                                                                           |  32|   0|   32|          0|
    |sY_load_reg_650                                                              |  32|   0|   32|          0|
    |select_ln532_reg_701                                                         |  32|   0|   32|          0|
    |select_ln537_reg_693                                                         |  32|   0|   32|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |storemerge_reg_277                                                           |  32|   0|   32|          0|
    |tmp_V_11_reg_635                                                             |  16|   0|   16|          0|
    |tmp_V_reg_255                                                                |  16|   0|   16|          0|
    |zext_ln500_reg_676                                                           |   6|   0|    7|          1|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 509|   0|  510|          1|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                          data_V_V                          |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                          data_V_V                          |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                          data_V_V                          |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                           res_V_V                          |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                           res_V_V                          |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                           res_V_V                          |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 15 16 17 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 6 
13 --> 14 
14 --> 12 
15 --> 17 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%tmpdata_V = alloca [32 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:481]   --->   Operation 20 'alloca' 'tmpdata_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%pool_V = alloca [4 x i16], align 2" [firmware/nnet_utils/nnet_pooling_stream.h:503]   --->   Operation 21 'alloca' 'pool_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pool_V_addr = getelementptr [4 x i16]* %pool_V, i64 0, i64 0" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 22 'getelementptr' 'pool_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_ih_0 = phi i10 [ %i_ih, %11 ], [ 0, %codeRepl ]"   --->   Operation 24 'phi' 'i_ih_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln484 = icmp eq i10 %i_ih_0, -124" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 25 'icmp' 'icmp_ln484' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%i_ih = add i10 %i_ih_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 27 'add' 'i_ih' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln484, label %12, label %.preheader55.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 29 'br' <Predicate = (!icmp_ln484)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_pooling_stream.h:542]   --->   Operation 30 'ret' <Predicate = (icmp_ln484)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i0_0 = phi i6 [ %i0, %0 ], [ 0, %.preheader55.preheader ]"   --->   Operation 31 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln489 = icmp eq i6 %i0_0, -32" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 32 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 33 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.82ns)   --->   "%i0 = add i6 %i0_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 34 'add' 'i0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln489, label %1, label %0" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V_11 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_pooling_stream.h:491]   --->   Operation 36 'read' 'tmp_V_11' <Predicate = (!icmp_ln489)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>"([32 x i16]* %tmpdata_V, [128 x i16]* @layer_in_V_5)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 37 'call' <Predicate = (icmp_ln489)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln492 = zext i6 %i0_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 38 'zext' 'zext_ln492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmpdata_V_addr = getelementptr [32 x i16]* %tmpdata_V, i64 0, i64 %zext_ln492" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 39 'getelementptr' 'tmpdata_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.32ns)   --->   "store i16 %tmp_V_11, i16* %tmpdata_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:492]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader55" [firmware/nnet_utils/nnet_pooling_stream.h:489]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.45>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @"cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>"([32 x i16]* %tmpdata_V, [128 x i16]* @layer_in_V_5)" [firmware/nnet_utils/nnet_pooling_stream.h:497]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sX_load = load i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 43 'load' 'sX_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln498 = icmp eq i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 44 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sY_load = load i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 45 'load' 'sY_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln498_1 = icmp eq i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 46 'icmp' 'icmp_ln498_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%pY_load = load i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 47 'load' 'pY_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln498_2 = icmp sgt i32 %pY_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 48 'icmp' 'icmp_ln498_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%pX_load = load i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 49 'load' 'pX_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln498_3 = icmp sgt i32 %pX_load, 0" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 50 'icmp' 'icmp_ln498_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_2)   --->   "%and_ln498 = and i1 %icmp_ln498, %icmp_ln498_1" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 51 'and' 'and_ln498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln498_2)   --->   "%and_ln498_1 = and i1 %icmp_ln498_2, %icmp_ln498_3" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 52 'and' 'and_ln498_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln498_2 = and i1 %and_ln498_1, %and_ln498" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 53 'and' 'and_ln498_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %and_ln498_2, label %.preheader54.preheader, label %.loopexit" [firmware/nnet_utils/nnet_pooling_stream.h:498]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 55 'br' <Predicate = (and_ln498_2)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.32>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i1, %5 ], [ 0, %.preheader54.preheader ]"   --->   Operation 56 'phi' 'i1_0' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln500 = zext i6 %i1_0 to i7" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 57 'zext' 'zext_ln500' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.42ns)   --->   "%icmp_ln500 = icmp eq i6 %i1_0, -32" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 58 'icmp' 'icmp_ln500' <Predicate = (and_ln498_2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 59 'speclooptripcount' 'empty_49' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.82ns)   --->   "%i1 = add i6 %i1_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 60 'add' 'i1' <Predicate = (and_ln498_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln500, label %.loopexit.loopexit, label %.preheader.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 61 'br' <Predicate = (and_ln498_2)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 62 'br' <Predicate = (and_ln498_2 & !icmp_ln500)> <Delay = 1.76>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 63 'br' <Predicate = (and_ln498_2 & icmp_ln500)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln522 = icmp eq i32 %pX_load, 29" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 64 'icmp' 'icmp_ln522' <Predicate = (icmp_ln500) | (!and_ln498_2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln522, label %6, label %10" [firmware/nnet_utils/nnet_pooling_stream.h:522]   --->   Operation 65 'br' <Predicate = (icmp_ln500) | (!and_ln498_2)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln535 = add nsw i32 %pX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 66 'add' 'add_ln535' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "store i32 %add_ln535, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:535]   --->   Operation 67 'store' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 1.76>
ST_6 : Operation 68 [1/1] (2.55ns)   --->   "%add_ln537 = add i32 %sX_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 68 'add' 'add_ln537' <Predicate = (icmp_ln500 & !icmp_ln522 & !icmp_ln498) | (!and_ln498_2 & !icmp_ln522 & !icmp_ln498)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 69 'select' 'select_ln537' <Predicate = (icmp_ln500 & !icmp_ln522) | (!and_ln498_2 & !icmp_ln522)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:524]   --->   Operation 70 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 1.76>
ST_6 : Operation 71 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:525]   --->   Operation 71 'store' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 1.76>
ST_6 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln526 = icmp eq i32 %pY_load, 29" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 72 'icmp' 'icmp_ln526' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln526, label %7, label %8" [firmware/nnet_utils/nnet_pooling_stream.h:526]   --->   Operation 73 'br' <Predicate = (icmp_ln500 & icmp_ln522) | (!and_ln498_2 & icmp_ln522)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln530 = add nsw i32 %pY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 74 'add' 'add_ln530' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "store i32 %add_ln530, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:530]   --->   Operation 75 'store' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 1.76>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln532 = add i32 %sY_load, 1" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 76 'add' 'add_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_1) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526 & !icmp_ln498_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%select_ln532 = select i1 %icmp_ln498_1, i32 0, i32 %add_ln532" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 77 'select' 'select_ln532' <Predicate = (icmp_ln500 & icmp_ln522 & !icmp_ln526) | (!and_ln498_2 & icmp_ln522 & !icmp_ln526)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:527]   --->   Operation 78 'store' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_2 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (1.76ns)   --->   "br label %9" [firmware/nnet_utils/nnet_pooling_stream.h:529]   --->   Operation 79 'br' <Predicate = (icmp_ln500 & icmp_ln522 & icmp_ln526) | (!and_ln498_2 & icmp_ln522 & icmp_ln526)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i2, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln506 = icmp eq i3 %i2_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 81 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 82 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.65ns)   --->   "%i2 = add i3 %i2_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 83 'add' 'i2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln506, label %3, label %2" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i3 %i2_0 to i2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 85 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %trunc_ln508, i5 0)" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 86 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.87ns)   --->   "%add_ln508 = add i7 %zext_ln500, %shl_ln" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 87 'add' 'add_ln508' <Predicate = (!icmp_ln506)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [2/2] (2.32ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 88 'load' 'pool_res_V' <Predicate = (icmp_ln506)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln508_1 = zext i7 %add_ln508 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 89 'zext' 'zext_ln508_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%layer_in_V_5_addr = getelementptr [128 x i16]* @layer_in_V_5, i64 0, i64 %zext_ln508_1" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 90 'getelementptr' 'layer_in_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%layer_in_V_5_load = load i16* %layer_in_V_5_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 91 'load' 'layer_in_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 92 [1/2] (3.25ns)   --->   "%layer_in_V_5_load = load i16* %layer_in_V_5_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 92 'load' 'layer_in_V_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 10 <SV = 8> <Delay = 2.32>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln508 = zext i3 %i2_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 93 'zext' 'zext_ln508' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%pool_V_addr_1 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln508" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 94 'getelementptr' 'pool_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (2.32ns)   --->   "store i16 %layer_in_V_5_load, i16* %pool_V_addr_1, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:508]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_pooling_stream.h:506]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 97 [1/2] (2.32ns)   --->   "%pool_res_V = load i16* %pool_V_addr, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:511]   --->   Operation 97 'load' 'pool_res_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_11 : Operation 98 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 7> <Delay = 2.32>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %pool_res_V, %3 ], [ %pool_res_V_1, %._crit_edge66 ]"   --->   Operation 99 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 1, %3 ], [ %i, %._crit_edge66 ]"   --->   Operation 100 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.13ns)   --->   "%icmp_ln512 = icmp eq i3 %i_0, -4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 101 'icmp' 'icmp_ln512' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 102 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln512, label %5, label %._crit_edge66" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %i_0 to i64" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 104 'zext' 'zext_ln513' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%pool_V_addr_2 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %zext_ln513" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 105 'getelementptr' 'pool_V_addr_2' <Predicate = (!icmp_ln512)> <Delay = 0.00>
ST_12 : Operation 106 [2/2] (2.32ns)   --->   "%pool_V_load = load i16* %pool_V_addr_2, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 106 'load' 'pool_V_load' <Predicate = (!icmp_ln512)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_12 : Operation 107 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 107 'add' 'i' <Predicate = (!icmp_ln512)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_pooling_stream.h:516]   --->   Operation 108 'write' <Predicate = (icmp_ln512)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader54" [firmware/nnet_utils/nnet_pooling_stream.h:500]   --->   Operation 109 'br' <Predicate = (icmp_ln512)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.32>
ST_13 : Operation 110 [1/2] (2.32ns)   --->   "%pool_V_load = load i16* %pool_V_addr_2, align 2" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 110 'load' 'pool_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 14 <SV = 9> <Delay = 3.23>
ST_14 : Operation 111 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp sgt i16 %pool_V_load, %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 111 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.80ns)   --->   "%pool_res_V_1 = select i1 %icmp_ln1494, i16 %pool_V_load, i16 %tmp_V" [firmware/nnet_utils/nnet_pooling_stream.h:513]   --->   Operation 112 'select' 'pool_res_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_pooling_stream.h:512]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 1.76>
ST_15 : Operation 114 [1/1] (1.76ns)   --->   "store i32 %select_ln537, i32* @sX, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:537]   --->   Operation 114 'store' <Predicate = true> <Delay = 1.76>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.76>
ST_16 : Operation 116 [1/1] (1.76ns)   --->   "br label %9"   --->   Operation 116 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ %select_ln532, %8 ], [ 0, %7 ]" [firmware/nnet_utils/nnet_pooling_stream.h:532]   --->   Operation 117 'phi' 'storemerge' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @sY, align 4" [firmware/nnet_utils/nnet_pooling_stream.h:528]   --->   Operation 118 'store' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "br label %11" [firmware/nnet_utils/nnet_pooling_stream.h:534]   --->   Operation 119 'br' <Predicate = (icmp_ln522)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader56" [firmware/nnet_utils/nnet_pooling_stream.h:484]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_row_Array_V_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_1_0_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000]
tmpdata_V         (alloca           ) [ 001111111111111111]
pool_V            (alloca           ) [ 001111111111111111]
pool_V_addr       (getelementptr    ) [ 001111111111111111]
br_ln484          (br               ) [ 011111111111111111]
i_ih_0            (phi              ) [ 001000000000000000]
icmp_ln484        (icmp             ) [ 001111111111111111]
empty             (speclooptripcount) [ 000000000000000000]
i_ih              (add              ) [ 011111111111111111]
br_ln484          (br               ) [ 000000000000000000]
br_ln489          (br               ) [ 001111111111111111]
ret_ln542         (ret              ) [ 000000000000000000]
i0_0              (phi              ) [ 000110000000000000]
icmp_ln489        (icmp             ) [ 001111111111111111]
empty_48          (speclooptripcount) [ 000000000000000000]
i0                (add              ) [ 001111111111111111]
br_ln489          (br               ) [ 000000000000000000]
tmp_V_11          (read             ) [ 000010000000000000]
zext_ln492        (zext             ) [ 000000000000000000]
tmpdata_V_addr    (getelementptr    ) [ 000000000000000000]
store_ln492       (store            ) [ 000000000000000000]
br_ln489          (br               ) [ 001111111111111111]
call_ln497        (call             ) [ 000000000000000000]
sX_load           (load             ) [ 000000111111111000]
icmp_ln498        (icmp             ) [ 000000111111111000]
sY_load           (load             ) [ 000000111111111000]
icmp_ln498_1      (icmp             ) [ 000000111111111000]
pY_load           (load             ) [ 000000111111111000]
icmp_ln498_2      (icmp             ) [ 000000000000000000]
pX_load           (load             ) [ 000000111111111000]
icmp_ln498_3      (icmp             ) [ 000000000000000000]
and_ln498         (and              ) [ 000000000000000000]
and_ln498_1       (and              ) [ 000000000000000000]
and_ln498_2       (and              ) [ 001111111111111111]
br_ln498          (br               ) [ 000000000000000000]
br_ln500          (br               ) [ 001111111111111111]
i1_0              (phi              ) [ 000000100000000000]
zext_ln500        (zext             ) [ 000000011110000000]
icmp_ln500        (icmp             ) [ 001111111111111111]
empty_49          (speclooptripcount) [ 000000000000000000]
i1                (add              ) [ 001111111111111111]
br_ln500          (br               ) [ 000000000000000000]
br_ln506          (br               ) [ 001111111111111111]
br_ln0            (br               ) [ 000000000000000000]
icmp_ln522        (icmp             ) [ 001111111111111111]
br_ln522          (br               ) [ 000000000000000000]
add_ln535         (add              ) [ 000000000000000000]
store_ln535       (store            ) [ 000000000000000000]
add_ln537         (add              ) [ 000000000000000000]
select_ln537      (select           ) [ 000000000000000100]
store_ln524       (store            ) [ 000000000000000000]
store_ln525       (store            ) [ 000000000000000000]
icmp_ln526        (icmp             ) [ 001111111111111111]
br_ln526          (br               ) [ 000000000000000000]
add_ln530         (add              ) [ 000000000000000000]
store_ln530       (store            ) [ 000000000000000000]
add_ln532         (add              ) [ 000000000000000000]
select_ln532      (select           ) [ 001111111111111111]
store_ln527       (store            ) [ 000000000000000000]
br_ln529          (br               ) [ 001111111111111111]
i2_0              (phi              ) [ 000000011110000000]
icmp_ln506        (icmp             ) [ 001111111111111111]
empty_50          (speclooptripcount) [ 000000000000000000]
i2                (add              ) [ 001111111111111111]
br_ln506          (br               ) [ 000000000000000000]
trunc_ln508       (trunc            ) [ 000000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000000]
add_ln508         (add              ) [ 000000001000000000]
zext_ln508_1      (zext             ) [ 000000000000000000]
layer_in_V_5_addr (getelementptr    ) [ 000000000100000000]
layer_in_V_5_load (load             ) [ 000000000010000000]
zext_ln508        (zext             ) [ 000000000000000000]
pool_V_addr_1     (getelementptr    ) [ 000000000000000000]
store_ln508       (store            ) [ 000000000000000000]
br_ln506          (br               ) [ 001111111111111111]
pool_res_V        (load             ) [ 001111111111111111]
br_ln512          (br               ) [ 001111111111111111]
tmp_V             (phi              ) [ 000000000000111000]
i_0               (phi              ) [ 000000000000100000]
icmp_ln512        (icmp             ) [ 001111111111111111]
empty_51          (speclooptripcount) [ 000000000000000000]
br_ln512          (br               ) [ 000000000000000000]
zext_ln513        (zext             ) [ 000000000000000000]
pool_V_addr_2     (getelementptr    ) [ 000000000000010000]
i                 (add              ) [ 001111111111111111]
write_ln516       (write            ) [ 000000000000000000]
br_ln500          (br               ) [ 001111111111111111]
pool_V_load       (load             ) [ 000000000000001000]
icmp_ln1494       (icmp             ) [ 000000000000000000]
pool_res_V_1      (select           ) [ 001111111111111111]
br_ln512          (br               ) [ 001111111111111111]
store_ln537       (store            ) [ 000000000000000000]
br_ln0            (br               ) [ 000000000000000000]
br_ln0            (br               ) [ 001111111111111111]
storemerge        (phi              ) [ 000000000000000001]
store_ln528       (store            ) [ 000000000000000000]
br_ln534          (br               ) [ 000000000000000000]
br_ln484          (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_1_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_1_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_1_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_1_0_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_1_0_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_1_0_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_1_0_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_1_0_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_1_0_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_8"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_1_0_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_9"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_1_0_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_10"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_1_0_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_11"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_1_0_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_12"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_1_0_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_13"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_1_0_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_14"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_1_0_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_15"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_1_0_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_16"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_in_row_Array_V_1_0_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_17"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_in_row_Array_V_1_0_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_18"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_in_row_Array_V_1_0_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_19"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_in_row_Array_V_1_0_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_20"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_in_row_Array_V_1_0_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_21"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_in_row_Array_V_1_0_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_22"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_in_row_Array_V_1_0_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_23"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_in_row_Array_V_1_0_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_24"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_in_row_Array_V_1_0_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_25"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_in_row_Array_V_1_0_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_26"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_in_row_Array_V_1_0_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_27"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_in_row_Array_V_1_0_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_28"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_in_row_Array_V_1_0_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_29"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_in_row_Array_V_1_0_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_30"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_in_row_Array_V_1_0_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_1_0_31"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_in_V_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="sX">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sY">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pY">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pX">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<16,4,5,3,0>,config8>"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="tmpdata_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpdata_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pool_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_V_11_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_11/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln516_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/12 "/>
</bind>
</comp>

<comp id="157" class="1004" name="pool_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmpdata_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpdata_V_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln492_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln492/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="pool_res_V/7 store_ln508/10 pool_V_load/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer_in_V_5_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="7" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_in_V_5_addr/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_5_load/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="pool_V_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_1/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="pool_V_addr_2_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool_V_addr_2/12 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_ih_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_ih_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_ih_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_ih_0/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i0_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="1"/>
<pin id="222" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="i0_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i1_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i1_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i2_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i2_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="1" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/7 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2"/>
<pin id="257" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_V_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="16" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/12 "/>
</bind>
</comp>

<comp id="277" class="1005" name="storemerge_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="storemerge_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="2"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="16" slack="0"/>
<pin id="292" dir="0" index="3" bw="16" slack="0"/>
<pin id="293" dir="0" index="4" bw="16" slack="0"/>
<pin id="294" dir="0" index="5" bw="16" slack="0"/>
<pin id="295" dir="0" index="6" bw="16" slack="0"/>
<pin id="296" dir="0" index="7" bw="16" slack="0"/>
<pin id="297" dir="0" index="8" bw="16" slack="0"/>
<pin id="298" dir="0" index="9" bw="16" slack="0"/>
<pin id="299" dir="0" index="10" bw="16" slack="0"/>
<pin id="300" dir="0" index="11" bw="16" slack="0"/>
<pin id="301" dir="0" index="12" bw="16" slack="0"/>
<pin id="302" dir="0" index="13" bw="16" slack="0"/>
<pin id="303" dir="0" index="14" bw="16" slack="0"/>
<pin id="304" dir="0" index="15" bw="16" slack="0"/>
<pin id="305" dir="0" index="16" bw="16" slack="0"/>
<pin id="306" dir="0" index="17" bw="16" slack="0"/>
<pin id="307" dir="0" index="18" bw="16" slack="0"/>
<pin id="308" dir="0" index="19" bw="16" slack="0"/>
<pin id="309" dir="0" index="20" bw="16" slack="0"/>
<pin id="310" dir="0" index="21" bw="16" slack="0"/>
<pin id="311" dir="0" index="22" bw="16" slack="0"/>
<pin id="312" dir="0" index="23" bw="16" slack="0"/>
<pin id="313" dir="0" index="24" bw="16" slack="0"/>
<pin id="314" dir="0" index="25" bw="16" slack="0"/>
<pin id="315" dir="0" index="26" bw="16" slack="0"/>
<pin id="316" dir="0" index="27" bw="16" slack="0"/>
<pin id="317" dir="0" index="28" bw="16" slack="0"/>
<pin id="318" dir="0" index="29" bw="16" slack="0"/>
<pin id="319" dir="0" index="30" bw="16" slack="0"/>
<pin id="320" dir="0" index="31" bw="16" slack="0"/>
<pin id="321" dir="0" index="32" bw="16" slack="0"/>
<pin id="322" dir="0" index="33" bw="16" slack="0"/>
<pin id="323" dir="0" index="34" bw="16" slack="0"/>
<pin id="324" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln497/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln484_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="10" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_ih_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_ih/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln489_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln489/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="i0_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln492_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln492/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sX_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln498_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sY_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln498_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_1/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="pY_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln498_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_2/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="pX_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln498_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498_3/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="and_ln498_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln498_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_1/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln498_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln498_2/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln500_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln500/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln500_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln500/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="i1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln522_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln522/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln535_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln535/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln535_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln535/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln537_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln537_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln537/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln524_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln524/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln525_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln525/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln526_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln526/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln530_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln530/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln530_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln530/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln532_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln532_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="1"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln527_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln506_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln506/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="i2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln508_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln508_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="1"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln508/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln508_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508_1/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln508_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="3"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln508/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln512_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln512/12 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln513_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln1494_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="1"/>
<pin id="593" dir="0" index="1" bw="16" slack="2"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/14 "/>
</bind>
</comp>

<comp id="596" class="1004" name="pool_res_V_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="1"/>
<pin id="599" dir="0" index="2" bw="16" slack="2"/>
<pin id="600" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_res_V_1/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln537_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln528_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln528/17 "/>
</bind>
</comp>

<comp id="614" class="1005" name="pool_V_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="5"/>
<pin id="616" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="pool_V_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="i_ih_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="0"/>
<pin id="624" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_ih "/>
</bind>
</comp>

<comp id="630" class="1005" name="i0_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="635" class="1005" name="tmp_V_11_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_11 "/>
</bind>
</comp>

<comp id="640" class="1005" name="sX_load_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_load "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln498_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sY_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln498_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln498_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="pY_load_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_load "/>
</bind>
</comp>

<comp id="666" class="1005" name="pX_load_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="672" class="1005" name="and_ln498_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln498_2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln500_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="1"/>
<pin id="678" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln500 "/>
</bind>
</comp>

<comp id="684" class="1005" name="i1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="icmp_ln522_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln522 "/>
</bind>
</comp>

<comp id="693" class="1005" name="select_ln537_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln537 "/>
</bind>
</comp>

<comp id="701" class="1005" name="select_ln532_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2"/>
<pin id="703" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="709" class="1005" name="i2_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln508_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="1"/>
<pin id="716" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln508 "/>
</bind>
</comp>

<comp id="719" class="1005" name="layer_in_V_5_addr_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="1"/>
<pin id="721" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_5_addr "/>
</bind>
</comp>

<comp id="724" class="1005" name="layer_in_V_5_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer_in_V_5_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="pool_res_V_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="1"/>
<pin id="731" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V "/>
</bind>
</comp>

<comp id="737" class="1005" name="pool_V_addr_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="1"/>
<pin id="739" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool_V_addr_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="i_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="0"/>
<pin id="744" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="747" class="1005" name="pool_V_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_V_load "/>
</bind>
</comp>

<comp id="753" class="1005" name="pool_res_V_1_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pool_res_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="112" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="134" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="140" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="92" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="92" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="195" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="207"><net_src comp="92" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="212"><net_src comp="94" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="104" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="120" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="264"><net_src comp="258" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="269"><net_src comp="126" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="82" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="325"><net_src comp="114" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="328"><net_src comp="6" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="288" pin=6"/></net>

<net id="331"><net_src comp="12" pin="0"/><net_sink comp="288" pin=7"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="288" pin=8"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="288" pin=9"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="288" pin=10"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="288" pin=11"/></net>

<net id="336"><net_src comp="22" pin="0"/><net_sink comp="288" pin=12"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="288" pin=13"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="288" pin=14"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="288" pin=15"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="288" pin=16"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="288" pin=17"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="288" pin=18"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="288" pin=19"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="288" pin=20"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="288" pin=21"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="288" pin=22"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="288" pin=23"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="288" pin=24"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="288" pin=25"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="288" pin=26"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="288" pin=27"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="288" pin=28"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="288" pin=29"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="288" pin=30"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="288" pin=31"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="288" pin=32"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="288" pin=33"/></net>

<net id="358"><net_src comp="66" pin="0"/><net_sink comp="288" pin=34"/></net>

<net id="363"><net_src comp="213" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="213" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="102" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="224" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="224" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="110" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="220" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="391"><net_src comp="70" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="116" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="116" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="82" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="82" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="392" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="402" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="412" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="236" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="236" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="106" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="236" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="110" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="118" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="116" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="116" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="76" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="82" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="118" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="116" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="116" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="82" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="74" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="247" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="122" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="247" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="126" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="247" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="128" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="130" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="572"><net_src comp="243" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="578"><net_src comp="270" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="122" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="270" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="589"><net_src comp="270" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="126" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="255" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="255" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="70" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="281" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="72" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="157" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="625"><net_src comp="365" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="633"><net_src comp="377" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="638"><net_src comp="144" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="643"><net_src comp="388" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="648"><net_src comp="392" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="653"><net_src comp="398" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="658"><net_src comp="402" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="663"><net_src comp="408" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="669"><net_src comp="418" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="675"><net_src comp="440" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="446" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="687"><net_src comp="456" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="692"><net_src comp="462" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="483" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="704"><net_src comp="523" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="712"><net_src comp="542" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="717"><net_src comp="560" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="722"><net_src comp="182" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="727"><net_src comp="189" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="732"><net_src comp="177" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="740"><net_src comp="202" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="745"><net_src comp="585" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="750"><net_src comp="177" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="756"><net_src comp="596" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="258" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {12 }
	Port: layer_in_row_Array_V_1_0_0 | {}
	Port: layer_in_row_Array_V_1_0_1 | {}
	Port: layer_in_row_Array_V_1_0_2 | {}
	Port: layer_in_row_Array_V_1_0_3 | {}
	Port: layer_in_row_Array_V_1_0_4 | {}
	Port: layer_in_row_Array_V_1_0_5 | {}
	Port: layer_in_row_Array_V_1_0_6 | {}
	Port: layer_in_row_Array_V_1_0_7 | {}
	Port: layer_in_row_Array_V_1_0_8 | {}
	Port: layer_in_row_Array_V_1_0_9 | {}
	Port: layer_in_row_Array_V_1_0_10 | {}
	Port: layer_in_row_Array_V_1_0_11 | {}
	Port: layer_in_row_Array_V_1_0_12 | {}
	Port: layer_in_row_Array_V_1_0_13 | {}
	Port: layer_in_row_Array_V_1_0_14 | {}
	Port: layer_in_row_Array_V_1_0_15 | {}
	Port: layer_in_row_Array_V_1_0_16 | {}
	Port: layer_in_row_Array_V_1_0_17 | {}
	Port: layer_in_row_Array_V_1_0_18 | {}
	Port: layer_in_row_Array_V_1_0_19 | {}
	Port: layer_in_row_Array_V_1_0_20 | {}
	Port: layer_in_row_Array_V_1_0_21 | {}
	Port: layer_in_row_Array_V_1_0_22 | {}
	Port: layer_in_row_Array_V_1_0_23 | {}
	Port: layer_in_row_Array_V_1_0_24 | {}
	Port: layer_in_row_Array_V_1_0_25 | {}
	Port: layer_in_row_Array_V_1_0_26 | {}
	Port: layer_in_row_Array_V_1_0_27 | {}
	Port: layer_in_row_Array_V_1_0_28 | {}
	Port: layer_in_row_Array_V_1_0_29 | {}
	Port: layer_in_row_Array_V_1_0_30 | {}
	Port: layer_in_row_Array_V_1_0_31 | {}
	Port: layer_in_V_5 | {3 5 }
	Port: sX | {6 15 }
	Port: sY | {17 }
	Port: pY | {6 }
	Port: pX | {6 }
 - Input state : 
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : data_V_V | {3 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_0 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_1 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_2 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_3 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_4 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_5 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_6 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_7 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_8 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_9 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_10 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_11 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_12 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_13 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_14 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_15 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_16 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_17 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_18 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_19 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_20 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_21 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_22 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_23 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_24 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_25 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_26 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_27 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_28 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_29 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_30 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_row_Array_V_1_0_31 | {}
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : layer_in_V_5 | {3 5 8 9 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : sX | {5 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : sY | {5 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : pY | {5 }
	Port: pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8> : pX | {5 }
  - Chain level:
	State 1
		pool_V_addr : 1
	State 2
		icmp_ln484 : 1
		i_ih : 1
		br_ln484 : 2
	State 3
		icmp_ln489 : 1
		i0 : 1
		br_ln489 : 2
	State 4
		tmpdata_V_addr : 1
		store_ln492 : 2
	State 5
		icmp_ln498 : 1
		icmp_ln498_1 : 1
		icmp_ln498_2 : 1
		icmp_ln498_3 : 1
		and_ln498 : 2
		and_ln498_1 : 2
		and_ln498_2 : 2
		br_ln498 : 2
	State 6
		zext_ln500 : 1
		icmp_ln500 : 1
		i1 : 1
		br_ln500 : 2
		br_ln522 : 1
		store_ln535 : 1
		select_ln537 : 1
		br_ln526 : 1
		store_ln530 : 1
		select_ln532 : 1
	State 7
		icmp_ln506 : 1
		i2 : 1
		br_ln506 : 2
		trunc_ln508 : 1
		shl_ln : 2
		add_ln508 : 3
	State 8
		layer_in_V_5_addr : 1
		layer_in_V_5_load : 2
	State 9
	State 10
		pool_V_addr_1 : 1
		store_ln508 : 2
	State 11
	State 12
		icmp_ln512 : 1
		br_ln512 : 2
		zext_ln513 : 1
		pool_V_addr_2 : 2
		pool_V_load : 3
		i : 1
		write_ln516 : 1
	State 13
	State 14
		pool_res_V_1 : 1
	State 15
	State 16
	State 17
		store_ln528 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_fu_288 |    1    |  12.566 |   693   |   252   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                           i_ih_fu_365                          |    0    |    0    |    0    |    14   |    0    |
|          |                            i0_fu_377                           |    0    |    0    |    0    |    15   |    0    |
|          |                            i1_fu_456                           |    0    |    0    |    0    |    15   |    0    |
|          |                        add_ln535_fu_467                        |    0    |    0    |    0    |    39   |    0    |
|    add   |                        add_ln537_fu_478                        |    0    |    0    |    0    |    39   |    0    |
|          |                        add_ln530_fu_507                        |    0    |    0    |    0    |    39   |    0    |
|          |                        add_ln532_fu_518                        |    0    |    0    |    0    |    39   |    0    |
|          |                            i2_fu_542                           |    0    |    0    |    0    |    12   |    0    |
|          |                        add_ln508_fu_560                        |    0    |    0    |    0    |    15   |    0    |
|          |                            i_fu_585                            |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        icmp_ln484_fu_359                       |    0    |    0    |    0    |    13   |    0    |
|          |                        icmp_ln489_fu_371                       |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln498_fu_392                       |    0    |    0    |    0    |    18   |    0    |
|          |                       icmp_ln498_1_fu_402                      |    0    |    0    |    0    |    18   |    0    |
|          |                       icmp_ln498_2_fu_412                      |    0    |    0    |    0    |    18   |    0    |
|   icmp   |                       icmp_ln498_3_fu_422                      |    0    |    0    |    0    |    18   |    0    |
|          |                        icmp_ln500_fu_450                       |    0    |    0    |    0    |    11   |    0    |
|          |                        icmp_ln522_fu_462                       |    0    |    0    |    0    |    18   |    0    |
|          |                        icmp_ln526_fu_502                       |    0    |    0    |    0    |    18   |    0    |
|          |                        icmp_ln506_fu_536                       |    0    |    0    |    0    |    9    |    0    |
|          |                        icmp_ln512_fu_574                       |    0    |    0    |    0    |    9    |    0    |
|          |                       icmp_ln1494_fu_591                       |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       select_ln537_fu_483                      |    0    |    0    |    0    |    32   |    0    |
|  select  |                       select_ln532_fu_523                      |    0    |    0    |    0    |    32   |    0    |
|          |                       pool_res_V_1_fu_596                      |    0    |    0    |    0    |    16   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        and_ln498_fu_428                        |    0    |    0    |    0    |    2    |    0    |
|    and   |                       and_ln498_1_fu_434                       |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln498_2_fu_440                       |    0    |    0    |    0    |    2    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                      tmp_V_11_read_fu_144                      |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                    write_ln516_write_fu_150                    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                        zext_ln492_fu_383                       |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln500_fu_446                       |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln508_1_fu_565                      |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln508_fu_569                       |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln513_fu_580                       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln508_fu_548                       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                          shl_ln_fu_552                         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                |    1    |  12.566 |   693   |   751   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  pool_V |    0   |   32   |    1   |    0   |
|tmpdata_V|    0   |   32   |    8   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   64   |    9   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln508_reg_714    |    7   |
|   and_ln498_2_reg_672   |    1   |
|       i0_0_reg_220      |    6   |
|        i0_reg_630       |    6   |
|       i1_0_reg_232      |    6   |
|        i1_reg_684       |    6   |
|       i2_0_reg_243      |    3   |
|        i2_reg_709       |    3   |
|       i_0_reg_266       |    3   |
|      i_ih_0_reg_209     |   10   |
|       i_ih_reg_622      |   10   |
|        i_reg_742        |    3   |
|   icmp_ln498_1_reg_655  |    1   |
|    icmp_ln498_reg_645   |    1   |
|    icmp_ln522_reg_689   |    1   |
|layer_in_V_5_addr_reg_719|    7   |
|layer_in_V_5_load_reg_724|   16   |
|     pX_load_reg_666     |   32   |
|     pY_load_reg_660     |   32   |
|  pool_V_addr_2_reg_737  |    2   |
|   pool_V_addr_reg_614   |    2   |
|   pool_V_load_reg_747   |   16   |
|   pool_res_V_1_reg_753  |   16   |
|    pool_res_V_reg_729   |   16   |
|     sX_load_reg_640     |   32   |
|     sY_load_reg_650     |   32   |
|   select_ln532_reg_701  |   32   |
|   select_ln537_reg_693  |   32   |
|    storemerge_reg_277   |   32   |
|     tmp_V_11_reg_635    |   16   |
|      tmp_V_reg_255      |   16   |
|    zext_ln500_reg_676   |    7   |
+-------------------------+--------+
|          Total          |   405  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_189 |  p0  |   2  |   7  |   14   ||    9    |
|    i0_0_reg_220   |  p0  |   2  |   6  |   12   ||    9    |
|    i2_0_reg_243   |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  7.1675 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   12   |   693  |   751  |    0   |
|   Memory  |    0   |    -   |   64   |    9   |    0   |
|Multiplexer|    -   |    7   |    -   |   48   |    -   |
|  Register |    -   |    -   |   405  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   19   |  1162  |   808  |    0   |
+-----------+--------+--------+--------+--------+--------+
