Make sure you compile the calculator separately from the testbench. I.e.,
compile the Verilog separately from the SystemVerilog:

``vlog *.v``

``vlog *.sv``
