read_verilog ${path_rtl}/${SOC}.v
read_verilog ../${board}_top.v

puts "Loaded all RTL files"
