PPA Report for adaptive_clock_gate
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 1
IO Count: 11
Cell Count: 39

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 187.86 MHz
Reg-to-Reg Critical Path Delay: 4.623 ns

POWER METRICS:
-------------
Total Power Consumption: 0.711 W
