{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1772371833572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1772371833572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  1 23:30:33 2026 " "Processing started: Sun Mar  1 23:30:33 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1772371833572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371833572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project_Bit_Manipulation -c Thesis_Project_Bit_Manipulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project_Bit_Manipulation -c Thesis_Project_Bit_Manipulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371833572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1772371833892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1772371833892 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "bit_shift_low_pass_filter_tb.sv(11) " "Verilog HDL syntax warning at bit_shift_low_pass_filter_tb.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "tb/64/bit_shift_low_pass_filter_tb.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/tb/64/bit_shift_low_pass_filter_tb.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1772371840306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/64/bit_shift_low_pass_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/64/bit_shift_low_pass_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shift_low_pass_filter_tb " "Found entity 1: bit_shift_low_pass_filter_tb" {  } { { "tb/64/bit_shift_low_pass_filter_tb.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/tb/64/bit_shift_low_pass_filter_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772371840308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371840308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772371840309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371840309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bit_shift_low_pass_filter.sv(264) " "Verilog HDL information at bit_shift_low_pass_filter.sv(264): always construct contains both blocking and non-blocking assignments" {  } { { "src/bit_shift_low_pass_filter.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/bit_shift_low_pass_filter.sv" 264 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1772371840310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bit_shift_low_pass_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bit_shift_low_pass_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_shift_low_pass_filter " "Found entity 1: bit_shift_low_pass_filter" {  } { { "src/bit_shift_low_pass_filter.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/bit_shift_low_pass_filter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1772371840310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371840310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1772371840355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shift_low_pass_filter bit_shift_low_pass_filter:BSLPF " "Elaborating entity \"bit_shift_low_pass_filter\" for hierarchy \"bit_shift_low_pass_filter:BSLPF\"" {  } { { "src/top_level.sv" "BSLPF" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772371840356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[0\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[0\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[1\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[1\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[2\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[2\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[3\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[3\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[4\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[4\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[5\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[5\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[6\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[6\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[7\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[7\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CONFIDENCE_PIXEL_BIT_DATA\[8\] GND " "Pin \"CONFIDENCE_PIXEL_BIT_DATA\[8\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|CONFIDENCE_PIXEL_BIT_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[0\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[0\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[1\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[1\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[2\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[2\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[3\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[3\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[4\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[4\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[5\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[5\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[6\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[6\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[7\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[7\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPARITY_PIXEL_BIT_DATA\[8\] GND " "Pin \"DISPARITY_PIXEL_BIT_DATA\[8\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|DISPARITY_PIXEL_BIT_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[0\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[0\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[1\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[1\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[2\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[2\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[3\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[3\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[4\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[4\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[5\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[5\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[6\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[6\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[7\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[7\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABOVE_ARE_R_G_THIS_IS_B\[8\] GND " "Pin \"ABOVE_ARE_R_G_THIS_IS_B\[8\]\" is stuck at GND" {  } { { "src/top_level.sv" "" { Text "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/src/top_level.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1772371847435 "|top_level|ABOVE_ARE_R_G_THIS_IS_B[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1772371847435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1772371847879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/output_files/Thesis_Project_Bit_Manipulation.map.smsg " "Generated suppressed messages file /home/daniel/Thesis_Project/SystemVerilog_HDL/Bit_Manipulation/output_files/Thesis_Project_Bit_Manipulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371848984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1772371849567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1772371849567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11136 " "Implemented 11136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1772371850225 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1772371850225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11025 " "Implemented 11025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1772371850225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1772371850225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1772371850244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  1 23:30:50 2026 " "Processing ended: Sun Mar  1 23:30:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1772371850244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1772371850244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1772371850244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1772371850244 ""}
