/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  reg [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  reg [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [34:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_2z | in_data[91]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z | celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_12z | celloutsig_0_14z[11]);
  assign celloutsig_0_19z = ~(celloutsig_0_10z[7] | celloutsig_0_5z);
  assign celloutsig_0_24z = ~(celloutsig_0_21z | celloutsig_0_17z);
  assign celloutsig_1_9z = ~celloutsig_1_8z;
  assign celloutsig_0_23z = ~celloutsig_0_19z;
  assign celloutsig_1_3z = ~in_data[119];
  assign celloutsig_0_17z = ~((celloutsig_0_9z[3] | celloutsig_0_15z) & (celloutsig_0_11z[24] | celloutsig_0_1z[22]));
  assign celloutsig_0_2z = celloutsig_0_0z[2] | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_2z = in_data[182] | ~(in_data[158]);
  assign celloutsig_0_0z = in_data[78:74] / { 1'h1, in_data[94:91] };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z } / { 1'h1, in_data[158:153], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_3z } / { 1'h1, celloutsig_0_1z[30:21] };
  assign celloutsig_0_13z = { celloutsig_0_6z[13:11], celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, celloutsig_0_9z[8:5] };
  assign celloutsig_0_7z = celloutsig_0_1z[32:2] && { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[39] & ~(celloutsig_0_3z[0]);
  assign celloutsig_1_15z = celloutsig_1_12z[3:0] % { 1'h1, in_data[117:116], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_12z[8:1], celloutsig_1_2z } % { 1'h1, in_data[172:165] };
  assign celloutsig_1_5z = in_data[185:183] % { 1'h1, in_data[100], celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[102:100] % { 1'h1, celloutsig_1_5z[1:0] };
  assign celloutsig_0_3z = celloutsig_0_2z ? { in_data[48:40], 1'h1 } : in_data[23:14];
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[134:118] };
  assign celloutsig_1_0z = | in_data[150:148];
  assign celloutsig_1_19z = ~^ celloutsig_1_17z[5:1];
  assign celloutsig_0_8z = ~^ celloutsig_0_1z[9:1];
  assign celloutsig_0_21z = ~^ { celloutsig_0_14z[14], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_4z = ~^ in_data[116:114];
  assign celloutsig_1_8z = ^ { celloutsig_1_6z[2:1], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_11z = ^ celloutsig_1_6z;
  assign celloutsig_1_17z = celloutsig_1_7z[8:3] >> { celloutsig_1_15z[2:0], celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_3z[9:7], celloutsig_0_2z, celloutsig_0_3z } >> { celloutsig_0_3z[7:6], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z } >> { in_data[108:101], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_10z = in_data[78:67];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_11z = 26'h0000000;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_1z[10], celloutsig_0_6z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 35'h000000000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[88:54];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_6z[10:2], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_13z };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
