/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  assign \r[7]  = ~(\a[3]  ^ \b[2] );
  assign _00_ = ~(\b[0]  & \a[0] );
  assign \r[0]  = ~(_00_ ^ \c[0] );
  assign _01_ = \c[0]  & ~(_00_);
  assign _02_ = \b[0]  & \a[1] ;
  assign _03_ = _02_ ^ \c[1] ;
  assign _04_ = _03_ ^ _01_;
  assign _05_ = ~(\b[1]  & \a[0] );
  assign \r[1]  = ~(_05_ ^ _04_);
  assign _06_ = ~(_03_ & _01_);
  assign _07_ = _04_ & ~(_05_);
  assign _08_ = _07_ | ~(_06_);
  assign _09_ = ~(_02_ & \c[1] );
  assign _10_ = \b[1]  & \a[1] ;
  assign _11_ = ~_10_;
  assign _12_ = _11_ ^ _09_;
  assign _13_ = _12_ ^ _08_;
  assign _14_ = \b[2]  & \a[0] ;
  assign \r[2]  = _14_ ^ _13_;
  assign _15_ = _11_ | _09_;
  assign _16_ = \b[2]  & \a[1] ;
  assign _17_ = _16_ ^ _15_;
  assign _18_ = ~(_12_ & _08_);
  assign _19_ = _14_ & _13_;
  assign _20_ = _18_ & ~(_19_);
  assign \r[3]  = _20_ ^ _17_;
  assign _21_ = _16_ & ~(_15_);
  assign _22_ = ~(_20_ | _17_);
  assign _23_ = _22_ ^ _21_;
  assign _24_ = ~_21_;
  assign _25_ = _22_ ^ _24_;
  assign \r[4]  = \a[0]  ? _23_ : _25_;
  assign _26_ = _22_ | _21_;
  assign _27_ = _22_ & ~(_24_);
  assign \r[5]  = \a[0]  ? _27_ : _26_;
  assign \r[6]  = 1'h0;
endmodule
