Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 14 22:48:10 2023
| Host         : Irwin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 103 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[0]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[1]/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit1/AB_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line168/unit2/rainbow_0/clk_divider_1/clk_output_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: nolabel_line231/btn_clock_gen/clk_out_reg/Q (HIGH)

 There are 509 register/latch pins with no clock driven by root clock pin: nolabel_line231/circuit_analyser/clk10m_gen/clk_out_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: nolabel_line231/circuit_loader/btn_clock_gen/clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line231/kmap/clk25m_gen/clk_out_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: nolabel_line231/segment/clk1k_gen/clk_out_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: nolabel_line231/segment_circuit_load_clock_gen/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line231/truth_table/clk25m_gen/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_JA/clk6p25m_gen/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_JB/clk6p25m_gen/clk_out_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_JC/clk6p25m_gen/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: seven_seg/clk1k_gen/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.946        0.000                      0                 2826        0.093        0.000                      0                 2826        4.500        0.000                       0                  1553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.946        0.000                      0                 2744        0.093        0.000                      0                 2744        4.500        0.000                       0                  1553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.563        0.000                      0                   82        1.861        0.000                      0                   82  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 nolabel_line184/nolabel_line107/nolabel_line63/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.212ns (31.560%)  route 4.797ns (68.440%))
  Logic Levels:           8  (CARRY4=3 LUT6=5)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.605     5.126    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.419     5.545 r  nolabel_line184/nolabel_line107/nolabel_line63/ypos_reg[3]/Q
                         net (fo=33, routed)          2.489     8.034    oled_JB/oled/Q[3]
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.299     8.333 r  oled_JB/oled/i__carry_i_5__7/O
                         net (fo=1, routed)           0.000     8.333    nolabel_line184/nolabel_line107/nolabel_line124/ypos_reg[3]_1[3]
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.709 r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.709    nolabel_line184/nolabel_line107/nolabel_line124/is_cursor5_inferred__3/i__carry_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.826 r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor5_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.826    nolabel_line184/nolabel_line107/nolabel_line124/is_cursor5_inferred__3/i__carry__0_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.149 f  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor5_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.979    10.128    nolabel_line184/nolabel_line107/nolabel_line124/is_cursor5_inferred__3/i__carry__1_n_6
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.306    10.434 r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_i_25/O
                         net (fo=1, routed)           0.452    10.887    nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_i_25_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.124    11.011 r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_i_13/O
                         net (fo=1, routed)           0.451    11.462    nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_i_13_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.586 r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_i_4/O
                         net (fo=1, routed)           0.425    12.011    nolabel_line184/nolabel_line107/nolabel_line63/ypos_reg[3]_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.135 r  nolabel_line184/nolabel_line107/nolabel_line63/is_cursor_i_1/O
                         net (fo=1, routed)           0.000    12.135    nolabel_line184/nolabel_line107/nolabel_line124/oled_id_reg
    SLICE_X10Y58         FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.440    14.781    nolabel_line184/nolabel_line107/nolabel_line124/clock_IBUF_BUFG
    SLICE_X10Y58         FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_reg/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)        0.077    15.081    nolabel_line184/nolabel_line107/nolabel_line124/is_cursor_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.704ns (11.270%)  route 5.543ns (88.730%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.083    10.608    nolabel_line184/nolabel_line107/btnU0
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.589    11.321    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.432    14.773    nolabel_line184/nolabel_line107/clock_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[2]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.524    14.393    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[2]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.704ns (11.270%)  route 5.543ns (88.730%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.083    10.608    nolabel_line184/nolabel_line107/btnU0
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.589    11.321    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.432    14.773    nolabel_line184/nolabel_line107/clock_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[3]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.524    14.393    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[3]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.704ns (11.270%)  route 5.543ns (88.730%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.083    10.608    nolabel_line184/nolabel_line107/btnU0
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.589    11.321    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.432    14.773    nolabel_line184/nolabel_line107/clock_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[4]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.524    14.393    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[4]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.704ns (11.360%)  route 5.493ns (88.640%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.083    10.608    nolabel_line184/nolabel_line107/btnU0
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.539    11.272    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X9Y83          FDSE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.433    14.774    nolabel_line184/nolabel_line107/clock_IBUF_BUFG
    SLICE_X9Y83          FDSE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X9Y83          FDSE (Setup_fdse_C_S)       -0.429    14.489    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[0]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 0.704ns (11.360%)  route 5.493ns (88.640%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.083    10.608    nolabel_line184/nolabel_line107/btnU0
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.124    10.732 r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1/O
                         net (fo=5, routed)           0.539    11.272    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate[4]_i_1_n_0
    SLICE_X9Y83          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.433    14.774    nolabel_line184/nolabel_line107/clock_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X9Y83          FDRE (Setup_fdre_C_R)       -0.429    14.489    nolabel_line184/nolabel_line107/FSM_onehot_init_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.704ns (10.950%)  route 5.725ns (89.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.991 r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.512    11.503    nolabel_line184/nolabel_line107/nolabel_line63/tx_data[7]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.504    14.845    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[2]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    14.784    nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.704ns (10.950%)  route 5.725ns (89.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.991 r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.512    11.503    nolabel_line184/nolabel_line107/nolabel_line63/tx_data[7]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.504    14.845    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[5]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    14.784    nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.704ns (10.950%)  route 5.725ns (89.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.991 r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.512    11.503    nolabel_line184/nolabel_line107/nolabel_line63/tx_data[7]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.504    14.845    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[7]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X3Y85          FDRE (Setup_fdre_C_CE)      -0.205    14.784    nolabel_line184/nolabel_line107/nolabel_line63/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.704ns (11.148%)  route 5.611ns (88.852%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.140    10.666    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.600    11.389    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/ps2_data_h_reg_inv_0
    SLICE_X3Y87          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.505    14.846    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.205    14.785    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 nolabel_line184/nolabel_line176/new_gatetype_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.203%)  route 0.302ns (64.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.561     1.444    nolabel_line184/nolabel_line176/clock_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  nolabel_line184/nolabel_line176/new_gatetype_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line184/nolabel_line176/new_gatetype_reg[0]/Q
                         net (fo=1, routed)           0.302     1.910    nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.871     1.999    nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.817    nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line168/unit1/AB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line168/led_data_student_bc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.365%)  route 0.275ns (59.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.561     1.444    nolabel_line168/unit1/clock_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  nolabel_line168/unit1/AB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line168/unit1/AB_reg[1]/Q
                         net (fo=31, routed)          0.275     1.860    nolabel_line168/unit1/led1[13]
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  nolabel_line168/unit1/led_data_student_bc[13]_i_1/O
                         net (fo=1, routed)           0.000     1.905    nolabel_line168/unit1_n_18
    SLICE_X33Y41         FDRE                                         r  nolabel_line168/led_data_student_bc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.831     1.958    nolabel_line168/clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  nolabel_line168/led_data_student_bc_reg[13]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.092     1.801    nolabel_line168/led_data_student_bc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_verticalborder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_border_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.560     1.443    nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/clock_IBUF_BUFG
    SLICE_X13Y86         FDRE                                         r  nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_verticalborder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_verticalborder_reg/Q
                         net (fo=1, routed)           0.054     1.638    nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_verticalborder
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.683 r  nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_border_i_1__0/O
                         net (fo=1, routed)           0.000     1.683    nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/p_1_in
    SLICE_X12Y86         FDRE                                         r  nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_border_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.828     1.956    nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/clock_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_border_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.121     1.577    nolabel_line184/nolabel_line130/stageinput_2/nolabel_line49/is_border_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 oled_JB/clk6p25m_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_JB/clk6p25m_gen/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.346%)  route 0.129ns (26.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.594     1.477    oled_JB/clk6p25m_gen/clock_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  oled_JB/clk6p25m_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  oled_JB/clk6p25m_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.128     1.746    oled_JB/clk6p25m_gen/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  oled_JB/clk6p25m_gen/counter_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.907    oled_JB/clk6p25m_gen/counter_reg[4]_i_1__10_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  oled_JB/clk6p25m_gen/counter_reg[8]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.961    oled_JB/clk6p25m_gen/counter_reg[8]_i_1__10_n_7
    SLICE_X5Y50          FDRE                                         r  oled_JB/clk6p25m_gen/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.863     1.990    oled_JB/clk6p25m_gen/clock_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  oled_JB/clk6p25m_gen/counter_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    oled_JB/clk6p25m_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.397%)  route 0.129ns (26.603%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.564     1.447    nolabel_line231/circuit_loader/btn_clock_gen/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]/Q
                         net (fo=3, routed)           0.128     1.716    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.876 r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.877    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[16]_i_1__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.931 r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.931    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]_i_1__4_n_7
    SLICE_X33Y50         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.830     1.958    nolabel_line231/circuit_loader/btn_clock_gen/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line231/segment/clk1k_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line231/segment/clk1k_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.219%)  route 0.130ns (26.781%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.564     1.447    nolabel_line231/segment/clk1k_gen/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line231/segment/clk1k_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line231/segment/clk1k_gen/counter_reg[19]/Q
                         net (fo=3, routed)           0.129     1.717    nolabel_line231/segment/clk1k_gen/counter_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  nolabel_line231/segment/clk1k_gen/counter_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.878    nolabel_line231/segment/clk1k_gen/counter_reg[16]_i_1__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.932 r  nolabel_line231/segment/clk1k_gen/counter_reg[20]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.932    nolabel_line231/segment/clk1k_gen/counter_reg[20]_i_1__5_n_7
    SLICE_X31Y50         FDRE                                         r  nolabel_line231/segment/clk1k_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.830     1.958    nolabel_line231/segment/clk1k_gen/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  nolabel_line231/segment/clk1k_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line231/segment/clk1k_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 oled_JB/clk6p25m_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_JB/clk6p25m_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.366ns (73.938%)  route 0.129ns (26.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.594     1.477    oled_JB/clk6p25m_gen/clock_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  oled_JB/clk6p25m_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  oled_JB/clk6p25m_gen/counter_reg[7]/Q
                         net (fo=3, routed)           0.128     1.746    oled_JB/clk6p25m_gen/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  oled_JB/clk6p25m_gen/counter_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.907    oled_JB/clk6p25m_gen/counter_reg[4]_i_1__10_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  oled_JB/clk6p25m_gen/counter_reg[8]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.972    oled_JB/clk6p25m_gen/counter_reg[8]_i_1__10_n_5
    SLICE_X5Y50          FDRE                                         r  oled_JB/clk6p25m_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.863     1.990    oled_JB/clk6p25m_gen/clock_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  oled_JB/clk6p25m_gen/counter_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    oled_JB/clk6p25m_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.366ns (73.989%)  route 0.129ns (26.011%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.564     1.447    nolabel_line231/circuit_loader/btn_clock_gen/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]/Q
                         net (fo=3, routed)           0.128     1.716    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[19]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.876 r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.877    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[16]_i_1__4_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.942 r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.942    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[20]_i_1__4_n_5
    SLICE_X33Y50         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.830     1.958    nolabel_line231/circuit_loader/btn_clock_gen/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line231/segment/clk1k_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line231/segment/clk1k_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.366ns (73.813%)  route 0.130ns (26.187%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.564     1.447    nolabel_line231/segment/clk1k_gen/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  nolabel_line231/segment/clk1k_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line231/segment/clk1k_gen/counter_reg[19]/Q
                         net (fo=3, routed)           0.129     1.717    nolabel_line231/segment/clk1k_gen/counter_reg[19]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.877 r  nolabel_line231/segment/clk1k_gen/counter_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.878    nolabel_line231/segment/clk1k_gen/counter_reg[16]_i_1__5_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.943 r  nolabel_line231/segment/clk1k_gen/counter_reg[20]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.943    nolabel_line231/segment/clk1k_gen/counter_reg[20]_i_1__5_n_5
    SLICE_X31Y50         FDRE                                         r  nolabel_line231/segment/clk1k_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.830     1.958    nolabel_line231/segment/clk1k_gen/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  nolabel_line231/segment/clk1k_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    nolabel_line231/segment/clk1k_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line231/circuit_loader/btn_clock_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.360%)  route 0.290ns (55.640%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.562     1.445    nolabel_line231/circuit_loader/btn_clock_gen/clock_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[30]/Q
                         net (fo=2, routed)           0.069     1.656    nolabel_line231/circuit_loader/btn_clock_gen/counter_reg[30]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.701 r  nolabel_line231/circuit_loader/btn_clock_gen/counter[0]_i_6__5/O
                         net (fo=2, routed)           0.220     1.921    nolabel_line231/circuit_loader/btn_clock_gen/counter[0]_i_6__5_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.966 r  nolabel_line231/circuit_loader/btn_clock_gen/clk_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.966    nolabel_line231/circuit_loader/btn_clock_gen/clk_out_i_1__2_n_0
    SLICE_X34Y48         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.832     1.959    nolabel_line231/circuit_loader/btn_clock_gen/clock_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  nolabel_line231/circuit_loader/btn_clock_gen/clk_out_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.120     1.835    nolabel_line231/circuit_loader/btn_clock_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   nolabel_line184/nolabel_line204/nolabel_line117/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22   nolabel_line184/nolabel_line204/nolabel_line95/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22   nolabel_line184/nolabel_line204/nolabel_line95/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y79    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y82    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y35   nolabel_line231/clk1_gen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y32   nolabel_line231/clk1_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y88    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y89    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/delay_100us_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y79    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y32   nolabel_line231/clk1_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y79    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y79    nolabel_line184/nolabel_line107/nolabel_line63/x_pos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34   nolabel_line231/clk1_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y34   nolabel_line231/clk1_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y32   nolabel_line231/clk1_gen/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83    nolabel_line184/nolabel_line107/nolabel_line63/x_sign_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74    nolabel_line184/nolabel_line107/nolabel_line63/xpos_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.580ns (9.749%)  route 5.370ns (90.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.499    11.024    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X3Y90          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.580ns (9.749%)  route 5.370ns (90.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.499    11.024    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X3Y90          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.580ns (9.749%)  route 5.370ns (90.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.499    11.024    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X2Y90          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.673    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.580ns (9.749%)  route 5.370ns (90.251%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.499    11.024    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X2Y90          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.673    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 0.580ns (10.012%)  route 5.213ns (89.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X1Y89          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 0.580ns (10.012%)  route 5.213ns (89.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X1Y89          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 0.580ns (10.012%)  route 5.213ns (89.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X1Y89          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 0.580ns (10.012%)  route 5.213ns (89.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.342    10.867    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0
    SLICE_X1Y89          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.507    14.848    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X1Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.587    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[35]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.580ns (10.042%)  route 5.196ns (89.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.325    10.850    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X4Y86          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.502    14.843    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.582    nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[36]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.580ns (10.042%)  route 5.196ns (89.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.553     5.074    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          1.871     7.401    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     7.525 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          3.325    10.850    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X4Y86          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        1.502    14.843    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y86          FDCE (Recov_fdce_C_CLR)     -0.405    14.582    nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.861ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/y_new_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.186ns (8.890%)  route 1.906ns (91.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          0.998     3.530    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X6Y81          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.853     1.980    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/y_new_reg/C
                         clock pessimism             -0.244     1.736    
    SLICE_X6Y81          FDCE (Remov_fdce_C_CLR)     -0.067     1.669    nolabel_line184/nolabel_line107/nolabel_line63/y_new_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[0]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[1]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[2]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[3]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[4]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[5]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[6]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.186ns (8.810%)  route 1.925ns (91.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.017     3.549    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X3Y83          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.856     1.984    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[7]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X3Y83          FDCE (Remov_fdce_C_CLR)     -0.092     1.648    nolabel_line184/nolabel_line107/nolabel_line63/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.956ns  (arrival time - required time)
  Source:                 mode_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.186ns (8.486%)  route 2.006ns (91.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.555     1.438    clock_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mode_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_enable_reg[3]/Q
                         net (fo=14, routed)          0.908     2.487    nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/mode_enable_reg[3][0]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.045     2.532 f  nolabel_line184/nolabel_line107/nolabel_line63/Inst_Ps2Interface/FSM_onehot_state[16]_i_2/O
                         net (fo=91, routed)          1.098     3.630    nolabel_line184/nolabel_line107/nolabel_line63/AR[0]
    SLICE_X2Y84          FDCE                                         f  nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1552, routed)        0.857     1.985    nolabel_line184/nolabel_line107/nolabel_line63/clock_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[30]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X2Y84          FDCE (Remov_fdce_C_CLR)     -0.067     1.674    nolabel_line184/nolabel_line107/nolabel_line63/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  1.956    





