<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_jmereg.h source code [netbsd/sys/dev/pci/if_jmereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="jme_desc,jme_ssb "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_jmereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_jmereg.h.html'>if_jmereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*-</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2008, Pyun YongHyeon &lt;yongari@FreeBSD.org&gt;</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="6">6</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="7">7</th><td><i> * are met:</i></td></tr>
<tr><th id="8">8</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="9">9</th><td><i> *    notice unmodified, this list of conditions, and the following</i></td></tr>
<tr><th id="10">10</th><td><i> *    disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="16">16</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="18">18</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="19">19</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="20">20</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="21">21</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="22">22</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="23">23</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="24">24</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> * $FreeBSD: src/sys/dev/jme/if_jmereg.h,v 1.3 2008/09/22 06:17:21 yongari Exp $</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#<span data-ppcond="30">ifndef</span>	<span class="macro" data-ref="_M/_IF_JMEREG_H">_IF_JMEREG_H</span></u></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/_IF_JMEREG_H" data-ref="_M/_IF_JMEREG_H">_IF_JMEREG_H</dfn></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * JMC250 PCI revisions</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/DEVICEREVID_JMC250_A0" data-ref="_M/DEVICEREVID_JMC250_A0">DEVICEREVID_JMC250_A0</dfn>	0x00</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/DEVICEREVID_JMC250_A2" data-ref="_M/DEVICEREVID_JMC250_A2">DEVICEREVID_JMC250_A2</dfn>	0x11</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/*</i></td></tr>
<tr><th id="40">40</th><td><i> * JMC260 PCI revisions</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/DEVICEREVID_JMC260_A0" data-ref="_M/DEVICEREVID_JMC260_A0">DEVICEREVID_JMC260_A0</dfn>	0x00</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/* JMC250 PCI configuration register. */</i></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_BAR0" data-ref="_M/JME_PCI_BAR0">JME_PCI_BAR0</dfn>		0x10	/* 16KB memory window. */</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_BAR1" data-ref="_M/JME_PCI_BAR1">JME_PCI_BAR1</dfn>		0x18	/* 128bytes I/O window. */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_BAR2" data-ref="_M/JME_PCI_BAR2">JME_PCI_BAR2</dfn>		0x1C	/* 256bytes I/O window. */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_BAR3" data-ref="_M/JME_PCI_BAR3">JME_PCI_BAR3</dfn>		0x20	/* 64KB memory window. */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_EROM" data-ref="_M/JME_PCI_EROM">JME_PCI_EROM</dfn>		0x30</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_DBG" data-ref="_M/JME_PCI_DBG">JME_PCI_DBG</dfn>		0x9C</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_SPI" data-ref="_M/JME_PCI_SPI">JME_PCI_SPI</dfn>		0xB0</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/SPI_ENB" data-ref="_M/SPI_ENB">SPI_ENB</dfn>			0x00000010</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/SPI_SO_STATUS" data-ref="_M/SPI_SO_STATUS">SPI_SO_STATUS</dfn>		0x00000008</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/SPI_SI_CTRL" data-ref="_M/SPI_SI_CTRL">SPI_SI_CTRL</dfn>		0x00000004</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/SPI_SCK_CTRL" data-ref="_M/SPI_SCK_CTRL">SPI_SCK_CTRL</dfn>		0x00000002</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/SPI_CS_N_CTRL" data-ref="_M/SPI_CS_N_CTRL">SPI_CS_N_CTRL</dfn>		0x00000001</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PHYCFG0" data-ref="_M/JME_PCI_PHYCFG0">JME_PCI_PHYCFG0</dfn>		0xC0</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PHYCFG1" data-ref="_M/JME_PCI_PHYCFG1">JME_PCI_PHYCFG1</dfn>		0xC4</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PHYCFG2" data-ref="_M/JME_PCI_PHYCFG2">JME_PCI_PHYCFG2</dfn>		0xC8</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PHYCFG3" data-ref="_M/JME_PCI_PHYCFG3">JME_PCI_PHYCFG3</dfn>		0xCC</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PIPECTL1" data-ref="_M/JME_PCI_PIPECTL1">JME_PCI_PIPECTL1</dfn>	0xD0</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PIPECTL2" data-ref="_M/JME_PCI_PIPECTL2">JME_PCI_PIPECTL2</dfn>	0xD4</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* PCIe link error/status. */</i></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_LES" data-ref="_M/JME_PCI_LES">JME_PCI_LES</dfn>		0xD8</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* propeietary register 0. */</i></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PE0" data-ref="_M/JME_PCI_PE0">JME_PCI_PE0</dfn>		0xE0</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/PE0_SPI_EXIST" data-ref="_M/PE0_SPI_EXIST">PE0_SPI_EXIST</dfn>		0x00200000</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/PE0_PME_D0" data-ref="_M/PE0_PME_D0">PE0_PME_D0</dfn>		0x00100000</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/PE0_PME_D3H" data-ref="_M/PE0_PME_D3H">PE0_PME_D3H</dfn>		0x00080000</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/PE0_PME_SPI_PAD" data-ref="_M/PE0_PME_SPI_PAD">PE0_PME_SPI_PAD</dfn>		0x00040000</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/PE0_MASK_ASPM" data-ref="_M/PE0_MASK_ASPM">PE0_MASK_ASPM</dfn>		0x00020000</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/PE0_EEPROM_RW_DIS" data-ref="_M/PE0_EEPROM_RW_DIS">PE0_EEPROM_RW_DIS</dfn>	0x00008000</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/PE0_PCI_INTA" data-ref="_M/PE0_PCI_INTA">PE0_PCI_INTA</dfn>		0x00001000</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/PE0_PCI_INTB" data-ref="_M/PE0_PCI_INTB">PE0_PCI_INTB</dfn>		0x00002000</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/PE0_PCI_INTC" data-ref="_M/PE0_PCI_INTC">PE0_PCI_INTC</dfn>		0x00003000</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/PE0_PCI_INTD" data-ref="_M/PE0_PCI_INTD">PE0_PCI_INTD</dfn>		0x00004000</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/PE0_PCI_SVSSID_WR_ENB" data-ref="_M/PE0_PCI_SVSSID_WR_ENB">PE0_PCI_SVSSID_WR_ENB</dfn>	0x00000800</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_8" data-ref="_M/PE0_MSIX_SIZE_8">PE0_MSIX_SIZE_8</dfn>		0x00000700</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_7" data-ref="_M/PE0_MSIX_SIZE_7">PE0_MSIX_SIZE_7</dfn>		0x00000600</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_6" data-ref="_M/PE0_MSIX_SIZE_6">PE0_MSIX_SIZE_6</dfn>		0x00000500</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_5" data-ref="_M/PE0_MSIX_SIZE_5">PE0_MSIX_SIZE_5</dfn>		0x00000400</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_4" data-ref="_M/PE0_MSIX_SIZE_4">PE0_MSIX_SIZE_4</dfn>		0x00000300</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_3" data-ref="_M/PE0_MSIX_SIZE_3">PE0_MSIX_SIZE_3</dfn>		0x00000200</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_2" data-ref="_M/PE0_MSIX_SIZE_2">PE0_MSIX_SIZE_2</dfn>		0x00000100</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_1" data-ref="_M/PE0_MSIX_SIZE_1">PE0_MSIX_SIZE_1</dfn>		0x00000000</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_SIZE_DEF" data-ref="_M/PE0_MSIX_SIZE_DEF">PE0_MSIX_SIZE_DEF</dfn>	0x00000700</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSIX_CAP_DIS" data-ref="_M/PE0_MSIX_CAP_DIS">PE0_MSIX_CAP_DIS</dfn>	0x00000080</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/PE0_MSI_PVMC_ENB" data-ref="_M/PE0_MSI_PVMC_ENB">PE0_MSI_PVMC_ENB</dfn>	0x00000040</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/PE0_LCAP_EXIT_LAT_MASK" data-ref="_M/PE0_LCAP_EXIT_LAT_MASK">PE0_LCAP_EXIT_LAT_MASK</dfn>	0x00000038</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/PE0_LCAP_EXIT_LAT_DEF" data-ref="_M/PE0_LCAP_EXIT_LAT_DEF">PE0_LCAP_EXIT_LAT_DEF</dfn>	0x00000038</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/PE0_PM_AUXC_MASK" data-ref="_M/PE0_PM_AUXC_MASK">PE0_PM_AUXC_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/PE0_PM_AUXC_DEF" data-ref="_M/PE0_PM_AUXC_DEF">PE0_PM_AUXC_DEF</dfn>		0x00000007</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PE1" data-ref="_M/JME_PCI_PE1">JME_PCI_PE1</dfn>		0xE4</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_PHYTEST" data-ref="_M/JME_PCI_PHYTEST">JME_PCI_PHYTEST</dfn>		0xF8</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/JME_PCI_GPR" data-ref="_M/JME_PCI_GPR">JME_PCI_GPR</dfn>		0xFC</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/*</i></td></tr>
<tr><th id="116">116</th><td><i> * JMC Register Map.</i></td></tr>
<tr><th id="117">117</th><td><i> * -----------------------------------------------------------------------</i></td></tr>
<tr><th id="118">118</th><td><i> *   Register               Size           IO space         Memory space</i></td></tr>
<tr><th id="119">119</th><td><i> * -----------------------------------------------------------------------</i></td></tr>
<tr><th id="120">120</th><td><i> * Tx/Rx MAC registers    128 bytes     BAR1 + 0x00 ~       BAR0 + 0x00 ~</i></td></tr>
<tr><th id="121">121</th><td><i> *                                       BAR1 + 0x7F         BAR0 + 0x7F</i></td></tr>
<tr><th id="122">122</th><td><i> * -----------------------------------------------------------------------</i></td></tr>
<tr><th id="123">123</th><td><i> * PHY registers          128 bytes     BAR2 + 0x00 ~       BAR0 + 0x400 ~</i></td></tr>
<tr><th id="124">124</th><td><i> *                                       BAR2 + 0x7F         BAR0 + 0x47F</i></td></tr>
<tr><th id="125">125</th><td><i> * -----------------------------------------------------------------------</i></td></tr>
<tr><th id="126">126</th><td><i> * Misc registers         128 bytes     BAR2 + 0x80 ~       BAR0 + 0x800 ~</i></td></tr>
<tr><th id="127">127</th><td><i> *                                       BAR2 + 0xfF         BAR0 + 0x87F</i></td></tr>
<tr><th id="128">128</th><td><i> * -----------------------------------------------------------------------</i></td></tr>
<tr><th id="129">129</th><td><i> * We use bus_space_subregion() to get handle for the 3 different</i></td></tr>
<tr><th id="130">130</th><td><i> * register space. Register address are relative to the base of each</i></td></tr>
<tr><th id="131">131</th><td><i> * region.</i></td></tr>
<tr><th id="132">132</th><td><i> */</i></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* Tx control and status. */</i></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/JME_TXCSR" data-ref="_M/JME_TXCSR">JME_TXCSR</dfn>		0x0000</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_QWEIGHT_MASK" data-ref="_M/TXCSR_QWEIGHT_MASK">TXCSR_QWEIGHT_MASK</dfn>	0x0F000000</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_QWEIGHT_SHIFT" data-ref="_M/TXCSR_QWEIGHT_SHIFT">TXCSR_QWEIGHT_SHIFT</dfn>	24</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_SEL_MASK" data-ref="_M/TXCSR_TXQ_SEL_MASK">TXCSR_TXQ_SEL_MASK</dfn>	0x00070000</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_SEL_SHIFT" data-ref="_M/TXCSR_TXQ_SEL_SHIFT">TXCSR_TXQ_SEL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_START" data-ref="_M/TXCSR_TXQ_START">TXCSR_TXQ_START</dfn>		0x00000001</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_START_SHIFT" data-ref="_M/TXCSR_TXQ_START_SHIFT">TXCSR_TXQ_START_SHIFT</dfn>	8</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_FIFO_THRESH_4QW" data-ref="_M/TXCSR_FIFO_THRESH_4QW">TXCSR_FIFO_THRESH_4QW</dfn>	0x00000000</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_FIFO_THRESH_8QW" data-ref="_M/TXCSR_FIFO_THRESH_8QW">TXCSR_FIFO_THRESH_8QW</dfn>	0x00000040</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_FIFO_THRESH_12QW" data-ref="_M/TXCSR_FIFO_THRESH_12QW">TXCSR_FIFO_THRESH_12QW</dfn>	0x00000080</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_FIFO_THRESH_16QW" data-ref="_M/TXCSR_FIFO_THRESH_16QW">TXCSR_FIFO_THRESH_16QW</dfn>	0x000000C0</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_DMA_SIZE_64" data-ref="_M/TXCSR_DMA_SIZE_64">TXCSR_DMA_SIZE_64</dfn>	0x00000000</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_DMA_SIZE_128" data-ref="_M/TXCSR_DMA_SIZE_128">TXCSR_DMA_SIZE_128</dfn>	0x00000010</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_DMA_SIZE_256" data-ref="_M/TXCSR_DMA_SIZE_256">TXCSR_DMA_SIZE_256</dfn>	0x00000020</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_DMA_SIZE_512" data-ref="_M/TXCSR_DMA_SIZE_512">TXCSR_DMA_SIZE_512</dfn>	0x00000030</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_DMA_BURST" data-ref="_M/TXCSR_DMA_BURST">TXCSR_DMA_BURST</dfn>		0x00000004</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TX_SUSPEND" data-ref="_M/TXCSR_TX_SUSPEND">TXCSR_TX_SUSPEND</dfn>	0x00000002</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TX_ENB" data-ref="_M/TXCSR_TX_ENB">TXCSR_TX_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ0" data-ref="_M/TXCSR_TXQ0">TXCSR_TXQ0</dfn>		0</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ1" data-ref="_M/TXCSR_TXQ1">TXCSR_TXQ1</dfn>		1</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ2" data-ref="_M/TXCSR_TXQ2">TXCSR_TXQ2</dfn>		2</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ3" data-ref="_M/TXCSR_TXQ3">TXCSR_TXQ3</dfn>		3</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ4" data-ref="_M/TXCSR_TXQ4">TXCSR_TXQ4</dfn>		4</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ5" data-ref="_M/TXCSR_TXQ5">TXCSR_TXQ5</dfn>		5</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ6" data-ref="_M/TXCSR_TXQ6">TXCSR_TXQ6</dfn>		6</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ7" data-ref="_M/TXCSR_TXQ7">TXCSR_TXQ7</dfn>		7</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_WEIGHT" data-ref="_M/TXCSR_TXQ_WEIGHT">TXCSR_TXQ_WEIGHT</dfn>(x)	\</u></td></tr>
<tr><th id="162">162</th><td><u>	(((x) &lt;&lt; TXCSR_QWEIGHT_SHIFT) &amp; TXCSR_QWEIGHT_MASK)</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_WEIGHT_MIN" data-ref="_M/TXCSR_TXQ_WEIGHT_MIN">TXCSR_TXQ_WEIGHT_MIN</dfn>	0</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_WEIGHT_MAX" data-ref="_M/TXCSR_TXQ_WEIGHT_MAX">TXCSR_TXQ_WEIGHT_MAX</dfn>	15</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_N_SEL" data-ref="_M/TXCSR_TXQ_N_SEL">TXCSR_TXQ_N_SEL</dfn>(x)	\</u></td></tr>
<tr><th id="166">166</th><td><u>	(((x) &lt;&lt; TXCSR_TXQ_SEL_SHIFT) &amp; TXCSR_TXQ_SEL_MASK)</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/TXCSR_TXQ_N_START" data-ref="_M/TXCSR_TXQ_N_START">TXCSR_TXQ_N_START</dfn>(x)	\</u></td></tr>
<tr><th id="168">168</th><td><u>	(TXCSR_TXQ_START &lt;&lt; (TXCSR_TXQ_START_SHIFT + (x)))</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* Tx queue descriptor base address. 16bytes alignment required. */</i></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/JME_TXDBA_LO" data-ref="_M/JME_TXDBA_LO">JME_TXDBA_LO</dfn>		0x0004</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/JME_TXDBA_HI" data-ref="_M/JME_TXDBA_HI">JME_TXDBA_HI</dfn>		0x0008</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* Tx queue descriptor count. multiple of 16(max = 1024). */</i></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/JME_TXQDC" data-ref="_M/JME_TXQDC">JME_TXQDC</dfn>		0x000C</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/TXQDC_MASK" data-ref="_M/TXQDC_MASK">TXQDC_MASK</dfn>		0x0000007F0</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i>/* Tx queue next descriptor address. */</i></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/JME_TXNDA" data-ref="_M/JME_TXNDA">JME_TXNDA</dfn>		0x0010</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/TXNDA_ADDR_MASK" data-ref="_M/TXNDA_ADDR_MASK">TXNDA_ADDR_MASK</dfn>		0xFFFFFFF0</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/TXNDA_DESC_EMPTY" data-ref="_M/TXNDA_DESC_EMPTY">TXNDA_DESC_EMPTY</dfn>	0x00000008</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/TXNDA_DESC_VALID" data-ref="_M/TXNDA_DESC_VALID">TXNDA_DESC_VALID</dfn>	0x00000004</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/TXNDA_DESC_WAIT" data-ref="_M/TXNDA_DESC_WAIT">TXNDA_DESC_WAIT</dfn>		0x00000002</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/TXNDA_DESC_FETCH" data-ref="_M/TXNDA_DESC_FETCH">TXNDA_DESC_FETCH</dfn>	0x00000001</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* Tx MAC control ans status. */</i></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/JME_TXMAC" data-ref="_M/JME_TXMAC">JME_TXMAC</dfn>		0x0014</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_IFG2_MASK" data-ref="_M/TXMAC_IFG2_MASK">TXMAC_IFG2_MASK</dfn>		0xC0000000</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_IFG2_DEFAULT" data-ref="_M/TXMAC_IFG2_DEFAULT">TXMAC_IFG2_DEFAULT</dfn>	0x40000000</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_IFG1_MASK" data-ref="_M/TXMAC_IFG1_MASK">TXMAC_IFG1_MASK</dfn>		0x30000000</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_IFG1_DEFAULT" data-ref="_M/TXMAC_IFG1_DEFAULT">TXMAC_IFG1_DEFAULT</dfn>	0x20000000</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_THRESH_1_PKT" data-ref="_M/TXMAC_THRESH_1_PKT">TXMAC_THRESH_1_PKT</dfn>	0x00000300</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_THRESH_1_2_PKT" data-ref="_M/TXMAC_THRESH_1_2_PKT">TXMAC_THRESH_1_2_PKT</dfn>	0x00000200</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_THRESH_1_4_PKT" data-ref="_M/TXMAC_THRESH_1_4_PKT">TXMAC_THRESH_1_4_PKT</dfn>	0x00000100</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_THRESH_1_8_PKT" data-ref="_M/TXMAC_THRESH_1_8_PKT">TXMAC_THRESH_1_8_PKT</dfn>	0x00000000</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_FRAME_BURST" data-ref="_M/TXMAC_FRAME_BURST">TXMAC_FRAME_BURST</dfn>	0x00000080</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_CARRIER_EXT" data-ref="_M/TXMAC_CARRIER_EXT">TXMAC_CARRIER_EXT</dfn>	0x00000040</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_IFG_ENB" data-ref="_M/TXMAC_IFG_ENB">TXMAC_IFG_ENB</dfn>		0x00000020</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_BACKOFF" data-ref="_M/TXMAC_BACKOFF">TXMAC_BACKOFF</dfn>		0x00000010</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_CARRIER_SENSE" data-ref="_M/TXMAC_CARRIER_SENSE">TXMAC_CARRIER_SENSE</dfn>	0x00000008</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_COLL_ENB" data-ref="_M/TXMAC_COLL_ENB">TXMAC_COLL_ENB</dfn>		0x00000004</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_CRC_ENB" data-ref="_M/TXMAC_CRC_ENB">TXMAC_CRC_ENB</dfn>		0x00000002</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/TXMAC_PAD_ENB" data-ref="_M/TXMAC_PAD_ENB">TXMAC_PAD_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* Tx pause frame control. */</i></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/JME_TXPFC" data-ref="_M/JME_TXPFC">JME_TXPFC</dfn>		0x0018</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/TXPFC_VLAN_TAG_MASK" data-ref="_M/TXPFC_VLAN_TAG_MASK">TXPFC_VLAN_TAG_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/TXPFC_VLAN_TAG_SHIFT" data-ref="_M/TXPFC_VLAN_TAG_SHIFT">TXPFC_VLAN_TAG_SHIFT</dfn>	16</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/TXPFC_VLAN_ENB" data-ref="_M/TXPFC_VLAN_ENB">TXPFC_VLAN_ENB</dfn>		0x00008000</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/TXPFC_PAUSE_ENB" data-ref="_M/TXPFC_PAUSE_ENB">TXPFC_PAUSE_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* Tx timer/retry at half duplex. */</i></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/JME_TXTRHD" data-ref="_M/JME_TXTRHD">JME_TXTRHD</dfn>		0x001C</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_PERIOD_ENB" data-ref="_M/TXTRHD_RT_PERIOD_ENB">TXTRHD_RT_PERIOD_ENB</dfn>	0x80000000</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_PERIOD_MASK" data-ref="_M/TXTRHD_RT_PERIOD_MASK">TXTRHD_RT_PERIOD_MASK</dfn>	0x7FFFFF00</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_PERIOD_SHIFT" data-ref="_M/TXTRHD_RT_PERIOD_SHIFT">TXTRHD_RT_PERIOD_SHIFT</dfn>	8</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_LIMIT_ENB" data-ref="_M/TXTRHD_RT_LIMIT_ENB">TXTRHD_RT_LIMIT_ENB</dfn>	0x00000080</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_LIMIT_MASK" data-ref="_M/TXTRHD_RT_LIMIT_MASK">TXTRHD_RT_LIMIT_MASK</dfn>	0x0000007F</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_LIMIT_SHIFT" data-ref="_M/TXTRHD_RT_LIMIT_SHIFT">TXTRHD_RT_LIMIT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_PERIOD_DEFAULT" data-ref="_M/TXTRHD_RT_PERIOD_DEFAULT">TXTRHD_RT_PERIOD_DEFAULT</dfn>	8192</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/TXTRHD_RT_LIMIT_DEFAULT" data-ref="_M/TXTRHD_RT_LIMIT_DEFAULT">TXTRHD_RT_LIMIT_DEFAULT</dfn>	8</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* Rx control &amp; status. */</i></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/JME_RXCSR" data-ref="_M/JME_RXCSR">JME_RXCSR</dfn>		0x0020</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_FTHRESH_16T" data-ref="_M/RXCSR_FIFO_FTHRESH_16T">RXCSR_FIFO_FTHRESH_16T</dfn>	0x00000000</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_FTHRESH_32T" data-ref="_M/RXCSR_FIFO_FTHRESH_32T">RXCSR_FIFO_FTHRESH_32T</dfn>	0x10000000</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_FTHRESH_64T" data-ref="_M/RXCSR_FIFO_FTHRESH_64T">RXCSR_FIFO_FTHRESH_64T</dfn>	0x20000000</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_FTHRESH_128T" data-ref="_M/RXCSR_FIFO_FTHRESH_128T">RXCSR_FIFO_FTHRESH_128T</dfn>	0x30000000</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_FTHRESH_MASK" data-ref="_M/RXCSR_FIFO_FTHRESH_MASK">RXCSR_FIFO_FTHRESH_MASK</dfn>	0x30000000</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_THRESH_16QW" data-ref="_M/RXCSR_FIFO_THRESH_16QW">RXCSR_FIFO_THRESH_16QW</dfn>	0x00000000</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_THRESH_32QW" data-ref="_M/RXCSR_FIFO_THRESH_32QW">RXCSR_FIFO_THRESH_32QW</dfn>	0x04000000</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_THRESH_64QW" data-ref="_M/RXCSR_FIFO_THRESH_64QW">RXCSR_FIFO_THRESH_64QW</dfn>	0x08000000</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_THRESH_128QW" data-ref="_M/RXCSR_FIFO_THRESH_128QW">RXCSR_FIFO_THRESH_128QW</dfn>	0x0C000000</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_FIFO_THRESH_MASK" data-ref="_M/RXCSR_FIFO_THRESH_MASK">RXCSR_FIFO_THRESH_MASK</dfn>	0x0C000000</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DMA_SIZE_16" data-ref="_M/RXCSR_DMA_SIZE_16">RXCSR_DMA_SIZE_16</dfn>	0x00000000</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DMA_SIZE_32" data-ref="_M/RXCSR_DMA_SIZE_32">RXCSR_DMA_SIZE_32</dfn>	0x01000000</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DMA_SIZE_64" data-ref="_M/RXCSR_DMA_SIZE_64">RXCSR_DMA_SIZE_64</dfn>	0x02000000</u></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DMA_SIZE_128" data-ref="_M/RXCSR_DMA_SIZE_128">RXCSR_DMA_SIZE_128</dfn>	0x03000000</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ_SEL_MASK" data-ref="_M/RXCSR_RXQ_SEL_MASK">RXCSR_RXQ_SEL_MASK</dfn>	0x00030000</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ_SEL_SHIFT" data-ref="_M/RXCSR_RXQ_SEL_SHIFT">RXCSR_RXQ_SEL_SHIFT</dfn>	16</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_MASK" data-ref="_M/RXCSR_DESC_RT_GAP_MASK">RXCSR_DESC_RT_GAP_MASK</dfn>	0x0000F000</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_SHIFT" data-ref="_M/RXCSR_DESC_RT_GAP_SHIFT">RXCSR_DESC_RT_GAP_SHIFT</dfn>	12</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_256" data-ref="_M/RXCSR_DESC_RT_GAP_256">RXCSR_DESC_RT_GAP_256</dfn>	0x00000000</u></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_512" data-ref="_M/RXCSR_DESC_RT_GAP_512">RXCSR_DESC_RT_GAP_512</dfn>	0x00001000</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_1024" data-ref="_M/RXCSR_DESC_RT_GAP_1024">RXCSR_DESC_RT_GAP_1024</dfn>	0x00002000</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_2048" data-ref="_M/RXCSR_DESC_RT_GAP_2048">RXCSR_DESC_RT_GAP_2048</dfn>	0x00003000</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_4096" data-ref="_M/RXCSR_DESC_RT_GAP_4096">RXCSR_DESC_RT_GAP_4096</dfn>	0x00004000</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_8192" data-ref="_M/RXCSR_DESC_RT_GAP_8192">RXCSR_DESC_RT_GAP_8192</dfn>	0x00005000</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_16384" data-ref="_M/RXCSR_DESC_RT_GAP_16384">RXCSR_DESC_RT_GAP_16384</dfn>	0x00006000</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_GAP_32768" data-ref="_M/RXCSR_DESC_RT_GAP_32768">RXCSR_DESC_RT_GAP_32768</dfn>	0x00007000</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_CNT_MASK" data-ref="_M/RXCSR_DESC_RT_CNT_MASK">RXCSR_DESC_RT_CNT_MASK</dfn>	0x00000F00</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_CNT_SHIFT" data-ref="_M/RXCSR_DESC_RT_CNT_SHIFT">RXCSR_DESC_RT_CNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_PASS_WAKEUP_PKT" data-ref="_M/RXCSR_PASS_WAKEUP_PKT">RXCSR_PASS_WAKEUP_PKT</dfn>	0x00000040</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_PASS_MAGIC_PKT" data-ref="_M/RXCSR_PASS_MAGIC_PKT">RXCSR_PASS_MAGIC_PKT</dfn>	0x00000020</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_PASS_RUNT_PKT" data-ref="_M/RXCSR_PASS_RUNT_PKT">RXCSR_PASS_RUNT_PKT</dfn>	0x00000010</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_PASS_BAD_PKT" data-ref="_M/RXCSR_PASS_BAD_PKT">RXCSR_PASS_BAD_PKT</dfn>	0x00000008</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ_START" data-ref="_M/RXCSR_RXQ_START">RXCSR_RXQ_START</dfn>		0x00000004</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RX_SUSPEND" data-ref="_M/RXCSR_RX_SUSPEND">RXCSR_RX_SUSPEND</dfn>	0x00000002</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RX_ENB" data-ref="_M/RXCSR_RX_ENB">RXCSR_RX_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ_N_SEL" data-ref="_M/RXCSR_RXQ_N_SEL">RXCSR_RXQ_N_SEL</dfn>(x)	((x) &lt;&lt; RXCSR_RXQ_SEL_SHIFT)</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ0" data-ref="_M/RXCSR_RXQ0">RXCSR_RXQ0</dfn>		0</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ1" data-ref="_M/RXCSR_RXQ1">RXCSR_RXQ1</dfn>		1</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ2" data-ref="_M/RXCSR_RXQ2">RXCSR_RXQ2</dfn>		2</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_RXQ3" data-ref="_M/RXCSR_RXQ3">RXCSR_RXQ3</dfn>		3</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_CNT" data-ref="_M/RXCSR_DESC_RT_CNT">RXCSR_DESC_RT_CNT</dfn>(x)	\</u></td></tr>
<tr><th id="267">267</th><td><u>	((((x) / 4) &lt;&lt; RXCSR_DESC_RT_CNT_SHIFT) &amp; RXCSR_DESC_RT_CNT_MASK)</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/RXCSR_DESC_RT_CNT_DEFAULT" data-ref="_M/RXCSR_DESC_RT_CNT_DEFAULT">RXCSR_DESC_RT_CNT_DEFAULT</dfn>	32</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* Rx queue descriptor base address. 16bytes alignment needed. */</i></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/JME_RXDBA_LO" data-ref="_M/JME_RXDBA_LO">JME_RXDBA_LO</dfn>		0x0024</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/JME_RXDBA_HI" data-ref="_M/JME_RXDBA_HI">JME_RXDBA_HI</dfn>		0x0028</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i>/* Rx queue descriptor count. multiple of 16(max = 1024). */</i></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/JME_RXQDC" data-ref="_M/JME_RXQDC">JME_RXQDC</dfn>		0x002C</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/RXQDC_MASK" data-ref="_M/RXQDC_MASK">RXQDC_MASK</dfn>		0x0000007F0</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/* Rx queue next descriptor address. */</i></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/JME_RXNDA" data-ref="_M/JME_RXNDA">JME_RXNDA</dfn>		0x0030</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/RXNDA_ADDR_MASK" data-ref="_M/RXNDA_ADDR_MASK">RXNDA_ADDR_MASK</dfn>		0xFFFFFFF0</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/RXNDA_DESC_EMPTY" data-ref="_M/RXNDA_DESC_EMPTY">RXNDA_DESC_EMPTY</dfn>	0x00000008</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/RXNDA_DESC_VALID" data-ref="_M/RXNDA_DESC_VALID">RXNDA_DESC_VALID</dfn>	0x00000004</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/RXNDA_DESC_WAIT" data-ref="_M/RXNDA_DESC_WAIT">RXNDA_DESC_WAIT</dfn>		0x00000002</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/RXNDA_DESC_FETCH" data-ref="_M/RXNDA_DESC_FETCH">RXNDA_DESC_FETCH</dfn>	0x00000001</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/* Rx MAC control and status. */</i></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/JME_RXMAC" data-ref="_M/JME_RXMAC">JME_RXMAC</dfn>		0x0034</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_RSS_UNICAST" data-ref="_M/RXMAC_RSS_UNICAST">RXMAC_RSS_UNICAST</dfn>	0x00000000</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_RSS_UNI_MULTICAST" data-ref="_M/RXMAC_RSS_UNI_MULTICAST">RXMAC_RSS_UNI_MULTICAST</dfn>	0x00010000</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_RSS_UNI_MULTI_BROADCAST" data-ref="_M/RXMAC_RSS_UNI_MULTI_BROADCAST">RXMAC_RSS_UNI_MULTI_BROADCAST</dfn>	0x00020000</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_RSS_ALLFRAME" data-ref="_M/RXMAC_RSS_ALLFRAME">RXMAC_RSS_ALLFRAME</dfn>	0x00030000</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_PROMISC" data-ref="_M/RXMAC_PROMISC">RXMAC_PROMISC</dfn>		0x00000800</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_BROADCAST" data-ref="_M/RXMAC_BROADCAST">RXMAC_BROADCAST</dfn>		0x00000400</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_MULTICAST" data-ref="_M/RXMAC_MULTICAST">RXMAC_MULTICAST</dfn>		0x00000200</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_UNICAST" data-ref="_M/RXMAC_UNICAST">RXMAC_UNICAST</dfn>		0x00000100</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_ALLMULTI" data-ref="_M/RXMAC_ALLMULTI">RXMAC_ALLMULTI</dfn>		0x00000080</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_MULTICAST_FILTER" data-ref="_M/RXMAC_MULTICAST_FILTER">RXMAC_MULTICAST_FILTER</dfn>	0x00000040</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_COLL_DET_ENB" data-ref="_M/RXMAC_COLL_DET_ENB">RXMAC_COLL_DET_ENB</dfn>	0x00000020</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_FC_ENB" data-ref="_M/RXMAC_FC_ENB">RXMAC_FC_ENB</dfn>		0x00000008</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_VLAN_ENB" data-ref="_M/RXMAC_VLAN_ENB">RXMAC_VLAN_ENB</dfn>		0x00000004</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_PAD_10BYTES" data-ref="_M/RXMAC_PAD_10BYTES">RXMAC_PAD_10BYTES</dfn>	0x00000002</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/RXMAC_CSUM_ENB" data-ref="_M/RXMAC_CSUM_ENB">RXMAC_CSUM_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i>/* Rx unicast MAC address. */</i></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/JME_PAR0" data-ref="_M/JME_PAR0">JME_PAR0</dfn>		0x0038</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/JME_PAR1" data-ref="_M/JME_PAR1">JME_PAR1</dfn>		0x003C</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* Rx multicast address hash table. */</i></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/JME_MAR0" data-ref="_M/JME_MAR0">JME_MAR0</dfn>		0x0040</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/JME_MAR1" data-ref="_M/JME_MAR1">JME_MAR1</dfn>		0x0044</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* Wakeup frame output data port. */</i></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/JME_WFODP" data-ref="_M/JME_WFODP">JME_WFODP</dfn>		0x0048</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/* Wakeup frame output interface. */</i></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/JME_WFOI" data-ref="_M/JME_WFOI">JME_WFOI</dfn>		0x004C</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/WFOI_MASK_0_31" data-ref="_M/WFOI_MASK_0_31">WFOI_MASK_0_31</dfn>		0x00000000</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/WFOI_MASK_31_63" data-ref="_M/WFOI_MASK_31_63">WFOI_MASK_31_63</dfn>		0x00000010</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/WFOI_MASK_64_95" data-ref="_M/WFOI_MASK_64_95">WFOI_MASK_64_95</dfn>		0x00000020</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/WFOI_MASK_96_127" data-ref="_M/WFOI_MASK_96_127">WFOI_MASK_96_127</dfn>	0x00000030</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/WFOI_MASK_SEL" data-ref="_M/WFOI_MASK_SEL">WFOI_MASK_SEL</dfn>		0x00000008</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/WFOI_CRC_SEL" data-ref="_M/WFOI_CRC_SEL">WFOI_CRC_SEL</dfn>		0x00000000</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/WFOI_WAKEUP_FRAME_MASK" data-ref="_M/WFOI_WAKEUP_FRAME_MASK">WFOI_WAKEUP_FRAME_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/WFOI_WAKEUP_FRAME_SEL" data-ref="_M/WFOI_WAKEUP_FRAME_SEL">WFOI_WAKEUP_FRAME_SEL</dfn>(x)	((x) &amp; WFOI_WAKEUP_FRAME_MASK)</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i>/* Station management interface. */</i></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/JME_SMI" data-ref="_M/JME_SMI">JME_SMI</dfn>			0x0050</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/SMI_DATA_MASK" data-ref="_M/SMI_DATA_MASK">SMI_DATA_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/SMI_DATA_SHIFT" data-ref="_M/SMI_DATA_SHIFT">SMI_DATA_SHIFT</dfn>		16</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/SMI_REG_ADDR_MASK" data-ref="_M/SMI_REG_ADDR_MASK">SMI_REG_ADDR_MASK</dfn>	0x0000F800</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/SMI_REG_ADDR_SHIFT" data-ref="_M/SMI_REG_ADDR_SHIFT">SMI_REG_ADDR_SHIFT</dfn>	11</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/SMI_PHY_ADDR_MASK" data-ref="_M/SMI_PHY_ADDR_MASK">SMI_PHY_ADDR_MASK</dfn>	0x000007C0</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/SMI_PHY_ADDR_SHIFT" data-ref="_M/SMI_PHY_ADDR_SHIFT">SMI_PHY_ADDR_SHIFT</dfn>	6</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/SMI_OP_WRITE" data-ref="_M/SMI_OP_WRITE">SMI_OP_WRITE</dfn>		0x00000020</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/SMI_OP_READ" data-ref="_M/SMI_OP_READ">SMI_OP_READ</dfn>		0x00000000</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/SMI_OP_EXECUTE" data-ref="_M/SMI_OP_EXECUTE">SMI_OP_EXECUTE</dfn>		0x00000010</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/SMI_MDIO" data-ref="_M/SMI_MDIO">SMI_MDIO</dfn>		0x00000008</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/SMI_MDOE" data-ref="_M/SMI_MDOE">SMI_MDOE</dfn>		0x00000004</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/SMI_MDC" data-ref="_M/SMI_MDC">SMI_MDC</dfn>			0x00000002</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/SMI_MDEN" data-ref="_M/SMI_MDEN">SMI_MDEN</dfn>		0x00000001</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/SMI_REG_ADDR" data-ref="_M/SMI_REG_ADDR">SMI_REG_ADDR</dfn>(x)		\</u></td></tr>
<tr><th id="342">342</th><td><u>	(((x) &lt;&lt; SMI_REG_ADDR_SHIFT) &amp; SMI_REG_ADDR_MASK)</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/SMI_PHY_ADDR" data-ref="_M/SMI_PHY_ADDR">SMI_PHY_ADDR</dfn>(x)		\</u></td></tr>
<tr><th id="344">344</th><td><u>	(((x) &lt;&lt; SMI_PHY_ADDR_SHIFT) &amp; SMI_PHY_ADDR_MASK)</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><i>/* Global host control. */</i></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/JME_GHC" data-ref="_M/JME_GHC">JME_GHC</dfn>			0x0054</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/GHC_LOOPBACK" data-ref="_M/GHC_LOOPBACK">GHC_LOOPBACK</dfn>		0x80000000</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/GHC_RESET" data-ref="_M/GHC_RESET">GHC_RESET</dfn>		0x40000000</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/GHC_CLKSRC_10_100" data-ref="_M/GHC_CLKSRC_10_100">GHC_CLKSRC_10_100</dfn>	0x00a00000</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/GHC_CLKSRC_1000" data-ref="_M/GHC_CLKSRC_1000">GHC_CLKSRC_1000</dfn>		0x00500000</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/GHC_CLKSRC_MASK" data-ref="_M/GHC_CLKSRC_MASK">GHC_CLKSRC_MASK</dfn>		0x00f00000</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/GHC_FULL_DUPLEX" data-ref="_M/GHC_FULL_DUPLEX">GHC_FULL_DUPLEX</dfn>		0x00000040</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/GHC_SPEED_UNKNOWN" data-ref="_M/GHC_SPEED_UNKNOWN">GHC_SPEED_UNKNOWN</dfn>	0x00000000</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/GHC_SPEED_10" data-ref="_M/GHC_SPEED_10">GHC_SPEED_10</dfn>		0x00000010</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/GHC_SPEED_100" data-ref="_M/GHC_SPEED_100">GHC_SPEED_100</dfn>		0x00000020</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/GHC_SPEED_1000" data-ref="_M/GHC_SPEED_1000">GHC_SPEED_1000</dfn>		0x00000030</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/GHC_SPEED_MASK" data-ref="_M/GHC_SPEED_MASK">GHC_SPEED_MASK</dfn>		0x00000030</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/GHC_LINK_OFF" data-ref="_M/GHC_LINK_OFF">GHC_LINK_OFF</dfn>		0x00000004</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/GHC_LINK_ON" data-ref="_M/GHC_LINK_ON">GHC_LINK_ON</dfn>		0x00000002</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/GHC_LINK_STAT_POLLING" data-ref="_M/GHC_LINK_STAT_POLLING">GHC_LINK_STAT_POLLING</dfn>	0x00000001</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/* Power management control and status. */</i></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/JME_PMCS" data-ref="_M/JME_PMCS">JME_PMCS</dfn>		0x0060</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_7" data-ref="_M/PMCS_WAKEUP_FRAME_7">PMCS_WAKEUP_FRAME_7</dfn>	0x80000000</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_6" data-ref="_M/PMCS_WAKEUP_FRAME_6">PMCS_WAKEUP_FRAME_6</dfn>	0x40000000</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_5" data-ref="_M/PMCS_WAKEUP_FRAME_5">PMCS_WAKEUP_FRAME_5</dfn>	0x20000000</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_4" data-ref="_M/PMCS_WAKEUP_FRAME_4">PMCS_WAKEUP_FRAME_4</dfn>	0x10000000</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_3" data-ref="_M/PMCS_WAKEUP_FRAME_3">PMCS_WAKEUP_FRAME_3</dfn>	0x08000000</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_2" data-ref="_M/PMCS_WAKEUP_FRAME_2">PMCS_WAKEUP_FRAME_2</dfn>	0x04000000</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_1" data-ref="_M/PMCS_WAKEUP_FRAME_1">PMCS_WAKEUP_FRAME_1</dfn>	0x02000000</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_0" data-ref="_M/PMCS_WAKEUP_FRAME_0">PMCS_WAKEUP_FRAME_0</dfn>	0x01000000</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/PMCS_LINK_FAIL" data-ref="_M/PMCS_LINK_FAIL">PMCS_LINK_FAIL</dfn>		0x00040000</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/PMCS_LINK_RISING" data-ref="_M/PMCS_LINK_RISING">PMCS_LINK_RISING</dfn>	0x00020000</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/PMCS_MAGIC_FRAME" data-ref="_M/PMCS_MAGIC_FRAME">PMCS_MAGIC_FRAME</dfn>	0x00010000</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_7_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_7_ENB">PMCS_WAKEUP_FRAME_7_ENB</dfn>	0x00008000</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_6_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_6_ENB">PMCS_WAKEUP_FRAME_6_ENB</dfn>	0x00004000</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_5_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_5_ENB">PMCS_WAKEUP_FRAME_5_ENB</dfn>	0x00002000</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_4_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_4_ENB">PMCS_WAKEUP_FRAME_4_ENB</dfn>	0x00001000</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_3_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_3_ENB">PMCS_WAKEUP_FRAME_3_ENB</dfn>	0x00000800</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_2_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_2_ENB">PMCS_WAKEUP_FRAME_2_ENB</dfn>	0x00000400</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_1_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_1_ENB">PMCS_WAKEUP_FRAME_1_ENB</dfn>	0x00000200</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WAKEUP_FRAME_0_ENB" data-ref="_M/PMCS_WAKEUP_FRAME_0_ENB">PMCS_WAKEUP_FRAME_0_ENB</dfn>	0x00000100</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/PMCS_LINK_FAIL_ENB" data-ref="_M/PMCS_LINK_FAIL_ENB">PMCS_LINK_FAIL_ENB</dfn>	0x00000004</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/PMCS_LINK_RISING_ENB" data-ref="_M/PMCS_LINK_RISING_ENB">PMCS_LINK_RISING_ENB</dfn>	0x00000002</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/PMCS_MAGIC_FRAME_ENB" data-ref="_M/PMCS_MAGIC_FRAME_ENB">PMCS_MAGIC_FRAME_ENB</dfn>	0x00000001</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/PMCS_WOL_ENB_MASK" data-ref="_M/PMCS_WOL_ENB_MASK">PMCS_WOL_ENB_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/JME_PHY_EEPROM_BASE_MEMOFF" data-ref="_M/JME_PHY_EEPROM_BASE_MEMOFF">JME_PHY_EEPROM_BASE_MEMOFF</dfn>	0x0400</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/JME_PHY_EEPROM_BASE_IOOFF" data-ref="_M/JME_PHY_EEPROM_BASE_IOOFF">JME_PHY_EEPROM_BASE_IOOFF</dfn>	0x0000</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/JME_PHY_EEPROM_SIZE" data-ref="_M/JME_PHY_EEPROM_SIZE">JME_PHY_EEPROM_SIZE</dfn>		0x0080</u></td></tr>
<tr><th id="393">393</th><td><i>/* Giga PHY &amp; EEPROM registers. */</i></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/JME_PHY_EEPROM_BASE_ADDR" data-ref="_M/JME_PHY_EEPROM_BASE_ADDR">JME_PHY_EEPROM_BASE_ADDR</dfn>	0x00</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGAR0LO" data-ref="_M/JME_GIGAR0LO">JME_GIGAR0LO</dfn>		0x00</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGAR0HI" data-ref="_M/JME_GIGAR0HI">JME_GIGAR0HI</dfn>		0x04</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARALO" data-ref="_M/JME_GIGARALO">JME_GIGARALO</dfn>		0x08</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARAHI" data-ref="_M/JME_GIGARAHI">JME_GIGARAHI</dfn>		0x0C</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARBLO" data-ref="_M/JME_GIGARBLO">JME_GIGARBLO</dfn>		0x10</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARBHI" data-ref="_M/JME_GIGARBHI">JME_GIGARBHI</dfn>		0x14</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARCLO" data-ref="_M/JME_GIGARCLO">JME_GIGARCLO</dfn>		0x18</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARCHI" data-ref="_M/JME_GIGARCHI">JME_GIGARCHI</dfn>		0x1C</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARDLO" data-ref="_M/JME_GIGARDLO">JME_GIGARDLO</dfn>		0x20</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGARDHI" data-ref="_M/JME_GIGARDHI">JME_GIGARDHI</dfn>		0x24</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/* BIST status and control. */</i></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/JME_GIGACSR" data-ref="_M/JME_GIGACSR">JME_GIGACSR</dfn>		0x28</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_STATUS" data-ref="_M/GIGACSR_STATUS">GIGACSR_STATUS</dfn>		0x40000000</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_CTRL_MASK" data-ref="_M/GIGACSR_CTRL_MASK">GIGACSR_CTRL_MASK</dfn>	0x30000000</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_CTRL_DEFAULT" data-ref="_M/GIGACSR_CTRL_DEFAULT">GIGACSR_CTRL_DEFAULT</dfn>	0x30000000</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_TX_CLK_MASK" data-ref="_M/GIGACSR_TX_CLK_MASK">GIGACSR_TX_CLK_MASK</dfn>	0x0F000000</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_RX_CLK_MASK" data-ref="_M/GIGACSR_RX_CLK_MASK">GIGACSR_RX_CLK_MASK</dfn>	0x00F00000</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_TX_CLK_INV" data-ref="_M/GIGACSR_TX_CLK_INV">GIGACSR_TX_CLK_INV</dfn>	0x00080000</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_RX_CLK_INV" data-ref="_M/GIGACSR_RX_CLK_INV">GIGACSR_RX_CLK_INV</dfn>	0x00040000</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_PHY_RST" data-ref="_M/GIGACSR_PHY_RST">GIGACSR_PHY_RST</dfn>		0x00010000</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_IRQ_N_O" data-ref="_M/GIGACSR_IRQ_N_O">GIGACSR_IRQ_N_O</dfn>		0x00001000</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_BIST_OK" data-ref="_M/GIGACSR_BIST_OK">GIGACSR_BIST_OK</dfn>		0x00000200</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_BIST_DONE" data-ref="_M/GIGACSR_BIST_DONE">GIGACSR_BIST_DONE</dfn>	0x00000100</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_BIST_LED_ENB" data-ref="_M/GIGACSR_BIST_LED_ENB">GIGACSR_BIST_LED_ENB</dfn>	0x00000010</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/GIGACSR_BIST_MASK" data-ref="_M/GIGACSR_BIST_MASK">GIGACSR_BIST_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><i>/* PHY Link Status. */</i></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/JME_LNKSTS" data-ref="_M/JME_LNKSTS">JME_LNKSTS</dfn>		0x30</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_SPEED_10" data-ref="_M/LINKSTS_SPEED_10">LINKSTS_SPEED_10</dfn>	0x00000000</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_SPEED_100" data-ref="_M/LINKSTS_SPEED_100">LINKSTS_SPEED_100</dfn>	0x00004000</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_SPEED_1000" data-ref="_M/LINKSTS_SPEED_1000">LINKSTS_SPEED_1000</dfn>	0x00008000</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_FULL_DUPLEX" data-ref="_M/LINKSTS_FULL_DUPLEX">LINKSTS_FULL_DUPLEX</dfn>	0x00002000</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_PAGE_RCVD" data-ref="_M/LINKSTS_PAGE_RCVD">LINKSTS_PAGE_RCVD</dfn>	0x00001000</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_SPDDPX_RESOLVED" data-ref="_M/LINKSTS_SPDDPX_RESOLVED">LINKSTS_SPDDPX_RESOLVED</dfn>	0x00000800</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_UP" data-ref="_M/LINKSTS_UP">LINKSTS_UP</dfn>		0x00000400</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_ANEG_COMP" data-ref="_M/LINKSTS_ANEG_COMP">LINKSTS_ANEG_COMP</dfn>	0x00000200</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_MDI_CROSSOVR" data-ref="_M/LINKSTS_MDI_CROSSOVR">LINKSTS_MDI_CROSSOVR</dfn>	0x00000040</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_LPAR_PAUSE_ASYM" data-ref="_M/LINKSTS_LPAR_PAUSE_ASYM">LINKSTS_LPAR_PAUSE_ASYM</dfn>	0x00000002</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/LINKSTS_LPAR_PAUSE" data-ref="_M/LINKSTS_LPAR_PAUSE">LINKSTS_LPAR_PAUSE</dfn>	0x00000001</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><i>/* SMB control and status. */</i></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/JME_SMBCSR" data-ref="_M/JME_SMBCSR">JME_SMBCSR</dfn>		0x40</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_SLAVE_ADDR_MASK" data-ref="_M/SMBCSR_SLAVE_ADDR_MASK">SMBCSR_SLAVE_ADDR_MASK</dfn>	0x7F000000</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_WR_DATA_NACK" data-ref="_M/SMBCSR_WR_DATA_NACK">SMBCSR_WR_DATA_NACK</dfn>	0x00040000</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_CMD_NACK" data-ref="_M/SMBCSR_CMD_NACK">SMBCSR_CMD_NACK</dfn>		0x00020000</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_RELOAD" data-ref="_M/SMBCSR_RELOAD">SMBCSR_RELOAD</dfn>		0x00010000</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_CMD_ADDR_MASK" data-ref="_M/SMBCSR_CMD_ADDR_MASK">SMBCSR_CMD_ADDR_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_SCL_STAT" data-ref="_M/SMBCSR_SCL_STAT">SMBCSR_SCL_STAT</dfn>		0x00000080</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_SDA_STAT" data-ref="_M/SMBCSR_SDA_STAT">SMBCSR_SDA_STAT</dfn>		0x00000040</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_EEPROM_PRESENT" data-ref="_M/SMBCSR_EEPROM_PRESENT">SMBCSR_EEPROM_PRESENT</dfn>	0x00000020</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_INIT_LD_DONE" data-ref="_M/SMBCSR_INIT_LD_DONE">SMBCSR_INIT_LD_DONE</dfn>	0x00000010</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_HW_BUSY_MASK" data-ref="_M/SMBCSR_HW_BUSY_MASK">SMBCSR_HW_BUSY_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/SMBCSR_HW_IDLE" data-ref="_M/SMBCSR_HW_IDLE">SMBCSR_HW_IDLE</dfn>		0x00000000</u></td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><i>/* SMB interface. */</i></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/JME_SMBINTF" data-ref="_M/JME_SMBINTF">JME_SMBINTF</dfn>		0x44</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_RD_DATA_MASK" data-ref="_M/SMBINTF_RD_DATA_MASK">SMBINTF_RD_DATA_MASK</dfn>	0xFF000000</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_RD_DATA_SHIFT" data-ref="_M/SMBINTF_RD_DATA_SHIFT">SMBINTF_RD_DATA_SHIFT</dfn>	24</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_WR_DATA_MASK" data-ref="_M/SMBINTF_WR_DATA_MASK">SMBINTF_WR_DATA_MASK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_WR_DATA_SHIFT" data-ref="_M/SMBINTF_WR_DATA_SHIFT">SMBINTF_WR_DATA_SHIFT</dfn>	16</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_ADDR_MASK" data-ref="_M/SMBINTF_ADDR_MASK">SMBINTF_ADDR_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_ADDR_SHIFT" data-ref="_M/SMBINTF_ADDR_SHIFT">SMBINTF_ADDR_SHIFT</dfn>	8</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_RD" data-ref="_M/SMBINTF_RD">SMBINTF_RD</dfn>		0x00000020</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_WR" data-ref="_M/SMBINTF_WR">SMBINTF_WR</dfn>		0x00000000</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_CMD_TRIGGER" data-ref="_M/SMBINTF_CMD_TRIGGER">SMBINTF_CMD_TRIGGER</dfn>	0x00000010</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_BUSY" data-ref="_M/SMBINTF_BUSY">SMBINTF_BUSY</dfn>		0x00000010</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_FAST_MODE" data-ref="_M/SMBINTF_FAST_MODE">SMBINTF_FAST_MODE</dfn>	0x00000008</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_GPIO_SCL" data-ref="_M/SMBINTF_GPIO_SCL">SMBINTF_GPIO_SCL</dfn>	0x00000004</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_GPIO_SDA" data-ref="_M/SMBINTF_GPIO_SDA">SMBINTF_GPIO_SDA</dfn>	0x00000002</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/SMBINTF_GPIO_ENB" data-ref="_M/SMBINTF_GPIO_ENB">SMBINTF_GPIO_ENB</dfn>	0x00000001</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_SIG0" data-ref="_M/JME_EEPROM_SIG0">JME_EEPROM_SIG0</dfn>		0x55</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_SIG1" data-ref="_M/JME_EEPROM_SIG1">JME_EEPROM_SIG1</dfn>		0xAA</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_DESC_BYTES" data-ref="_M/JME_EEPROM_DESC_BYTES">JME_EEPROM_DESC_BYTES</dfn>	3</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_DESC_END" data-ref="_M/JME_EEPROM_DESC_END">JME_EEPROM_DESC_END</dfn>	0x80</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_FUNC_MASK" data-ref="_M/JME_EEPROM_FUNC_MASK">JME_EEPROM_FUNC_MASK</dfn>	0x70</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_FUNC_SHIFT" data-ref="_M/JME_EEPROM_FUNC_SHIFT">JME_EEPROM_FUNC_SHIFT</dfn>	4</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_PAGE_MASK" data-ref="_M/JME_EEPROM_PAGE_MASK">JME_EEPROM_PAGE_MASK</dfn>	0x0F</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_PAGE_SHIFT" data-ref="_M/JME_EEPROM_PAGE_SHIFT">JME_EEPROM_PAGE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_FUNC0" data-ref="_M/JME_EEPROM_FUNC0">JME_EEPROM_FUNC0</dfn>	0</u></td></tr>
<tr><th id="478">478</th><td><i>/* PCI configuration space. */</i></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_PAGE_BAR0" data-ref="_M/JME_EEPROM_PAGE_BAR0">JME_EEPROM_PAGE_BAR0</dfn>	0</u></td></tr>
<tr><th id="480">480</th><td><i>/* 128 bytes I/O window. */</i></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_PAGE_BAR1" data-ref="_M/JME_EEPROM_PAGE_BAR1">JME_EEPROM_PAGE_BAR1</dfn>	1</u></td></tr>
<tr><th id="482">482</th><td><i>/* 256 bytes I/O window. */</i></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_PAGE_BAR2" data-ref="_M/JME_EEPROM_PAGE_BAR2">JME_EEPROM_PAGE_BAR2</dfn>	2</u></td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_END" data-ref="_M/JME_EEPROM_END">JME_EEPROM_END</dfn>		0xFF</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPROM_MKDESC" data-ref="_M/JME_EEPROM_MKDESC">JME_EEPROM_MKDESC</dfn>(f, p)						\</u></td></tr>
<tr><th id="488">488</th><td><u>	((((f) &amp; JME_EEPROM_FUNC_MASK) &lt;&lt; JME_EEPROM_FUNC_SHIFT) |	\</u></td></tr>
<tr><th id="489">489</th><td><u>	(((p) &amp; JME_EEPROM_PAGE_MASK) &lt;&lt; JME_EEPROM_PAGE_SHIFT))</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><i>/* 3-wire EEPROM interface. Obsolete interface, use SMBCSR. */</i></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPINTF" data-ref="_M/JME_EEPINTF">JME_EEPINTF</dfn>		0x48</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_DATA_MASK" data-ref="_M/EEPINTF_DATA_MASK">EEPINTF_DATA_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_DATA_SHIFT" data-ref="_M/EEPINTF_DATA_SHIFT">EEPINTF_DATA_SHIFT</dfn>	16</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_ADDR_MASK" data-ref="_M/EEPINTF_ADDR_MASK">EEPINTF_ADDR_MASK</dfn>	0x0000FC00</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_ADDR_SHIFT" data-ref="_M/EEPINTF_ADDR_SHIFT">EEPINTF_ADDR_SHIFT</dfn>	10</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/EEPRINTF_OP_MASK" data-ref="_M/EEPRINTF_OP_MASK">EEPRINTF_OP_MASK</dfn>	0x00000300</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_OP_EXECUTE" data-ref="_M/EEPINTF_OP_EXECUTE">EEPINTF_OP_EXECUTE</dfn>	0x00000080</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_DATA_OUT" data-ref="_M/EEPINTF_DATA_OUT">EEPINTF_DATA_OUT</dfn>	0x00000008</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_DATA_IN" data-ref="_M/EEPINTF_DATA_IN">EEPINTF_DATA_IN</dfn>		0x00000004</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_CLK" data-ref="_M/EEPINTF_CLK">EEPINTF_CLK</dfn>		0x00000002</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/EEPINTF_SEL" data-ref="_M/EEPINTF_SEL">EEPINTF_SEL</dfn>		0x00000001</u></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><i>/* 3-wire EEPROM control and status. Obsolete interface, use SMBCSR. */</i></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/JME_EEPCSR" data-ref="_M/JME_EEPCSR">JME_EEPCSR</dfn>		0x4C</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/EEPCSR_EEPROM_RELOAD" data-ref="_M/EEPCSR_EEPROM_RELOAD">EEPCSR_EEPROM_RELOAD</dfn>	0x00000002</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/EEPCSR_EEPROM_PRESENT" data-ref="_M/EEPCSR_EEPROM_PRESENT">EEPCSR_EEPROM_PRESENT</dfn>	0x00000001</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><i>/* Misc registers. */</i></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/JME_MISC_BASE_MEMOFF" data-ref="_M/JME_MISC_BASE_MEMOFF">JME_MISC_BASE_MEMOFF</dfn>	0x800</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/JME_MISC_BASE_IOOFF" data-ref="_M/JME_MISC_BASE_IOOFF">JME_MISC_BASE_IOOFF</dfn>	0x080</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/JME_MISC_SIZE" data-ref="_M/JME_MISC_SIZE">JME_MISC_SIZE</dfn>		0x080</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i>/* Timer control and status. */</i></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/JME_TMCSR" data-ref="_M/JME_TMCSR">JME_TMCSR</dfn>		0x00</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/TMCSR_SW_INTR" data-ref="_M/TMCSR_SW_INTR">TMCSR_SW_INTR</dfn>		0x80000000</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/TMCSR_TIMER_INTR" data-ref="_M/TMCSR_TIMER_INTR">TMCSR_TIMER_INTR</dfn>	0x10000000</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/TMCSR_TIMER_ENB" data-ref="_M/TMCSR_TIMER_ENB">TMCSR_TIMER_ENB</dfn>		0x01000000</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/TMCSR_TIMER_COUNT_MASK" data-ref="_M/TMCSR_TIMER_COUNT_MASK">TMCSR_TIMER_COUNT_MASK</dfn>	0x00FFFFFF</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/* GPIO control and status. */</i></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/JME_GPIO" data-ref="_M/JME_GPIO">JME_GPIO</dfn>		0x04</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/GPIO_4_SPI_IN" data-ref="_M/GPIO_4_SPI_IN">GPIO_4_SPI_IN</dfn>		0x80000000</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/GPIO_3_SPI_IN" data-ref="_M/GPIO_3_SPI_IN">GPIO_3_SPI_IN</dfn>		0x40000000</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/GPIO_4_SPI_OUT" data-ref="_M/GPIO_4_SPI_OUT">GPIO_4_SPI_OUT</dfn>		0x20000000</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/GPIO_4_SPI_OUT_ENB" data-ref="_M/GPIO_4_SPI_OUT_ENB">GPIO_4_SPI_OUT_ENB</dfn>	0x10000000</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/GPIO_3_SPI_OUT" data-ref="_M/GPIO_3_SPI_OUT">GPIO_3_SPI_OUT</dfn>		0x08000000</u></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/GPIO_3_SPI_OUT_ENB" data-ref="_M/GPIO_3_SPI_OUT_ENB">GPIO_3_SPI_OUT_ENB</dfn>	0x04000000</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/GPIO_3_4_LED" data-ref="_M/GPIO_3_4_LED">GPIO_3_4_LED</dfn>		0x00000000</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/GPIO_3_4_GPIO" data-ref="_M/GPIO_3_4_GPIO">GPIO_3_4_GPIO</dfn>		0x02000000</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/GPIO_2_CLKREQN_IN" data-ref="_M/GPIO_2_CLKREQN_IN">GPIO_2_CLKREQN_IN</dfn>	0x00100000</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/GPIO_2_CLKREQN_OUT" data-ref="_M/GPIO_2_CLKREQN_OUT">GPIO_2_CLKREQN_OUT</dfn>	0x00040000</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/GPIO_2_CLKREQN_OUT_ENB" data-ref="_M/GPIO_2_CLKREQN_OUT_ENB">GPIO_2_CLKREQN_OUT_ENB</dfn>	0x00020000</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/GPIO_1_LED42_IN" data-ref="_M/GPIO_1_LED42_IN">GPIO_1_LED42_IN</dfn>		0x00001000</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/GPIO_1_LED42_OUT" data-ref="_M/GPIO_1_LED42_OUT">GPIO_1_LED42_OUT</dfn>	0x00000400</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/GPIO_1_LED42_OUT_ENB" data-ref="_M/GPIO_1_LED42_OUT_ENB">GPIO_1_LED42_OUT_ENB</dfn>	0x00000200</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/GPIO_1_LED42_ENB" data-ref="_M/GPIO_1_LED42_ENB">GPIO_1_LED42_ENB</dfn>	0x00000100</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/GPIO_0_SDA_IN" data-ref="_M/GPIO_0_SDA_IN">GPIO_0_SDA_IN</dfn>		0x00000010</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/GPIO_0_SDA_OUT" data-ref="_M/GPIO_0_SDA_OUT">GPIO_0_SDA_OUT</dfn>		0x00000004</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/GPIO_0_SDA_OUT_ENB" data-ref="_M/GPIO_0_SDA_OUT_ENB">GPIO_0_SDA_OUT_ENB</dfn>	0x00000002</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/GPIO_0_SDA_ENB" data-ref="_M/GPIO_0_SDA_ENB">GPIO_0_SDA_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i>/* General purpose register 0. */</i></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/JME_GPREG0" data-ref="_M/JME_GPREG0">JME_GPREG0</dfn>		0x08</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW7_DIS" data-ref="_M/GPREG0_SH_POST_DW7_DIS">GPREG0_SH_POST_DW7_DIS</dfn>	0x80000000</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW6_DIS" data-ref="_M/GPREG0_SH_POST_DW6_DIS">GPREG0_SH_POST_DW6_DIS</dfn>	0x40000000</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW5_DIS" data-ref="_M/GPREG0_SH_POST_DW5_DIS">GPREG0_SH_POST_DW5_DIS</dfn>	0x20000000</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW4_DIS" data-ref="_M/GPREG0_SH_POST_DW4_DIS">GPREG0_SH_POST_DW4_DIS</dfn>	0x10000000</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW3_DIS" data-ref="_M/GPREG0_SH_POST_DW3_DIS">GPREG0_SH_POST_DW3_DIS</dfn>	0x08000000</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW2_DIS" data-ref="_M/GPREG0_SH_POST_DW2_DIS">GPREG0_SH_POST_DW2_DIS</dfn>	0x04000000</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW1_DIS" data-ref="_M/GPREG0_SH_POST_DW1_DIS">GPREG0_SH_POST_DW1_DIS</dfn>	0x02000000</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SH_POST_DW0_DIS" data-ref="_M/GPREG0_SH_POST_DW0_DIS">GPREG0_SH_POST_DW0_DIS</dfn>	0x01000000</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_DMA_RD_REQ_8" data-ref="_M/GPREG0_DMA_RD_REQ_8">GPREG0_DMA_RD_REQ_8</dfn>	0x00000000</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_DMA_RD_REQ_6" data-ref="_M/GPREG0_DMA_RD_REQ_6">GPREG0_DMA_RD_REQ_6</dfn>	0x00100000</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_DMA_RD_REQ_5" data-ref="_M/GPREG0_DMA_RD_REQ_5">GPREG0_DMA_RD_REQ_5</dfn>	0x00200000</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_DMA_RD_REQ_4" data-ref="_M/GPREG0_DMA_RD_REQ_4">GPREG0_DMA_RD_REQ_4</dfn>	0x00300000</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_POST_DW0_ENB" data-ref="_M/GPREG0_POST_DW0_ENB">GPREG0_POST_DW0_ENB</dfn>	0x00040000</u></td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PCC_CLR_DIS" data-ref="_M/GPREG0_PCC_CLR_DIS">GPREG0_PCC_CLR_DIS</dfn>	0x00020000</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_FORCE_SCL_OUT" data-ref="_M/GPREG0_FORCE_SCL_OUT">GPREG0_FORCE_SCL_OUT</dfn>	0x00010000</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_DL_RSTB_DIS" data-ref="_M/GPREG0_DL_RSTB_DIS">GPREG0_DL_RSTB_DIS</dfn>	0x00008000</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_STICKY_RESET" data-ref="_M/GPREG0_STICKY_RESET">GPREG0_STICKY_RESET</dfn>	0x00004000</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_DL_RSTB_CFG_DIS" data-ref="_M/GPREG0_DL_RSTB_CFG_DIS">GPREG0_DL_RSTB_CFG_DIS</dfn>	0x00002000</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_LINK_CHG_POLL" data-ref="_M/GPREG0_LINK_CHG_POLL">GPREG0_LINK_CHG_POLL</dfn>	0x00001000</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_LINK_CHG_DIRECT" data-ref="_M/GPREG0_LINK_CHG_DIRECT">GPREG0_LINK_CHG_DIRECT</dfn>	0x00000000</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_MSI_GEN_SEL" data-ref="_M/GPREG0_MSI_GEN_SEL">GPREG0_MSI_GEN_SEL</dfn>	0x00000800</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_SMB_PAD_PU_DIS" data-ref="_M/GPREG0_SMB_PAD_PU_DIS">GPREG0_SMB_PAD_PU_DIS</dfn>	0x00000400</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PCC_UNIT_16US" data-ref="_M/GPREG0_PCC_UNIT_16US">GPREG0_PCC_UNIT_16US</dfn>	0x00000000</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PCC_UNIT_256US" data-ref="_M/GPREG0_PCC_UNIT_256US">GPREG0_PCC_UNIT_256US</dfn>	0x00000100</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PCC_UNIT_US" data-ref="_M/GPREG0_PCC_UNIT_US">GPREG0_PCC_UNIT_US</dfn>	0x00000200</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PCC_UNIT_MS" data-ref="_M/GPREG0_PCC_UNIT_MS">GPREG0_PCC_UNIT_MS</dfn>	0x00000300</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PCC_UNIT_MASK" data-ref="_M/GPREG0_PCC_UNIT_MASK">GPREG0_PCC_UNIT_MASK</dfn>	0x00000300</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_INTR_EVENT_ENB" data-ref="_M/GPREG0_INTR_EVENT_ENB">GPREG0_INTR_EVENT_ENB</dfn>	0x00000080</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PME_ENB" data-ref="_M/GPREG0_PME_ENB">GPREG0_PME_ENB</dfn>		0x00000020</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PHY_ADDR_MASK" data-ref="_M/GPREG0_PHY_ADDR_MASK">GPREG0_PHY_ADDR_MASK</dfn>	0x0000001F</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PHY_ADDR_SHIFT" data-ref="_M/GPREG0_PHY_ADDR_SHIFT">GPREG0_PHY_ADDR_SHIFT</dfn>	0</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/GPREG0_PHY_ADDR" data-ref="_M/GPREG0_PHY_ADDR">GPREG0_PHY_ADDR</dfn>		1</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><i>/* General purpose register 1. */</i></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/JME_GPREG1" data-ref="_M/JME_GPREG1">JME_GPREG1</dfn>		0x0C</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_RSS_IPV6_10_100" data-ref="_M/GPREG1_RSS_IPV6_10_100">GPREG1_RSS_IPV6_10_100</dfn>	0x00000040	/* JMC250 A2 */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_HDPX_FIX" data-ref="_M/GPREG1_HDPX_FIX">GPREG1_HDPX_FIX</dfn>		0x00000020	/* JMC250 A2 */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_INTDLY_UNIT_16US" data-ref="_M/GPREG1_INTDLY_UNIT_16US">GPREG1_INTDLY_UNIT_16US</dfn>	0x00000018	/* JMC250 A1, A2 */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_INTDLY_UNIT_1US" data-ref="_M/GPREG1_INTDLY_UNIT_1US">GPREG1_INTDLY_UNIT_1US</dfn>	0x00000010	/* JMC250 A1, A2 */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_INTDLY_UNIT_256NS" data-ref="_M/GPREG1_INTDLY_UNIT_256NS">GPREG1_INTDLY_UNIT_256NS</dfn>	0x00000008	/* JMC250 A1, A2 */</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_INTDLY_UNIT_16NS" data-ref="_M/GPREG1_INTDLY_UNIT_16NS">GPREG1_INTDLY_UNIT_16NS</dfn>	0x00000000	/* JMC250 A1, A2 */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/GPREG1_INTDLY_MASK" data-ref="_M/GPREG1_INTDLY_MASK">GPREG1_INTDLY_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i>/* MSIX entry number of interrupt source. */</i></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/JME_MSINUM_BASE" data-ref="_M/JME_MSINUM_BASE">JME_MSINUM_BASE</dfn>		0x10</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/JME_MSINUM_END" data-ref="_M/JME_MSINUM_END">JME_MSINUM_END</dfn>		0x1F</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/MSINUM_MASK" data-ref="_M/MSINUM_MASK">MSINUM_MASK</dfn>		0x7FFFFFFF</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/MSINUM_ENTRY_MASK" data-ref="_M/MSINUM_ENTRY_MASK">MSINUM_ENTRY_MASK</dfn>	7</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/MSINUM_REG_INDEX" data-ref="_M/MSINUM_REG_INDEX">MSINUM_REG_INDEX</dfn>(x)	((x) / 8)</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/MSINUM_INTR_SOURCE" data-ref="_M/MSINUM_INTR_SOURCE">MSINUM_INTR_SOURCE</dfn>(x, y)	\</u></td></tr>
<tr><th id="595">595</th><td><u>	(((x) &amp; MSINUM_ENTRY_MASK) &lt;&lt; (((y) &amp; 7) * 4))</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/MSINUM_NUM_INTR_SOURCE" data-ref="_M/MSINUM_NUM_INTR_SOURCE">MSINUM_NUM_INTR_SOURCE</dfn>	32</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><i>/* Interrupt event status. */</i></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/JME_INTR_STATUS" data-ref="_M/JME_INTR_STATUS">JME_INTR_STATUS</dfn>		0x20</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/INTR_SW" data-ref="_M/INTR_SW">INTR_SW</dfn>			0x80000000</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/INTR_TIMER" data-ref="_M/INTR_TIMER">INTR_TIMER</dfn>		0x40000000</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/INTR_LINKCHG" data-ref="_M/INTR_LINKCHG">INTR_LINKCHG</dfn>		0x20000000</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/INTR_PAUSE" data-ref="_M/INTR_PAUSE">INTR_PAUSE</dfn>		0x10000000</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/INTR_MAGIC_PKT" data-ref="_M/INTR_MAGIC_PKT">INTR_MAGIC_PKT</dfn>		0x08000000</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/INTR_WAKEUP_PKT" data-ref="_M/INTR_WAKEUP_PKT">INTR_WAKEUP_PKT</dfn>		0x04000000</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ0_COAL_TO" data-ref="_M/INTR_RXQ0_COAL_TO">INTR_RXQ0_COAL_TO</dfn>	0x02000000</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ1_COAL_TO" data-ref="_M/INTR_RXQ1_COAL_TO">INTR_RXQ1_COAL_TO</dfn>	0x01000000</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ2_COAL_TO" data-ref="_M/INTR_RXQ2_COAL_TO">INTR_RXQ2_COAL_TO</dfn>	0x00800000</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ3_COAL_TO" data-ref="_M/INTR_RXQ3_COAL_TO">INTR_RXQ3_COAL_TO</dfn>	0x00400000</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ_COAL_TO" data-ref="_M/INTR_TXQ_COAL_TO">INTR_TXQ_COAL_TO</dfn>	0x00200000</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ0_COAL" data-ref="_M/INTR_RXQ0_COAL">INTR_RXQ0_COAL</dfn>		0x00100000</u></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ1_COAL" data-ref="_M/INTR_RXQ1_COAL">INTR_RXQ1_COAL</dfn>		0x00080000</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ2_COAL" data-ref="_M/INTR_RXQ2_COAL">INTR_RXQ2_COAL</dfn>		0x00040000</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ3_COAL" data-ref="_M/INTR_RXQ3_COAL">INTR_RXQ3_COAL</dfn>		0x00020000</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ_COAL" data-ref="_M/INTR_TXQ_COAL">INTR_TXQ_COAL</dfn>		0x00010000</u></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ3_DESC_EMPTY" data-ref="_M/INTR_RXQ3_DESC_EMPTY">INTR_RXQ3_DESC_EMPTY</dfn>	0x00008000</u></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ2_DESC_EMPTY" data-ref="_M/INTR_RXQ2_DESC_EMPTY">INTR_RXQ2_DESC_EMPTY</dfn>	0x00004000</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ1_DESC_EMPTY" data-ref="_M/INTR_RXQ1_DESC_EMPTY">INTR_RXQ1_DESC_EMPTY</dfn>	0x00002000</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ0_DESC_EMPTY" data-ref="_M/INTR_RXQ0_DESC_EMPTY">INTR_RXQ0_DESC_EMPTY</dfn>	0x00001000</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ3_COMP" data-ref="_M/INTR_RXQ3_COMP">INTR_RXQ3_COMP</dfn>		0x00000800</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ2_COMP" data-ref="_M/INTR_RXQ2_COMP">INTR_RXQ2_COMP</dfn>		0x00000400</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ1_COMP" data-ref="_M/INTR_RXQ1_COMP">INTR_RXQ1_COMP</dfn>		0x00000200</u></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ0_COMP" data-ref="_M/INTR_RXQ0_COMP">INTR_RXQ0_COMP</dfn>		0x00000100</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ7_COMP" data-ref="_M/INTR_TXQ7_COMP">INTR_TXQ7_COMP</dfn>		0x00000080</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ6_COMP" data-ref="_M/INTR_TXQ6_COMP">INTR_TXQ6_COMP</dfn>		0x00000040</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ5_COMP" data-ref="_M/INTR_TXQ5_COMP">INTR_TXQ5_COMP</dfn>		0x00000020</u></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ4_COMP" data-ref="_M/INTR_TXQ4_COMP">INTR_TXQ4_COMP</dfn>		0x00000010</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ3_COMP" data-ref="_M/INTR_TXQ3_COMP">INTR_TXQ3_COMP</dfn>		0x00000008</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ2_COMP" data-ref="_M/INTR_TXQ2_COMP">INTR_TXQ2_COMP</dfn>		0x00000004</u></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ1_COMP" data-ref="_M/INTR_TXQ1_COMP">INTR_TXQ1_COMP</dfn>		0x00000002</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ0_COMP" data-ref="_M/INTR_TXQ0_COMP">INTR_TXQ0_COMP</dfn>		0x00000001</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ_COAL_TO" data-ref="_M/INTR_RXQ_COAL_TO">INTR_RXQ_COAL_TO</dfn>					\</u></td></tr>
<tr><th id="634">634</th><td><u>	(INTR_RXQ0_COAL_TO | INTR_RXQ1_COAL_TO |		\</u></td></tr>
<tr><th id="635">635</th><td><u>	 INTR_RXQ2_COAL_TO | INTR_RXQ3_COAL_TO)</u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ_COAL" data-ref="_M/INTR_RXQ_COAL">INTR_RXQ_COAL</dfn>						\</u></td></tr>
<tr><th id="638">638</th><td><u>	(INTR_RXQ0_COAL | INTR_RXQ1_COAL | INTR_RXQ2_COAL |	\</u></td></tr>
<tr><th id="639">639</th><td><u>	 INTR_RXQ3_COAL)</u></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ_COMP" data-ref="_M/INTR_RXQ_COMP">INTR_RXQ_COMP</dfn>						\</u></td></tr>
<tr><th id="642">642</th><td><u>	(INTR_RXQ0_COMP | INTR_RXQ1_COMP | INTR_RXQ2_COMP |	\</u></td></tr>
<tr><th id="643">643</th><td><u>	 INTR_RXQ3_COMP)</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ_DESC_EMPTY" data-ref="_M/INTR_RXQ_DESC_EMPTY">INTR_RXQ_DESC_EMPTY</dfn>					\</u></td></tr>
<tr><th id="646">646</th><td><u>	(INTR_RXQ0_DESC_EMPTY | INTR_RXQ1_DESC_EMPTY |		\</u></td></tr>
<tr><th id="647">647</th><td><u>	INTR_RXQ2_DESC_EMPTY | INTR_RXQ3_DESC_EMPTY)</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/INTR_RXQ_COMP" data-ref="_M/INTR_RXQ_COMP">INTR_RXQ_COMP</dfn>						\</u></td></tr>
<tr><th id="650">650</th><td><u>	(INTR_RXQ0_COMP | INTR_RXQ1_COMP | INTR_RXQ2_COMP |	\</u></td></tr>
<tr><th id="651">651</th><td><u>	INTR_RXQ3_COMP)</u></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/INTR_TXQ_COMP" data-ref="_M/INTR_TXQ_COMP">INTR_TXQ_COMP</dfn>						\</u></td></tr>
<tr><th id="654">654</th><td><u>	(INTR_TXQ0_COMP | INTR_TXQ1_COMP | INTR_TXQ2_COMP |	\</u></td></tr>
<tr><th id="655">655</th><td><u>	INTR_TXQ3_COMP | INTR_TXQ4_COMP | INTR_TXQ5_COMP | 	\</u></td></tr>
<tr><th id="656">656</th><td><u>	INTR_TXQ6_COMP | INTR_TXQ7_COMP)</u></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/JME_INTRS_ENABLE" data-ref="_M/JME_INTRS_ENABLE">JME_INTRS_ENABLE</dfn>						\</u></td></tr>
<tr><th id="659">659</th><td><u>	(INTR_RXQ_COAL_TO | INTR_TXQ_COAL_TO | INTR_RXQ_COAL |	\</u></td></tr>
<tr><th id="660">660</th><td><u>	 INTR_TXQ_COAL | INTR_RXQ_DESC_EMPTY)</u></td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/JME_INTRS_CHECK" data-ref="_M/JME_INTRS_CHECK">JME_INTRS_CHECK</dfn> (JME_INTRS_ENABLE | INTR_TXQ_COMP | INTR_RXQ_COMP)</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_SW" data-ref="_M/N_INTR_SW">N_INTR_SW</dfn>		31</u></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TIMER" data-ref="_M/N_INTR_TIMER">N_INTR_TIMER</dfn>		30</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_LINKCHG" data-ref="_M/N_INTR_LINKCHG">N_INTR_LINKCHG</dfn>		29</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_PAUSE" data-ref="_M/N_INTR_PAUSE">N_INTR_PAUSE</dfn>		28</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_MAGIC_PKT" data-ref="_M/N_INTR_MAGIC_PKT">N_INTR_MAGIC_PKT</dfn>	27</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_WAKEUP_PKT" data-ref="_M/N_INTR_WAKEUP_PKT">N_INTR_WAKEUP_PKT</dfn>	26</u></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ0_COAL_TO" data-ref="_M/N_INTR_RXQ0_COAL_TO">N_INTR_RXQ0_COAL_TO</dfn>	25</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ1_COAL_TO" data-ref="_M/N_INTR_RXQ1_COAL_TO">N_INTR_RXQ1_COAL_TO</dfn>	24</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ2_COAL_TO" data-ref="_M/N_INTR_RXQ2_COAL_TO">N_INTR_RXQ2_COAL_TO</dfn>	23</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ3_COAL_TO" data-ref="_M/N_INTR_RXQ3_COAL_TO">N_INTR_RXQ3_COAL_TO</dfn>	22</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ_COAL_TO" data-ref="_M/N_INTR_TXQ_COAL_TO">N_INTR_TXQ_COAL_TO</dfn>	21</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ0_COAL" data-ref="_M/N_INTR_RXQ0_COAL">N_INTR_RXQ0_COAL</dfn>	20</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ1_COAL" data-ref="_M/N_INTR_RXQ1_COAL">N_INTR_RXQ1_COAL</dfn>	19</u></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ2_COAL" data-ref="_M/N_INTR_RXQ2_COAL">N_INTR_RXQ2_COAL</dfn>	18</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ3_COAL" data-ref="_M/N_INTR_RXQ3_COAL">N_INTR_RXQ3_COAL</dfn>	17</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ_COAL" data-ref="_M/N_INTR_TXQ_COAL">N_INTR_TXQ_COAL</dfn>		16</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ3_DESC_EMPTY" data-ref="_M/N_INTR_RXQ3_DESC_EMPTY">N_INTR_RXQ3_DESC_EMPTY</dfn>	15</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ2_DESC_EMPTY" data-ref="_M/N_INTR_RXQ2_DESC_EMPTY">N_INTR_RXQ2_DESC_EMPTY</dfn>	14</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ1_DESC_EMPTY" data-ref="_M/N_INTR_RXQ1_DESC_EMPTY">N_INTR_RXQ1_DESC_EMPTY</dfn>	13</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ0_DESC_EMPTY" data-ref="_M/N_INTR_RXQ0_DESC_EMPTY">N_INTR_RXQ0_DESC_EMPTY</dfn>	12</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ3_COMP" data-ref="_M/N_INTR_RXQ3_COMP">N_INTR_RXQ3_COMP</dfn>	11</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ2_COMP" data-ref="_M/N_INTR_RXQ2_COMP">N_INTR_RXQ2_COMP</dfn>	10</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ1_COMP" data-ref="_M/N_INTR_RXQ1_COMP">N_INTR_RXQ1_COMP</dfn>	9</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_RXQ0_COMP" data-ref="_M/N_INTR_RXQ0_COMP">N_INTR_RXQ0_COMP</dfn>	8</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ7_COMP" data-ref="_M/N_INTR_TXQ7_COMP">N_INTR_TXQ7_COMP</dfn>	7</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ6_COMP" data-ref="_M/N_INTR_TXQ6_COMP">N_INTR_TXQ6_COMP</dfn>	6</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ5_COMP" data-ref="_M/N_INTR_TXQ5_COMP">N_INTR_TXQ5_COMP</dfn>	5</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ4_COMP" data-ref="_M/N_INTR_TXQ4_COMP">N_INTR_TXQ4_COMP</dfn>	4</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ3_COMP" data-ref="_M/N_INTR_TXQ3_COMP">N_INTR_TXQ3_COMP</dfn>	3</u></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ2_COMP" data-ref="_M/N_INTR_TXQ2_COMP">N_INTR_TXQ2_COMP</dfn>	2</u></td></tr>
<tr><th id="695">695</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ1_COMP" data-ref="_M/N_INTR_TXQ1_COMP">N_INTR_TXQ1_COMP</dfn>	1</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/N_INTR_TXQ0_COMP" data-ref="_M/N_INTR_TXQ0_COMP">N_INTR_TXQ0_COMP</dfn>	0</u></td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td><i>/* Interrupt request status. */</i></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/JME_INTR_REQ_STATUS" data-ref="_M/JME_INTR_REQ_STATUS">JME_INTR_REQ_STATUS</dfn>	0x24</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><i>/* Interrupt enable - setting port. */</i></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/JME_INTR_MASK_SET" data-ref="_M/JME_INTR_MASK_SET">JME_INTR_MASK_SET</dfn>	0x28</u></td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td><i>/* Interrupt enable - clearing port. */</i></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/JME_INTR_MASK_CLR" data-ref="_M/JME_INTR_MASK_CLR">JME_INTR_MASK_CLR</dfn>	0x2C</u></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/* Packet completion coalescing control of Rx queue 0, 1, 2 and 3. */</i></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCRX0" data-ref="_M/JME_PCCRX0">JME_PCCRX0</dfn>		0x30</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCRX1" data-ref="_M/JME_PCCRX1">JME_PCCRX1</dfn>		0x34</u></td></tr>
<tr><th id="710">710</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCRX2" data-ref="_M/JME_PCCRX2">JME_PCCRX2</dfn>		0x38</u></td></tr>
<tr><th id="711">711</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCRX3" data-ref="_M/JME_PCCRX3">JME_PCCRX3</dfn>		0x3C</u></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_TO_MASK" data-ref="_M/PCCRX_COAL_TO_MASK">PCCRX_COAL_TO_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_TO_SHIFT" data-ref="_M/PCCRX_COAL_TO_SHIFT">PCCRX_COAL_TO_SHIFT</dfn>	16</u></td></tr>
<tr><th id="714">714</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_PKT_MASK" data-ref="_M/PCCRX_COAL_PKT_MASK">PCCRX_COAL_PKT_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="715">715</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_PKT_SHIFT" data-ref="_M/PCCRX_COAL_PKT_SHIFT">PCCRX_COAL_PKT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_TO_MIN" data-ref="_M/PCCRX_COAL_TO_MIN">PCCRX_COAL_TO_MIN</dfn>	1</u></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_TO_DEFAULT" data-ref="_M/PCCRX_COAL_TO_DEFAULT">PCCRX_COAL_TO_DEFAULT</dfn>	100</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_TO_MAX" data-ref="_M/PCCRX_COAL_TO_MAX">PCCRX_COAL_TO_MAX</dfn>	65535</u></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_PKT_MIN" data-ref="_M/PCCRX_COAL_PKT_MIN">PCCRX_COAL_PKT_MIN</dfn>	1</u></td></tr>
<tr><th id="722">722</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_PKT_DEFAULT" data-ref="_M/PCCRX_COAL_PKT_DEFAULT">PCCRX_COAL_PKT_DEFAULT</dfn>	128</u></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/PCCRX_COAL_PKT_MAX" data-ref="_M/PCCRX_COAL_PKT_MAX">PCCRX_COAL_PKT_MAX</dfn>	255</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><i>/* Packet completion coalescing control of Tx queue. */</i></td></tr>
<tr><th id="726">726</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCTX" data-ref="_M/JME_PCCTX">JME_PCCTX</dfn>		0x40</u></td></tr>
<tr><th id="727">727</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TO_MASK" data-ref="_M/PCCTX_COAL_TO_MASK">PCCTX_COAL_TO_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="728">728</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TO_SHIFT" data-ref="_M/PCCTX_COAL_TO_SHIFT">PCCTX_COAL_TO_SHIFT</dfn>	16</u></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_PKT_MASK" data-ref="_M/PCCTX_COAL_PKT_MASK">PCCTX_COAL_PKT_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_PKT_SHIFT" data-ref="_M/PCCTX_COAL_PKT_SHIFT">PCCTX_COAL_PKT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="731">731</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ7" data-ref="_M/PCCTX_COAL_TXQ7">PCCTX_COAL_TXQ7</dfn>		0x00000080</u></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ6" data-ref="_M/PCCTX_COAL_TXQ6">PCCTX_COAL_TXQ6</dfn>		0x00000040</u></td></tr>
<tr><th id="733">733</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ5" data-ref="_M/PCCTX_COAL_TXQ5">PCCTX_COAL_TXQ5</dfn>		0x00000020</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ4" data-ref="_M/PCCTX_COAL_TXQ4">PCCTX_COAL_TXQ4</dfn>		0x00000010</u></td></tr>
<tr><th id="735">735</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ3" data-ref="_M/PCCTX_COAL_TXQ3">PCCTX_COAL_TXQ3</dfn>		0x00000008</u></td></tr>
<tr><th id="736">736</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ2" data-ref="_M/PCCTX_COAL_TXQ2">PCCTX_COAL_TXQ2</dfn>		0x00000004</u></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ1" data-ref="_M/PCCTX_COAL_TXQ1">PCCTX_COAL_TXQ1</dfn>		0x00000002</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TXQ0" data-ref="_M/PCCTX_COAL_TXQ0">PCCTX_COAL_TXQ0</dfn>		0x00000001</u></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TO_MIN" data-ref="_M/PCCTX_COAL_TO_MIN">PCCTX_COAL_TO_MIN</dfn>	1</u></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TO_DEFAULT" data-ref="_M/PCCTX_COAL_TO_DEFAULT">PCCTX_COAL_TO_DEFAULT</dfn>	100</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_TO_MAX" data-ref="_M/PCCTX_COAL_TO_MAX">PCCTX_COAL_TO_MAX</dfn>	65535</u></td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_PKT_MIN" data-ref="_M/PCCTX_COAL_PKT_MIN">PCCTX_COAL_PKT_MIN</dfn>	1</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_PKT_DEFAULT" data-ref="_M/PCCTX_COAL_PKT_DEFAULT">PCCTX_COAL_PKT_DEFAULT</dfn>	128</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/PCCTX_COAL_PKT_MAX" data-ref="_M/PCCTX_COAL_PKT_MAX">PCCTX_COAL_PKT_MAX</dfn>	255</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><i>/* Chip mode and FPGA version. */</i></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/JME_CHIPMODE" data-ref="_M/JME_CHIPMODE">JME_CHIPMODE</dfn>		0x44</u></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_FPGA_REV_MASK" data-ref="_M/CHIPMODE_FPGA_REV_MASK">CHIPMODE_FPGA_REV_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="751">751</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_FPGA_REV_SHIFT" data-ref="_M/CHIPMODE_FPGA_REV_SHIFT">CHIPMODE_FPGA_REV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_NOT_FPGA" data-ref="_M/CHIPMODE_NOT_FPGA">CHIPMODE_NOT_FPGA</dfn>	0</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_REV_MASK" data-ref="_M/CHIPMODE_REV_MASK">CHIPMODE_REV_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_REV_SHIFT" data-ref="_M/CHIPMODE_REV_SHIFT">CHIPMODE_REV_SHIFT</dfn>	8</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_MODE_48P" data-ref="_M/CHIPMODE_MODE_48P">CHIPMODE_MODE_48P</dfn>	0x0000000C</u></td></tr>
<tr><th id="756">756</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_MODE_64P" data-ref="_M/CHIPMODE_MODE_64P">CHIPMODE_MODE_64P</dfn>	0x00000004</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_MODE_128P_MAC" data-ref="_M/CHIPMODE_MODE_128P_MAC">CHIPMODE_MODE_128P_MAC</dfn>	0x00000003</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_MODE_128P_DBG" data-ref="_M/CHIPMODE_MODE_128P_DBG">CHIPMODE_MODE_128P_DBG</dfn>	0x00000002</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/CHIPMODE_MODE_128P_PHY" data-ref="_M/CHIPMODE_MODE_128P_PHY">CHIPMODE_MODE_128P_PHY</dfn>	0x00000000</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><i>/* Shadow status base address high/low. */</i></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/JME_SHBASE_ADDR_HI" data-ref="_M/JME_SHBASE_ADDR_HI">JME_SHBASE_ADDR_HI</dfn>	0x48</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/JME_SHBASE_ADDR_LO" data-ref="_M/JME_SHBASE_ADDR_LO">JME_SHBASE_ADDR_LO</dfn>	0x4C</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/SHBASE_ADDR_LO_MASK" data-ref="_M/SHBASE_ADDR_LO_MASK">SHBASE_ADDR_LO_MASK</dfn>	0xFFFFFFE0</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/SHBASE_POST_FORCE" data-ref="_M/SHBASE_POST_FORCE">SHBASE_POST_FORCE</dfn>	0x00000002</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/SHBASE_POST_ENB" data-ref="_M/SHBASE_POST_ENB">SHBASE_POST_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td><i>/* Timer 1 and 2. */</i></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/JME_TIMER1" data-ref="_M/JME_TIMER1">JME_TIMER1</dfn>		0x70</u></td></tr>
<tr><th id="770">770</th><td><u>#define	<dfn class="macro" id="_M/JME_TIMER2" data-ref="_M/JME_TIMER2">JME_TIMER2</dfn>		0x74</u></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/TIMER_ENB" data-ref="_M/TIMER_ENB">TIMER_ENB</dfn>		0x01000000</u></td></tr>
<tr><th id="772">772</th><td><u>#define	<dfn class="macro" id="_M/TIMER_CNT_MASK" data-ref="_M/TIMER_CNT_MASK">TIMER_CNT_MASK</dfn>		0x00FFFFFF</u></td></tr>
<tr><th id="773">773</th><td><u>#define	<dfn class="macro" id="_M/TIMER_CNT_SHIFT" data-ref="_M/TIMER_CNT_SHIFT">TIMER_CNT_SHIFT</dfn>		0</u></td></tr>
<tr><th id="774">774</th><td><u>#define	<dfn class="macro" id="_M/TIMER_UNIT" data-ref="_M/TIMER_UNIT">TIMER_UNIT</dfn>		1024	/* 1024us */</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><i>/* Aggresive power mode control. */</i></td></tr>
<tr><th id="777">777</th><td><u>#define	<dfn class="macro" id="_M/JME_APMC" data-ref="_M/JME_APMC">JME_APMC</dfn>		0x7C</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/APMC_PCIE_SDOWN_STAT" data-ref="_M/APMC_PCIE_SDOWN_STAT">APMC_PCIE_SDOWN_STAT</dfn>	0x80000000</u></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/APMC_PCIE_SDOWN_ENB" data-ref="_M/APMC_PCIE_SDOWN_ENB">APMC_PCIE_SDOWN_ENB</dfn>	0x40000000</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/APMC_PSEUDO_HOT_PLUG" data-ref="_M/APMC_PSEUDO_HOT_PLUG">APMC_PSEUDO_HOT_PLUG</dfn>	0x20000000</u></td></tr>
<tr><th id="781">781</th><td><u>#define	<dfn class="macro" id="_M/APMC_EXT_PLUGIN_ENB" data-ref="_M/APMC_EXT_PLUGIN_ENB">APMC_EXT_PLUGIN_ENB</dfn>	0x04000000</u></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/APMC_EXT_PLUGIN_CTL_MSK" data-ref="_M/APMC_EXT_PLUGIN_CTL_MSK">APMC_EXT_PLUGIN_CTL_MSK</dfn>	0x03000000</u></td></tr>
<tr><th id="783">783</th><td><u>#define	<dfn class="macro" id="_M/APMC_DIS_SRAM" data-ref="_M/APMC_DIS_SRAM">APMC_DIS_SRAM</dfn>		0x00000004</u></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/APMC_DIS_CLKPM" data-ref="_M/APMC_DIS_CLKPM">APMC_DIS_CLKPM</dfn>		0x00000002</u></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/APMC_DIS_CLKTX" data-ref="_M/APMC_DIS_CLKTX">APMC_DIS_CLKTX</dfn>		0x00000001</u></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><i>/* Packet completion coalesing status of Rx queue 0, 1, 2 and 3. */</i></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCSRX_BASE" data-ref="_M/JME_PCCSRX_BASE">JME_PCCSRX_BASE</dfn>		0x80</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCSRX_END" data-ref="_M/JME_PCCSRX_END">JME_PCCSRX_END</dfn>		0x8F</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/PCCSRX_REG" data-ref="_M/PCCSRX_REG">PCCSRX_REG</dfn>(x)		(JME_PCCSRX_BASE + ((x) * 4))</u></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/PCCSRX_TO_MASK" data-ref="_M/PCCSRX_TO_MASK">PCCSRX_TO_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="792">792</th><td><u>#define	<dfn class="macro" id="_M/PCCSRX_TO_SHIFT" data-ref="_M/PCCSRX_TO_SHIFT">PCCSRX_TO_SHIFT</dfn>		16</u></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/PCCSRX_PKT_CNT_MASK" data-ref="_M/PCCSRX_PKT_CNT_MASK">PCCSRX_PKT_CNT_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/PCCSRX_PKT_CNT_SHIFT" data-ref="_M/PCCSRX_PKT_CNT_SHIFT">PCCSRX_PKT_CNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><i>/* Packet completion coalesing status of Tx queue. */</i></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/JME_PCCSTX" data-ref="_M/JME_PCCSTX">JME_PCCSTX</dfn>		0x90</u></td></tr>
<tr><th id="798">798</th><td><u>#define	<dfn class="macro" id="_M/PCCSTX_TO_MASK" data-ref="_M/PCCSTX_TO_MASK">PCCSTX_TO_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="799">799</th><td><u>#define	<dfn class="macro" id="_M/PCCSTX_TO_SHIFT" data-ref="_M/PCCSTX_TO_SHIFT">PCCSTX_TO_SHIFT</dfn>		16</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/PCCSTX_PKT_CNT_MASK" data-ref="_M/PCCSTX_PKT_CNT_MASK">PCCSTX_PKT_CNT_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="801">801</th><td><u>#define	<dfn class="macro" id="_M/PCCSTX_PKT_CNT_SHIFT" data-ref="_M/PCCSTX_PKT_CNT_SHIFT">PCCSTX_PKT_CNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><i>/* Tx queues empty indicator. */</i></td></tr>
<tr><th id="804">804</th><td><u>#define	<dfn class="macro" id="_M/JME_TXQEMPTY" data-ref="_M/JME_TXQEMPTY">JME_TXQEMPTY</dfn>		0x94</u></td></tr>
<tr><th id="805">805</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ7" data-ref="_M/TXQEMPTY_TXQ7">TXQEMPTY_TXQ7</dfn>		0x00000080</u></td></tr>
<tr><th id="806">806</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ6" data-ref="_M/TXQEMPTY_TXQ6">TXQEMPTY_TXQ6</dfn>		0x00000040</u></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ5" data-ref="_M/TXQEMPTY_TXQ5">TXQEMPTY_TXQ5</dfn>		0x00000020</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ4" data-ref="_M/TXQEMPTY_TXQ4">TXQEMPTY_TXQ4</dfn>		0x00000010</u></td></tr>
<tr><th id="809">809</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ3" data-ref="_M/TXQEMPTY_TXQ3">TXQEMPTY_TXQ3</dfn>		0x00000008</u></td></tr>
<tr><th id="810">810</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ2" data-ref="_M/TXQEMPTY_TXQ2">TXQEMPTY_TXQ2</dfn>		0x00000004</u></td></tr>
<tr><th id="811">811</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ1" data-ref="_M/TXQEMPTY_TXQ1">TXQEMPTY_TXQ1</dfn>		0x00000002</u></td></tr>
<tr><th id="812">812</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_TXQ0" data-ref="_M/TXQEMPTY_TXQ0">TXQEMPTY_TXQ0</dfn>		0x00000001</u></td></tr>
<tr><th id="813">813</th><td><u>#define	<dfn class="macro" id="_M/TXQEMPTY_N_TXQ" data-ref="_M/TXQEMPTY_N_TXQ">TXQEMPTY_N_TXQ</dfn>(x, y)	((x) &amp; (0x01 &lt;&lt; (y)))</u></td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><i>/* RSS control registers. */</i></td></tr>
<tr><th id="816">816</th><td><u>#define	<dfn class="macro" id="_M/JME_RSS_BASE" data-ref="_M/JME_RSS_BASE">JME_RSS_BASE</dfn>		0x0C00</u></td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSC" data-ref="_M/JME_RSSC">JME_RSSC</dfn>		0x0C00</u></td></tr>
<tr><th id="819">819</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_LEN_MASK" data-ref="_M/RSSC_HASH_LEN_MASK">RSSC_HASH_LEN_MASK</dfn>	0x0000E000</u></td></tr>
<tr><th id="820">820</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_64_ENTRY" data-ref="_M/RSSC_HASH_64_ENTRY">RSSC_HASH_64_ENTRY</dfn>	0x0000A000</u></td></tr>
<tr><th id="821">821</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_128_ENTRY" data-ref="_M/RSSC_HASH_128_ENTRY">RSSC_HASH_128_ENTRY</dfn>	0x0000E000</u></td></tr>
<tr><th id="822">822</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_NONE" data-ref="_M/RSSC_HASH_NONE">RSSC_HASH_NONE</dfn>		0x00001000</u></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_IPV6" data-ref="_M/RSSC_HASH_IPV6">RSSC_HASH_IPV6</dfn>		0x00000800</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_IPV4" data-ref="_M/RSSC_HASH_IPV4">RSSC_HASH_IPV4</dfn>		0x00000400</u></td></tr>
<tr><th id="825">825</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_IPV6_TCP" data-ref="_M/RSSC_HASH_IPV6_TCP">RSSC_HASH_IPV6_TCP</dfn>	0x00000200</u></td></tr>
<tr><th id="826">826</th><td><u>#define	<dfn class="macro" id="_M/RSSC_HASH_IPV4_TCP" data-ref="_M/RSSC_HASH_IPV4_TCP">RSSC_HASH_IPV4_TCP</dfn>	0x00000100</u></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/RSSC_NCPU_MASK" data-ref="_M/RSSC_NCPU_MASK">RSSC_NCPU_MASK</dfn>		0x000000F8</u></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/RSSC_NCPU_SHIFT" data-ref="_M/RSSC_NCPU_SHIFT">RSSC_NCPU_SHIFT</dfn>		3</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/RSSC_DIS_RSS" data-ref="_M/RSSC_DIS_RSS">RSSC_DIS_RSS</dfn>		0x00000000</u></td></tr>
<tr><th id="830">830</th><td><u>#define	<dfn class="macro" id="_M/RSSC_2RXQ_ENB" data-ref="_M/RSSC_2RXQ_ENB">RSSC_2RXQ_ENB</dfn>		0x00000001</u></td></tr>
<tr><th id="831">831</th><td><u>#define	<dfn class="macro" id="_M/RSSS_4RXQ_ENB" data-ref="_M/RSSS_4RXQ_ENB">RSSS_4RXQ_ENB</dfn>		0x00000002</u></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><i>/* CPU vector. */</i></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSCPU" data-ref="_M/JME_RSSCPU">JME_RSSCPU</dfn>		0x0C04</u></td></tr>
<tr><th id="835">835</th><td><u>#define	<dfn class="macro" id="_M/RSSCPU_N_SEL" data-ref="_M/RSSCPU_N_SEL">RSSCPU_N_SEL</dfn>(x)		((1 &lt;&lt; (x))</u></td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><i>/* RSS Hash value. */</i></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSHASH" data-ref="_M/JME_RSSHASH">JME_RSSHASH</dfn>		0x0C10</u></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSHASH_STAT" data-ref="_M/JME_RSSHASH_STAT">JME_RSSHASH_STAT</dfn>	0x0C14</u></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/JME_RSS_RDATA0" data-ref="_M/JME_RSS_RDATA0">JME_RSS_RDATA0</dfn>		0x0C18</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/JME_RSS_RDATA1" data-ref="_M/JME_RSS_RDATA1">JME_RSS_RDATA1</dfn>		0x0C1C</u></td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td><i>/* RSS secret key. */</i></td></tr>
<tr><th id="847">847</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSKEY_BASE" data-ref="_M/JME_RSSKEY_BASE">JME_RSSKEY_BASE</dfn>		0x0C40</u></td></tr>
<tr><th id="848">848</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSKEY_LAST" data-ref="_M/JME_RSSKEY_LAST">JME_RSSKEY_LAST</dfn>		0x0C64</u></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSKEY_END" data-ref="_M/JME_RSSKEY_END">JME_RSSKEY_END</dfn>		0x0C67</u></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/HASHKEY_NBYTES" data-ref="_M/HASHKEY_NBYTES">HASHKEY_NBYTES</dfn>		40</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/RSSKEY_REG" data-ref="_M/RSSKEY_REG">RSSKEY_REG</dfn>(x)		(JME_RSSKEY_LAST - (4 * ((x) / 4)))</u></td></tr>
<tr><th id="852">852</th><td><u>#define	<dfn class="macro" id="_M/RSSKEY_VALUE" data-ref="_M/RSSKEY_VALUE">RSSKEY_VALUE</dfn>(x, y)	((x) &lt;&lt; (24 - 8 * ((y) % 4)))</u></td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><i>/* RSS indirection table entries. */</i></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSTBL_BASE" data-ref="_M/JME_RSSTBL_BASE">JME_RSSTBL_BASE</dfn>		0x0C80</u></td></tr>
<tr><th id="856">856</th><td><u>#define	<dfn class="macro" id="_M/JME_RSSTBL_END" data-ref="_M/JME_RSSTBL_END">JME_RSSTBL_END</dfn>		0x0CFF</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/RSSTBL_NENTRY" data-ref="_M/RSSTBL_NENTRY">RSSTBL_NENTRY</dfn>		128</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/RSSTBL_REG" data-ref="_M/RSSTBL_REG">RSSTBL_REG</dfn>(x)		(JME_RSSTBL_BASE + ((x) / 4))</u></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/RSSTBL_VALUE" data-ref="_M/RSSTBL_VALUE">RSSTBL_VALUE</dfn>(x, y)	((x) &lt;&lt; (8 * ((y) % 4)))</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><i>/* MSI-X table. */</i></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/JME_MSIX_BASE_ADDR" data-ref="_M/JME_MSIX_BASE_ADDR">JME_MSIX_BASE_ADDR</dfn>	0x2000</u></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/JME_MSIX_BASE" data-ref="_M/JME_MSIX_BASE">JME_MSIX_BASE</dfn>		0x2000</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/JME_MSIX_END" data-ref="_M/JME_MSIX_END">JME_MSIX_END</dfn>		0x207F</u></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/JME_MSIX_NENTRY" data-ref="_M/JME_MSIX_NENTRY">JME_MSIX_NENTRY</dfn>		8</u></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/MSIX_REG" data-ref="_M/MSIX_REG">MSIX_REG</dfn>(x)		(JME_MSIX_BASE + ((x) * 0x10))</u></td></tr>
<tr><th id="868">868</th><td><u>#define	<dfn class="macro" id="_M/MSIX_ADDR_HI_OFF" data-ref="_M/MSIX_ADDR_HI_OFF">MSIX_ADDR_HI_OFF</dfn>	0x00</u></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/MSIX_ADDR_LO_OFF" data-ref="_M/MSIX_ADDR_LO_OFF">MSIX_ADDR_LO_OFF</dfn>	0x04</u></td></tr>
<tr><th id="870">870</th><td><u>#define	<dfn class="macro" id="_M/MSIX_ADDR_LO_MASK" data-ref="_M/MSIX_ADDR_LO_MASK">MSIX_ADDR_LO_MASK</dfn>	0xFFFFFFFC</u></td></tr>
<tr><th id="871">871</th><td><u>#define	<dfn class="macro" id="_M/MSIX_DATA_OFF" data-ref="_M/MSIX_DATA_OFF">MSIX_DATA_OFF</dfn>		0x08</u></td></tr>
<tr><th id="872">872</th><td><u>#define	<dfn class="macro" id="_M/MSIX_VECTOR_OFF" data-ref="_M/MSIX_VECTOR_OFF">MSIX_VECTOR_OFF</dfn>		0x0C</u></td></tr>
<tr><th id="873">873</th><td><u>#define	<dfn class="macro" id="_M/MSIX_VECTOR_RSVD" data-ref="_M/MSIX_VECTOR_RSVD">MSIX_VECTOR_RSVD</dfn>	0x80000000</u></td></tr>
<tr><th id="874">874</th><td><u>#define	<dfn class="macro" id="_M/MSIX_VECTOR_DIS" data-ref="_M/MSIX_VECTOR_DIS">MSIX_VECTOR_DIS</dfn>		0x00000001</u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><i>/* MSI-X PBA. */</i></td></tr>
<tr><th id="877">877</th><td><u>#define	<dfn class="macro" id="_M/JME_MSIX_PBA_BASE_ADDR" data-ref="_M/JME_MSIX_PBA_BASE_ADDR">JME_MSIX_PBA_BASE_ADDR</dfn>	0x3000</u></td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td><u>#define	<dfn class="macro" id="_M/JME_MSIX_PBA" data-ref="_M/JME_MSIX_PBA">JME_MSIX_PBA</dfn>		0x3000</u></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_RSVD_MASK" data-ref="_M/MSIX_PBA_RSVD_MASK">MSIX_PBA_RSVD_MASK</dfn>	0xFFFFFF00</u></td></tr>
<tr><th id="881">881</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_RSVD_SHIFT" data-ref="_M/MSIX_PBA_RSVD_SHIFT">MSIX_PBA_RSVD_SHIFT</dfn>	8</u></td></tr>
<tr><th id="882">882</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_MASK" data-ref="_M/MSIX_PBA_PEND_MASK">MSIX_PBA_PEND_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="883">883</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_SHIFT" data-ref="_M/MSIX_PBA_PEND_SHIFT">MSIX_PBA_PEND_SHIFT</dfn>	0</u></td></tr>
<tr><th id="884">884</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY7" data-ref="_M/MSIX_PBA_PEND_ENTRY7">MSIX_PBA_PEND_ENTRY7</dfn>	0x00000080</u></td></tr>
<tr><th id="885">885</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY6" data-ref="_M/MSIX_PBA_PEND_ENTRY6">MSIX_PBA_PEND_ENTRY6</dfn>	0x00000040</u></td></tr>
<tr><th id="886">886</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY5" data-ref="_M/MSIX_PBA_PEND_ENTRY5">MSIX_PBA_PEND_ENTRY5</dfn>	0x00000020</u></td></tr>
<tr><th id="887">887</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY4" data-ref="_M/MSIX_PBA_PEND_ENTRY4">MSIX_PBA_PEND_ENTRY4</dfn>	0x00000010</u></td></tr>
<tr><th id="888">888</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY3" data-ref="_M/MSIX_PBA_PEND_ENTRY3">MSIX_PBA_PEND_ENTRY3</dfn>	0x00000008</u></td></tr>
<tr><th id="889">889</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY2" data-ref="_M/MSIX_PBA_PEND_ENTRY2">MSIX_PBA_PEND_ENTRY2</dfn>	0x00000004</u></td></tr>
<tr><th id="890">890</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY1" data-ref="_M/MSIX_PBA_PEND_ENTRY1">MSIX_PBA_PEND_ENTRY1</dfn>	0x00000002</u></td></tr>
<tr><th id="891">891</th><td><u>#define	<dfn class="macro" id="_M/MSIX_PBA_PEND_ENTRY0" data-ref="_M/MSIX_PBA_PEND_ENTRY0">MSIX_PBA_PEND_ENTRY0</dfn>	0x00000001</u></td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td><u>#define	<dfn class="macro" id="_M/JME_PHY_OUI" data-ref="_M/JME_PHY_OUI">JME_PHY_OUI</dfn>		0x001B8C</u></td></tr>
<tr><th id="894">894</th><td><u>#define	<dfn class="macro" id="_M/JME_PHY_MODEL" data-ref="_M/JME_PHY_MODEL">JME_PHY_MODEL</dfn>		0x21</u></td></tr>
<tr><th id="895">895</th><td><u>#define	<dfn class="macro" id="_M/JME_PHY_REV" data-ref="_M/JME_PHY_REV">JME_PHY_REV</dfn>		0x01</u></td></tr>
<tr><th id="896">896</th><td><u>#define	<dfn class="macro" id="_M/JME_PHY_ADDR" data-ref="_M/JME_PHY_ADDR">JME_PHY_ADDR</dfn>		1</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><i>/* JMC250 shadow status block. */</i></td></tr>
<tr><th id="899">899</th><td><b>struct</b> <dfn class="type def" id="jme_ssb" title='jme_ssb' data-ref="jme_ssb" data-ref-filename="jme_ssb">jme_ssb</dfn> {</td></tr>
<tr><th id="900">900</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw0" title='jme_ssb::dw0' data-ref="jme_ssb::dw0" data-ref-filename="jme_ssb..dw0">dw0</dfn>;</td></tr>
<tr><th id="901">901</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw1" title='jme_ssb::dw1' data-ref="jme_ssb::dw1" data-ref-filename="jme_ssb..dw1">dw1</dfn>;</td></tr>
<tr><th id="902">902</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw2" title='jme_ssb::dw2' data-ref="jme_ssb::dw2" data-ref-filename="jme_ssb..dw2">dw2</dfn>;</td></tr>
<tr><th id="903">903</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw3" title='jme_ssb::dw3' data-ref="jme_ssb::dw3" data-ref-filename="jme_ssb..dw3">dw3</dfn>;</td></tr>
<tr><th id="904">904</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw4" title='jme_ssb::dw4' data-ref="jme_ssb::dw4" data-ref-filename="jme_ssb..dw4">dw4</dfn>;</td></tr>
<tr><th id="905">905</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw5" title='jme_ssb::dw5' data-ref="jme_ssb::dw5" data-ref-filename="jme_ssb..dw5">dw5</dfn>;</td></tr>
<tr><th id="906">906</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw6" title='jme_ssb::dw6' data-ref="jme_ssb::dw6" data-ref-filename="jme_ssb..dw6">dw6</dfn>;</td></tr>
<tr><th id="907">907</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_ssb::dw7" title='jme_ssb::dw7' data-ref="jme_ssb::dw7" data-ref-filename="jme_ssb..dw7">dw7</dfn>;</td></tr>
<tr><th id="908">908</th><td>};</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><i>/* JMC250 descriptor structures. */</i></td></tr>
<tr><th id="911">911</th><td><b>struct</b> <dfn class="type def" id="jme_desc" title='jme_desc' data-ref="jme_desc" data-ref-filename="jme_desc">jme_desc</dfn> {</td></tr>
<tr><th id="912">912</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_desc::flags" title='jme_desc::flags' data-ref="jme_desc::flags" data-ref-filename="jme_desc..flags">flags</dfn>;</td></tr>
<tr><th id="913">913</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_desc::buflen" title='jme_desc::buflen' data-ref="jme_desc::buflen" data-ref-filename="jme_desc..buflen">buflen</dfn>;</td></tr>
<tr><th id="914">914</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_desc::addr_hi" title='jme_desc::addr_hi' data-ref="jme_desc::addr_hi" data-ref-filename="jme_desc..addr_hi">addr_hi</dfn>;</td></tr>
<tr><th id="915">915</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="jme_desc::addr_lo" title='jme_desc::addr_lo' data-ref="jme_desc::addr_lo" data-ref-filename="jme_desc..addr_lo">addr_lo</dfn>;</td></tr>
<tr><th id="916">916</th><td>};</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_OWN" data-ref="_M/JME_TD_OWN">JME_TD_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="919">919</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_INTR" data-ref="_M/JME_TD_INTR">JME_TD_INTR</dfn>		0x40000000</u></td></tr>
<tr><th id="920">920</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_64BIT" data-ref="_M/JME_TD_64BIT">JME_TD_64BIT</dfn>		0x20000000</u></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_TCPCSUM" data-ref="_M/JME_TD_TCPCSUM">JME_TD_TCPCSUM</dfn>		0x10000000</u></td></tr>
<tr><th id="922">922</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_UDPCSUM" data-ref="_M/JME_TD_UDPCSUM">JME_TD_UDPCSUM</dfn>		0x08000000</u></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_IPCSUM" data-ref="_M/JME_TD_IPCSUM">JME_TD_IPCSUM</dfn>		0x04000000</u></td></tr>
<tr><th id="924">924</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_TSO" data-ref="_M/JME_TD_TSO">JME_TD_TSO</dfn>		0x02000000</u></td></tr>
<tr><th id="925">925</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_VLAN_TAG" data-ref="_M/JME_TD_VLAN_TAG">JME_TD_VLAN_TAG</dfn>		0x01000000</u></td></tr>
<tr><th id="926">926</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_VLAN_MASK" data-ref="_M/JME_TD_VLAN_MASK">JME_TD_VLAN_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_MSS_MASK" data-ref="_M/JME_TD_MSS_MASK">JME_TD_MSS_MASK</dfn>		0xFFFC0000</u></td></tr>
<tr><th id="929">929</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_MSS_SHIFT" data-ref="_M/JME_TD_MSS_SHIFT">JME_TD_MSS_SHIFT</dfn>	18</u></td></tr>
<tr><th id="930">930</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_BUF_LEN_MASK" data-ref="_M/JME_TD_BUF_LEN_MASK">JME_TD_BUF_LEN_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="931">931</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_BUF_LEN_SHIFT" data-ref="_M/JME_TD_BUF_LEN_SHIFT">JME_TD_BUF_LEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_FRAME_LEN_MASK" data-ref="_M/JME_TD_FRAME_LEN_MASK">JME_TD_FRAME_LEN_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="934">934</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_FRAME_LEN_SHIFT" data-ref="_M/JME_TD_FRAME_LEN_SHIFT">JME_TD_FRAME_LEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td><i>/*</i></td></tr>
<tr><th id="937">937</th><td><i> * Only the first Tx descriptor of a packet is updated</i></td></tr>
<tr><th id="938">938</th><td><i> * after packet transmission.</i></td></tr>
<tr><th id="939">939</th><td><i> */</i></td></tr>
<tr><th id="940">940</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_TMOUT" data-ref="_M/JME_TD_TMOUT">JME_TD_TMOUT</dfn>		0x20000000</u></td></tr>
<tr><th id="941">941</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_RETRY_EXP" data-ref="_M/JME_TD_RETRY_EXP">JME_TD_RETRY_EXP</dfn>	0x10000000</u></td></tr>
<tr><th id="942">942</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_COLLISION" data-ref="_M/JME_TD_COLLISION">JME_TD_COLLISION</dfn>	0x08000000</u></td></tr>
<tr><th id="943">943</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_UNDERRUN" data-ref="_M/JME_TD_UNDERRUN">JME_TD_UNDERRUN</dfn>		0x04000000</u></td></tr>
<tr><th id="944">944</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_EHDR_SIZE_MASK" data-ref="_M/JME_TD_EHDR_SIZE_MASK">JME_TD_EHDR_SIZE_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="945">945</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_EHDR_SIZE_SHIFT" data-ref="_M/JME_TD_EHDR_SIZE_SHIFT">JME_TD_EHDR_SIZE_SHIFT</dfn>	0</u></td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_SEG_CNT_MASK" data-ref="_M/JME_TD_SEG_CNT_MASK">JME_TD_SEG_CNT_MASK</dfn>	0xFFFF0000</u></td></tr>
<tr><th id="948">948</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_SEG_CNT_SHIFT" data-ref="_M/JME_TD_SEG_CNT_SHIFT">JME_TD_SEG_CNT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="949">949</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_RETRY_CNT_MASK" data-ref="_M/JME_TD_RETRY_CNT_MASK">JME_TD_RETRY_CNT_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="950">950</th><td><u>#define	<dfn class="macro" id="_M/JME_TD_RETRY_CNT_SHIFT" data-ref="_M/JME_TD_RETRY_CNT_SHIFT">JME_TD_RETRY_CNT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_OWN" data-ref="_M/JME_RD_OWN">JME_RD_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="953">953</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_INTR" data-ref="_M/JME_RD_INTR">JME_RD_INTR</dfn>		0x40000000</u></td></tr>
<tr><th id="954">954</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_64BIT" data-ref="_M/JME_RD_64BIT">JME_RD_64BIT</dfn>		0x20000000</u></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_BUF_LEN_MASK" data-ref="_M/JME_RD_BUF_LEN_MASK">JME_RD_BUF_LEN_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="957">957</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_BUF_LEN_SHIFT" data-ref="_M/JME_RD_BUF_LEN_SHIFT">JME_RD_BUF_LEN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><i>/*</i></td></tr>
<tr><th id="960">960</th><td><i> * Only the first Rx descriptor of a packet is updated</i></td></tr>
<tr><th id="961">961</th><td><i> * after packet reception.</i></td></tr>
<tr><th id="962">962</th><td><i> */</i></td></tr>
<tr><th id="963">963</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_MORE_FRAG" data-ref="_M/JME_RD_MORE_FRAG">JME_RD_MORE_FRAG</dfn>	0x20000000</u></td></tr>
<tr><th id="964">964</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_TCP" data-ref="_M/JME_RD_TCP">JME_RD_TCP</dfn>		0x10000000</u></td></tr>
<tr><th id="965">965</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_UDP" data-ref="_M/JME_RD_UDP">JME_RD_UDP</dfn>		0x08000000</u></td></tr>
<tr><th id="966">966</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_IPCSUM" data-ref="_M/JME_RD_IPCSUM">JME_RD_IPCSUM</dfn>		0x04000000</u></td></tr>
<tr><th id="967">967</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_TCPCSUM" data-ref="_M/JME_RD_TCPCSUM">JME_RD_TCPCSUM</dfn>		0x02000000</u></td></tr>
<tr><th id="968">968</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_UDPCSUM" data-ref="_M/JME_RD_UDPCSUM">JME_RD_UDPCSUM</dfn>		0x01000000</u></td></tr>
<tr><th id="969">969</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_VLAN_TAG" data-ref="_M/JME_RD_VLAN_TAG">JME_RD_VLAN_TAG</dfn>		0x00800000</u></td></tr>
<tr><th id="970">970</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_IPV4" data-ref="_M/JME_RD_IPV4">JME_RD_IPV4</dfn>		0x00400000</u></td></tr>
<tr><th id="971">971</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_IPV6" data-ref="_M/JME_RD_IPV6">JME_RD_IPV6</dfn>		0x00200000</u></td></tr>
<tr><th id="972">972</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_PAUSE" data-ref="_M/JME_RD_PAUSE">JME_RD_PAUSE</dfn>		0x00100000</u></td></tr>
<tr><th id="973">973</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_MAGIC" data-ref="_M/JME_RD_MAGIC">JME_RD_MAGIC</dfn>		0x00080000</u></td></tr>
<tr><th id="974">974</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_WAKEUP" data-ref="_M/JME_RD_WAKEUP">JME_RD_WAKEUP</dfn>		0x00040000</u></td></tr>
<tr><th id="975">975</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_BCAST" data-ref="_M/JME_RD_BCAST">JME_RD_BCAST</dfn>		0x00030000</u></td></tr>
<tr><th id="976">976</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_MCAST" data-ref="_M/JME_RD_MCAST">JME_RD_MCAST</dfn>		0x00020000</u></td></tr>
<tr><th id="977">977</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_UCAST" data-ref="_M/JME_RD_UCAST">JME_RD_UCAST</dfn>		0x00010000</u></td></tr>
<tr><th id="978">978</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_VLAN_MASK" data-ref="_M/JME_RD_VLAN_MASK">JME_RD_VLAN_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="979">979</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_VLAN_SHIFT" data-ref="_M/JME_RD_VLAN_SHIFT">JME_RD_VLAN_SHIFT</dfn>	0</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/JME_RD_TCPV4" data-ref="_M/JME_RD_TCPV4">JME_RD_TCPV4</dfn>		(JME_RD_IPV4|JME_RD_TCP)</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/JME_RD_UDPV4" data-ref="_M/JME_RD_UDPV4">JME_RD_UDPV4</dfn>		(JME_RD_IPV4|JME_RD_UDP)</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/JME_RD_TCPV6" data-ref="_M/JME_RD_TCPV6">JME_RD_TCPV6</dfn>		(JME_RD_IPV6|JME_RD_TCP)</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/JME_RD_UDPV6" data-ref="_M/JME_RD_UDPV6">JME_RD_UDPV6</dfn>		(JME_RD_IPV6|JME_RD_UDP)</u></td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_VALID" data-ref="_M/JME_RD_VALID">JME_RD_VALID</dfn>		0x80000000</u></td></tr>
<tr><th id="986">986</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_CNT_MASK" data-ref="_M/JME_RD_CNT_MASK">JME_RD_CNT_MASK</dfn>		0x7F000000</u></td></tr>
<tr><th id="987">987</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_CNT_SHIFT" data-ref="_M/JME_RD_CNT_SHIFT">JME_RD_CNT_SHIFT</dfn>	24</u></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_GIANT" data-ref="_M/JME_RD_GIANT">JME_RD_GIANT</dfn>		0x00800000</u></td></tr>
<tr><th id="989">989</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_GMII_ERR" data-ref="_M/JME_RD_GMII_ERR">JME_RD_GMII_ERR</dfn>		0x00400000</u></td></tr>
<tr><th id="990">990</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_NBL_RCVD" data-ref="_M/JME_RD_NBL_RCVD">JME_RD_NBL_RCVD</dfn>		0x00200000</u></td></tr>
<tr><th id="991">991</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_COLL" data-ref="_M/JME_RD_COLL">JME_RD_COLL</dfn>		0x00100000</u></td></tr>
<tr><th id="992">992</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_ABORT" data-ref="_M/JME_RD_ABORT">JME_RD_ABORT</dfn>		0x00080000</u></td></tr>
<tr><th id="993">993</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RUNT" data-ref="_M/JME_RD_RUNT">JME_RD_RUNT</dfn>		0x00040000</u></td></tr>
<tr><th id="994">994</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_FIFO_OVRN" data-ref="_M/JME_RD_FIFO_OVRN">JME_RD_FIFO_OVRN</dfn>	0x00020000</u></td></tr>
<tr><th id="995">995</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_CRC_ERR" data-ref="_M/JME_RD_CRC_ERR">JME_RD_CRC_ERR</dfn>		0x00010000</u></td></tr>
<tr><th id="996">996</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_FRAME_LEN_MASK" data-ref="_M/JME_RD_FRAME_LEN_MASK">JME_RD_FRAME_LEN_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><u>#define	<dfn class="macro" id="_M/JME_RX_ERR_STAT" data-ref="_M/JME_RX_ERR_STAT">JME_RX_ERR_STAT</dfn>						\</u></td></tr>
<tr><th id="999">999</th><td><u>	(JME_RD_GIANT | JME_RD_GMII_ERR | JME_RD_NBL_RCVD |	\</u></td></tr>
<tr><th id="1000">1000</th><td><u>	JME_RD_COLL | JME_RD_ABORT | JME_RD_RUNT |		\</u></td></tr>
<tr><th id="1001">1001</th><td><u>	JME_RD_FIFO_OVRN | JME_RD_CRC_ERR)</u></td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_ERR_MASK" data-ref="_M/JME_RD_ERR_MASK">JME_RD_ERR_MASK</dfn>		0x00FF0000</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_ERR_SHIFT" data-ref="_M/JME_RD_ERR_SHIFT">JME_RD_ERR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define	<dfn class="macro" id="_M/JME_RX_ERR" data-ref="_M/JME_RX_ERR">JME_RX_ERR</dfn>(x)		(((x) &amp; JME_RD_ERR_MASK) &gt;&gt; JME_RD_ERR_SHIFT)</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define	<dfn class="macro" id="_M/JME_RX_ERR_BITS" data-ref="_M/JME_RX_ERR_BITS">JME_RX_ERR_BITS</dfn>		"\20"					\</u></td></tr>
<tr><th id="1007">1007</th><td><u>				"\1CRCERR\2FIFOOVRN\3RUNT\4ABORT"	\</u></td></tr>
<tr><th id="1008">1008</th><td><u>				"\5COLL\6NBLRCVD\7GMIIERR\10"</u></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><u>#define	<dfn class="macro" id="_M/JME_RX_NSEGS" data-ref="_M/JME_RX_NSEGS">JME_RX_NSEGS</dfn>(x)		(((x) &amp; JME_RD_CNT_MASK) &gt;&gt; JME_RD_CNT_SHIFT)</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define	<dfn class="macro" id="_M/JME_RX_BYTES" data-ref="_M/JME_RX_BYTES">JME_RX_BYTES</dfn>(x)		((x) &amp; JME_RD_FRAME_LEN_MASK)</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define	<dfn class="macro" id="_M/JME_RX_PAD_BYTES" data-ref="_M/JME_RX_PAD_BYTES">JME_RX_PAD_BYTES</dfn>	10</u></td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_VALUE" data-ref="_M/JME_RD_RSS_HASH_VALUE">JME_RD_RSS_HASH_VALUE</dfn>	0xFFFFFFFF</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_MASK" data-ref="_M/JME_RD_RSS_HASH_MASK">JME_RD_RSS_HASH_MASK</dfn>	0x00003F00</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_SHIFT" data-ref="_M/JME_RD_RSS_HASH_SHIFT">JME_RD_RSS_HASH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_NONE" data-ref="_M/JME_RD_RSS_HASH_NONE">JME_RD_RSS_HASH_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_IPV4" data-ref="_M/JME_RD_RSS_HASH_IPV4">JME_RD_RSS_HASH_IPV4</dfn>	0x00000100</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_IPV4TCP" data-ref="_M/JME_RD_RSS_HASH_IPV4TCP">JME_RD_RSS_HASH_IPV4TCP</dfn>	0x00000200</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_IPV6" data-ref="_M/JME_RD_RSS_HASH_IPV6">JME_RD_RSS_HASH_IPV6</dfn>	0x00000400</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_RSS_HASH_IPV6TCP" data-ref="_M/JME_RD_RSS_HASH_IPV6TCP">JME_RD_RSS_HASH_IPV6TCP</dfn>	0x00001000</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_HASH_FN_NONE" data-ref="_M/JME_RD_HASH_FN_NONE">JME_RD_HASH_FN_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define	<dfn class="macro" id="_M/JME_RD_HASH_FN_TOEPLITZ" data-ref="_M/JME_RD_HASH_FN_TOEPLITZ">JME_RD_HASH_FN_TOEPLITZ</dfn>	0x00000001</u></td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/JME_MAX_TX_LEN" data-ref="_M/JME_MAX_TX_LEN">JME_MAX_TX_LEN</dfn>		65535</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/JME_MAX_RX_LEN" data-ref="_M/JME_MAX_RX_LEN">JME_MAX_RX_LEN</dfn>		65535</u></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/JME_ADDR_LO" data-ref="_M/JME_ADDR_LO">JME_ADDR_LO</dfn>(x)          ((uint64_t) (x) &amp; 0xFFFFFFFF)</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/JME_ADDR_HI" data-ref="_M/JME_ADDR_HI">JME_ADDR_HI</dfn>(x)          ((uint64_t) (x) &gt;&gt; 32)</u></td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><i>/*</i></td></tr>
<tr><th id="1033">1033</th><td><i> * JMC250 can't handle Tx checksum offload/TSO if frame length</i></td></tr>
<tr><th id="1034">1034</th><td><i> * is larger than its FIFO size(2K). It's also good idea to not</i></td></tr>
<tr><th id="1035">1035</th><td><i> * use jumbo frame if hardware is running at half-duplex media.</i></td></tr>
<tr><th id="1036">1036</th><td><i> * Because the jumbo frame may not fit into the Tx FIFO,</i></td></tr>
<tr><th id="1037">1037</th><td><i> * collisions make hardware fetch frame from host memory with</i></td></tr>
<tr><th id="1038">1038</th><td><i> * DMA again which in turn slows down Tx performance</i></td></tr>
<tr><th id="1039">1039</th><td><i> * significantly.</i></td></tr>
<tr><th id="1040">1040</th><td><i> */</i>     </td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/JME_TX_FIFO_SIZE" data-ref="_M/JME_TX_FIFO_SIZE">JME_TX_FIFO_SIZE</dfn>        2000</u></td></tr>
<tr><th id="1042">1042</th><td><i>/*      </i></td></tr>
<tr><th id="1043">1043</th><td><i> * JMC250 has just 4K Rx FIFO. To support jumbo frame that is</i></td></tr>
<tr><th id="1044">1044</th><td><i> * larger than 4K bytes in length, Rx FIFO threshold should be</i></td></tr>
<tr><th id="1045">1045</th><td><i> * adjusted to minimize Rx FIFO overrun.</i></td></tr>
<tr><th id="1046">1046</th><td><i> */</i>     </td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/JME_RX_FIFO_SIZE" data-ref="_M/JME_RX_FIFO_SIZE">JME_RX_FIFO_SIZE</dfn>        4000</u></td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td><u>#<span data-ppcond="30">endif</span></u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_jme.c.html'>netbsd/sys/dev/pci/if_jme.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
