<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtex7</ProductFamily>
        <Part>xc7vx485t-ffg1761-2</Part>
        <TopModelName>md_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.654</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2324</Best-caseLatency>
            <Average-caseLatency>2324</Average-caseLatency>
            <Worst-caseLatency>2324</Worst-caseLatency>
            <Best-caseRealTimeLatency>23.240 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>23.240 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>23.240 us</Worst-caseRealTimeLatency>
            <Interval-min>2325</Interval-min>
            <Interval-max>2325</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_i>
                <TripCount>128</TripCount>
                <Latency>2322</Latency>
                <AbsoluteTimeLatency>23220</AbsoluteTimeLatency>
                <PipelineII>17</PipelineII>
                <PipelineDepth>164</PipelineDepth>
                <InstanceList/>
            </loop_i>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>164</DSP>
            <FF>69497</FF>
            <LUT>169663</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2060</BRAM_18K>
            <DSP>2800</DSP>
            <FF>607200</FF>
            <LUT>303600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>md_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_address0</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_ce0</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_we0</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_d0</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_q0</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_address1</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_ce1</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_we1</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_d1</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_0_q1</name>
            <Object>force_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_address0</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_ce0</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_we0</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_d0</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_q0</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_address1</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_ce1</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_we1</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_d1</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_x_1_q1</name>
            <Object>force_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_address0</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_ce0</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_we0</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_d0</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_q0</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_address1</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_ce1</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_we1</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_d1</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_0_q1</name>
            <Object>force_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_address0</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_ce0</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_we0</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_d0</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_q0</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_address1</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_ce1</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_we1</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_d1</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_y_1_q1</name>
            <Object>force_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_address0</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_ce0</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_we0</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_d0</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_q0</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_address1</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_ce1</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_we1</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_d1</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_0_q1</name>
            <Object>force_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_address0</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_ce0</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_we0</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_d0</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_q0</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_address1</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_ce1</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_we1</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_d1</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>force_z_1_q1</name>
            <Object>force_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_0_address0</name>
            <Object>position_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_0_ce0</name>
            <Object>position_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_0_q0</name>
            <Object>position_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_0_address1</name>
            <Object>position_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_0_ce1</name>
            <Object>position_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_0_q1</name>
            <Object>position_x_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_1_address0</name>
            <Object>position_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_1_ce0</name>
            <Object>position_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_1_q0</name>
            <Object>position_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_1_address1</name>
            <Object>position_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_1_ce1</name>
            <Object>position_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_x_1_q1</name>
            <Object>position_x_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_0_address0</name>
            <Object>position_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_0_ce0</name>
            <Object>position_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_0_q0</name>
            <Object>position_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_0_address1</name>
            <Object>position_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_0_ce1</name>
            <Object>position_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_0_q1</name>
            <Object>position_y_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_1_address0</name>
            <Object>position_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_1_ce0</name>
            <Object>position_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_1_q0</name>
            <Object>position_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_1_address1</name>
            <Object>position_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_1_ce1</name>
            <Object>position_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_y_1_q1</name>
            <Object>position_y_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_0_address0</name>
            <Object>position_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_0_ce0</name>
            <Object>position_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_0_q0</name>
            <Object>position_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_0_address1</name>
            <Object>position_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_0_ce1</name>
            <Object>position_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_0_q1</name>
            <Object>position_z_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_1_address0</name>
            <Object>position_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_1_ce0</name>
            <Object>position_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_1_q0</name>
            <Object>position_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_1_address1</name>
            <Object>position_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_1_ce1</name>
            <Object>position_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>position_z_1_q1</name>
            <Object>position_z_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_0_address0</name>
            <Object>NL_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_0_ce0</name>
            <Object>NL_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_0_q0</name>
            <Object>NL_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_0_address1</name>
            <Object>NL_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_0_ce1</name>
            <Object>NL_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_0_q1</name>
            <Object>NL_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_1_address0</name>
            <Object>NL_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_1_ce0</name>
            <Object>NL_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_1_q0</name>
            <Object>NL_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_1_address1</name>
            <Object>NL_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_1_ce1</name>
            <Object>NL_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>NL_1_q1</name>
            <Object>NL_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>md_kernel</ModuleName>
            <BindInstances>dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U19 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_4_no_dsp_1_U20 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U23 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U27 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U28 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U13 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U13 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U2 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U29 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U13 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U27 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U28 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U25 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_4_no_dsp_1_U29 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U13 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U20 dmul_64ns_64ns_64_4_no_dsp_1_U19 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U21 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U1 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dsub_64ns_64ns_64_4_no_dsp_1_U3 dmul_64ns_64ns_64_4_no_dsp_1_U19 dmul_64ns_64ns_64_4_no_dsp_1_U23 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U20 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U41 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U11 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U33 dmul_64ns_64ns_64_5_full_dsp_1_U35 dadd_64ns_64ns_64_5_full_dsp_1_U13 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U21 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U30 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U15 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U16 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadd_64ns_64ns_64_5_full_dsp_1_U9 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U31 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U15 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U16 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U5 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U30 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U32 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U15 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U16 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U32 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U36 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U37 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U26 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U24 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadd_64ns_64ns_64_5_full_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U27 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U30 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U32 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U14 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U15 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U16 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U32 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U23 dmul_64ns_64ns_64_4_no_dsp_1_U20 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U32 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 dsub_64ns_64ns_64_4_no_dsp_1_U4 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dsub_64ns_64ns_64_4_no_dsp_1_U6 dmul_64ns_64ns_64_4_no_dsp_1_U21 dmul_64ns_64ns_64_4_no_dsp_1_U24 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 dmul_64ns_64ns_64_4_no_dsp_1_U22 dadddsub_64ns_64ns_64_5_full_dsp_1_U10 ddiv_64ns_64ns_64_22_no_dsp_1_U42 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_5_full_dsp_1_U28 dmul_64ns_64ns_64_4_no_dsp_1_U32 dadd_64ns_64ns_64_5_full_dsp_1_U12 dmul_64ns_64ns_64_4_no_dsp_1_U32 dmul_64ns_64ns_64_5_max_dsp_1_U34 dmul_64ns_64ns_64_5_full_dsp_1_U38 dadd_64ns_64ns_64_5_full_dsp_1_U16 dmul_64ns_64ns_64_5_full_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U17 dmul_64ns_64ns_64_5_full_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U18 add_ln24_fu_4541_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>md_kernel</Name>
            <Loops>
                <loop_i/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.654</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2324</Best-caseLatency>
                    <Average-caseLatency>2324</Average-caseLatency>
                    <Worst-caseLatency>2324</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.240 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.240 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2325</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_i>
                        <Name>loop_i</Name>
                        <TripCount>128</TripCount>
                        <Latency>2322</Latency>
                        <AbsoluteTimeLatency>23.220 us</AbsoluteTimeLatency>
                        <PipelineII>17</PipelineII>
                        <PipelineDepth>164</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_i>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>164</DSP>
                    <AVAIL_DSP>2800</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>69497</FF>
                    <AVAIL_FF>607200</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>169663</LUT>
                    <AVAIL_LUT>303600</AVAIL_LUT>
                    <UTIL_LUT>55</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2060</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add20_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add22_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:42" URAM="0" VARIABLE="add20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:42" URAM="0" VARIABLE="add20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:42" URAM="0" VARIABLE="add20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:48" URAM="0" VARIABLE="fx_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:49" URAM="0" VARIABLE="fy_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:50" URAM="0" VARIABLE="fz_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:42" URAM="0" VARIABLE="add20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:48" URAM="0" VARIABLE="fx_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:49" URAM="0" VARIABLE="fy_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:50" URAM="0" VARIABLE="fz_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U2" SOURCE="md.c:40" URAM="0" VARIABLE="dely_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:48" URAM="0" VARIABLE="fx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:49" URAM="0" VARIABLE="fy_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:50" URAM="0" VARIABLE="fz_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:45" URAM="0" VARIABLE="potential_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U25" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U29" SOURCE="md.c:45" URAM="0" VARIABLE="potential_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:48" URAM="0" VARIABLE="fx_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:49" URAM="0" VARIABLE="fy_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:50" URAM="0" VARIABLE="fz_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:40" URAM="0" VARIABLE="dely_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U1" SOURCE="md.c:39" URAM="0" VARIABLE="delx_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:40" URAM="0" VARIABLE="dely_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U3" SOURCE="md.c:41" URAM="0" VARIABLE="delz_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U19" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U41" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U11" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U33" SOURCE="md.c:47" URAM="0" VARIABLE="force_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U13" SOURCE="md.c:48" URAM="0" VARIABLE="fx_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:49" URAM="0" VARIABLE="fy_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:50" URAM="0" VARIABLE="fz_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U7" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="potential_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:48" URAM="0" VARIABLE="fx_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:49" URAM="0" VARIABLE="fy_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:50" URAM="0" VARIABLE="fz_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U31" SOURCE="md.c:45" URAM="0" VARIABLE="potential_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:48" URAM="0" VARIABLE="fx_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:49" URAM="0" VARIABLE="fy_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:50" URAM="0" VARIABLE="fz_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U5" SOURCE="md.c:40" URAM="0" VARIABLE="dely_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="potential_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:48" URAM="0" VARIABLE="fx_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:49" URAM="0" VARIABLE="fy_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:50" URAM="0" VARIABLE="fz_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:40" URAM="0" VARIABLE="dely_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="potential_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:40" URAM="0" VARIABLE="dely_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U26" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:45" URAM="0" VARIABLE="potential_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:40" URAM="0" VARIABLE="dely_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U9" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U27" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U30" SOURCE="md.c:45" URAM="0" VARIABLE="potential_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:40" URAM="0" VARIABLE="dely_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="potential_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U14" SOURCE="md.c:48" URAM="0" VARIABLE="fx_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="md.c:49" URAM="0" VARIABLE="fy_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:50" URAM="0" VARIABLE="fz_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U8" SOURCE="md.c:40" URAM="0" VARIABLE="dely_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="potential_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:40" URAM="0" VARIABLE="dely_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U23" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U20" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="potential_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U4" SOURCE="md.c:39" URAM="0" VARIABLE="delx_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:40" URAM="0" VARIABLE="dely_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dsub" PRAGMA="yes" RTLNAME="dsub_64ns_64ns_64_4_no_dsp_1_U6" SOURCE="md.c:41" URAM="0" VARIABLE="delz_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U21" SOURCE="md.c:42" URAM="0" VARIABLE="mul18_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U24" SOURCE="md.c:42" URAM="0" VARIABLE="mul19_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add20_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U22" SOURCE="md.c:42" URAM="0" VARIABLE="mul21_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="md.c:42" URAM="0" VARIABLE="add22_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="loop_i" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U42" SOURCE="md.c:42" URAM="0" VARIABLE="r2inv_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="mul23_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="md.c:44" URAM="0" VARIABLE="r6inv_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="mul25_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U12" SOURCE="md.c:45" URAM="0" VARIABLE="sub26_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_4_no_dsp_1_U32" SOURCE="md.c:45" URAM="0" VARIABLE="potential_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U34" SOURCE="md.c:47" URAM="0" VARIABLE="force_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U38" SOURCE="md.c:48" URAM="0" VARIABLE="mul29_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="md.c:48" URAM="0" VARIABLE="fx_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U39" SOURCE="md.c:49" URAM="0" VARIABLE="mul31_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U17" SOURCE="md.c:49" URAM="0" VARIABLE="fy_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dmul" PRAGMA="yes" RTLNAME="dmul_64ns_64ns_64_5_full_dsp_1_U40" SOURCE="md.c:50" URAM="0" VARIABLE="mul33_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="loop_i" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U18" SOURCE="md.c:50" URAM="0" VARIABLE="fz_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_i" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_4541_p2" SOURCE="md.c:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="force_x" index="0" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="force_x_0_address0" name="force_x_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_x_0_ce0" name="force_x_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_0_we0" name="force_x_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_0_d0" name="force_x_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_x_0_q0" name="force_x_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="force_x_0_address1" name="force_x_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="force_x_0_ce1" name="force_x_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_0_we1" name="force_x_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_0_d1" name="force_x_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="force_x_0_q1" name="force_x_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="force_x_1_address0" name="force_x_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_x_1_ce0" name="force_x_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_1_we0" name="force_x_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_1_d0" name="force_x_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_x_1_q0" name="force_x_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="force_x_1_address1" name="force_x_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="force_x_1_ce1" name="force_x_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_1_we1" name="force_x_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_x_1_d1" name="force_x_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="force_x_1_q1" name="force_x_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="force_y" index="1" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="force_y_0_address0" name="force_y_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_y_0_ce0" name="force_y_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_0_we0" name="force_y_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_0_d0" name="force_y_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_y_0_q0" name="force_y_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="force_y_0_address1" name="force_y_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="force_y_0_ce1" name="force_y_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_0_we1" name="force_y_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_0_d1" name="force_y_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="force_y_0_q1" name="force_y_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="force_y_1_address0" name="force_y_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_y_1_ce0" name="force_y_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_1_we0" name="force_y_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_1_d0" name="force_y_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_y_1_q0" name="force_y_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="force_y_1_address1" name="force_y_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="force_y_1_ce1" name="force_y_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_1_we1" name="force_y_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_y_1_d1" name="force_y_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="force_y_1_q1" name="force_y_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="force_z" index="2" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="force_z_0_address0" name="force_z_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_z_0_ce0" name="force_z_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_0_we0" name="force_z_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_0_d0" name="force_z_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_z_0_q0" name="force_z_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="force_z_0_address1" name="force_z_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="force_z_0_ce1" name="force_z_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_0_we1" name="force_z_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_0_d1" name="force_z_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="force_z_0_q1" name="force_z_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="force_z_1_address0" name="force_z_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="force_z_1_ce0" name="force_z_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_1_we0" name="force_z_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_1_d0" name="force_z_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="force_z_1_q0" name="force_z_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="force_z_1_address1" name="force_z_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="force_z_1_ce1" name="force_z_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_1_we1" name="force_z_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="force_z_1_d1" name="force_z_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="force_z_1_q1" name="force_z_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position_x" index="3" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="position_x_0_address0" name="position_x_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_x_0_ce0" name="position_x_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_x_0_q0" name="position_x_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="position_x_0_address1" name="position_x_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="position_x_0_ce1" name="position_x_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="position_x_0_q1" name="position_x_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="position_x_1_address0" name="position_x_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_x_1_ce0" name="position_x_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_x_1_q0" name="position_x_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="position_x_1_address1" name="position_x_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="position_x_1_ce1" name="position_x_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="position_x_1_q1" name="position_x_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position_y" index="4" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="position_y_0_address0" name="position_y_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_y_0_ce0" name="position_y_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_y_0_q0" name="position_y_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="position_y_0_address1" name="position_y_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="position_y_0_ce1" name="position_y_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="position_y_0_q1" name="position_y_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="position_y_1_address0" name="position_y_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_y_1_ce0" name="position_y_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_y_1_q0" name="position_y_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="position_y_1_address1" name="position_y_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="position_y_1_ce1" name="position_y_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="position_y_1_q1" name="position_y_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="position_z" index="5" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="position_z_0_address0" name="position_z_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_z_0_ce0" name="position_z_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_z_0_q0" name="position_z_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="position_z_0_address1" name="position_z_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="position_z_0_ce1" name="position_z_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="position_z_0_q1" name="position_z_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="position_z_1_address0" name="position_z_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="position_z_1_ce0" name="position_z_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="position_z_1_q0" name="position_z_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="position_z_1_address1" name="position_z_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="position_z_1_ce1" name="position_z_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="position_z_1_q1" name="position_z_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="NL" index="6" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="NL_0_address0" name="NL_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="NL_0_ce0" name="NL_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="NL_0_q0" name="NL_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="NL_0_address1" name="NL_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="NL_0_ce1" name="NL_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="NL_0_q1" name="NL_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="NL_1_address0" name="NL_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="NL_1_ce0" name="NL_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="NL_1_q0" name="NL_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="NL_1_address1" name="NL_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="NL_1_ce1" name="NL_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="NL_1_q1" name="NL_1_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="force_x_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_x_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_x_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_x_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_x_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_x_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_x_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_x_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_y_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_y_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_y_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_y_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_y_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_y_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_y_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_z_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_z_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_z_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="force_z_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="force_z_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="force_z_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>force_z_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="force_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_x_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_x_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_x_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_x_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_x_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_x_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_x_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_x_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_x_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_x_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_y_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_y_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_y_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_y_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_y_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_y_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_y_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_y_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_y_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_y_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_z_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_z_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_z_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_z_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_z_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_z_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="position_z_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="position_z_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="position_z_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>position_z_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="position_z"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="NL_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="NL_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="NL_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="NL_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="NL_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="NL_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="NL_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="NL_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="NL_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>NL_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="NL"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="NL_0_address0">10, , </column>
                    <column name="NL_0_address1">10, , </column>
                    <column name="NL_0_q0">64, , </column>
                    <column name="NL_0_q1">64, , </column>
                    <column name="NL_1_address0">10, , </column>
                    <column name="NL_1_address1">10, , </column>
                    <column name="NL_1_q0">64, , </column>
                    <column name="NL_1_q1">64, , </column>
                    <column name="force_x_0_address0">6, , </column>
                    <column name="force_x_0_address1">6, , </column>
                    <column name="force_x_0_d0">128, , </column>
                    <column name="force_x_0_d1">128, , </column>
                    <column name="force_x_0_q0">128, , </column>
                    <column name="force_x_0_q1">128, , </column>
                    <column name="force_x_1_address0">6, , </column>
                    <column name="force_x_1_address1">6, , </column>
                    <column name="force_x_1_d0">128, , </column>
                    <column name="force_x_1_d1">128, , </column>
                    <column name="force_x_1_q0">128, , </column>
                    <column name="force_x_1_q1">128, , </column>
                    <column name="force_y_0_address0">6, , </column>
                    <column name="force_y_0_address1">6, , </column>
                    <column name="force_y_0_d0">128, , </column>
                    <column name="force_y_0_d1">128, , </column>
                    <column name="force_y_0_q0">128, , </column>
                    <column name="force_y_0_q1">128, , </column>
                    <column name="force_y_1_address0">6, , </column>
                    <column name="force_y_1_address1">6, , </column>
                    <column name="force_y_1_d0">128, , </column>
                    <column name="force_y_1_d1">128, , </column>
                    <column name="force_y_1_q0">128, , </column>
                    <column name="force_y_1_q1">128, , </column>
                    <column name="force_z_0_address0">6, , </column>
                    <column name="force_z_0_address1">6, , </column>
                    <column name="force_z_0_d0">128, , </column>
                    <column name="force_z_0_d1">128, , </column>
                    <column name="force_z_0_q0">128, , </column>
                    <column name="force_z_0_q1">128, , </column>
                    <column name="force_z_1_address0">6, , </column>
                    <column name="force_z_1_address1">6, , </column>
                    <column name="force_z_1_d0">128, , </column>
                    <column name="force_z_1_d1">128, , </column>
                    <column name="force_z_1_q0">128, , </column>
                    <column name="force_z_1_q1">128, , </column>
                    <column name="position_x_0_address0">6, , </column>
                    <column name="position_x_0_address1">6, , </column>
                    <column name="position_x_0_q0">128, , </column>
                    <column name="position_x_0_q1">128, , </column>
                    <column name="position_x_1_address0">6, , </column>
                    <column name="position_x_1_address1">6, , </column>
                    <column name="position_x_1_q0">128, , </column>
                    <column name="position_x_1_q1">128, , </column>
                    <column name="position_y_0_address0">6, , </column>
                    <column name="position_y_0_address1">6, , </column>
                    <column name="position_y_0_q0">128, , </column>
                    <column name="position_y_0_q1">128, , </column>
                    <column name="position_y_1_address0">6, , </column>
                    <column name="position_y_1_address1">6, , </column>
                    <column name="position_y_1_q0">128, , </column>
                    <column name="position_y_1_q1">128, , </column>
                    <column name="position_z_0_address0">6, , </column>
                    <column name="position_z_0_address1">6, , </column>
                    <column name="position_z_0_q0">128, , </column>
                    <column name="position_z_0_q1">128, , </column>
                    <column name="position_z_1_address0">6, , </column>
                    <column name="position_z_1_address1">6, , </column>
                    <column name="position_z_1_q0">128, , </column>
                    <column name="position_z_1_q1">128, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="force_x">inout, double*</column>
                    <column name="force_y">inout, double*</column>
                    <column name="force_z">inout, double*</column>
                    <column name="position_x">in, double*</column>
                    <column name="position_y">in, double*</column>
                    <column name="position_z">in, double*</column>
                    <column name="NL">in, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="force_x">force_x_0_address0, port, offset, </column>
                    <column name="force_x">force_x_0_ce0, port, , </column>
                    <column name="force_x">force_x_0_we0, port, , </column>
                    <column name="force_x">force_x_0_d0, port, , </column>
                    <column name="force_x">force_x_0_q0, port, , </column>
                    <column name="force_x">force_x_0_address1, port, offset, </column>
                    <column name="force_x">force_x_0_ce1, port, , </column>
                    <column name="force_x">force_x_0_we1, port, , </column>
                    <column name="force_x">force_x_0_d1, port, , </column>
                    <column name="force_x">force_x_0_q1, port, , </column>
                    <column name="force_x">force_x_1_address0, port, offset, </column>
                    <column name="force_x">force_x_1_ce0, port, , </column>
                    <column name="force_x">force_x_1_we0, port, , </column>
                    <column name="force_x">force_x_1_d0, port, , </column>
                    <column name="force_x">force_x_1_q0, port, , </column>
                    <column name="force_x">force_x_1_address1, port, offset, </column>
                    <column name="force_x">force_x_1_ce1, port, , </column>
                    <column name="force_x">force_x_1_we1, port, , </column>
                    <column name="force_x">force_x_1_d1, port, , </column>
                    <column name="force_x">force_x_1_q1, port, , </column>
                    <column name="force_y">force_y_0_address0, port, offset, </column>
                    <column name="force_y">force_y_0_ce0, port, , </column>
                    <column name="force_y">force_y_0_we0, port, , </column>
                    <column name="force_y">force_y_0_d0, port, , </column>
                    <column name="force_y">force_y_0_q0, port, , </column>
                    <column name="force_y">force_y_0_address1, port, offset, </column>
                    <column name="force_y">force_y_0_ce1, port, , </column>
                    <column name="force_y">force_y_0_we1, port, , </column>
                    <column name="force_y">force_y_0_d1, port, , </column>
                    <column name="force_y">force_y_0_q1, port, , </column>
                    <column name="force_y">force_y_1_address0, port, offset, </column>
                    <column name="force_y">force_y_1_ce0, port, , </column>
                    <column name="force_y">force_y_1_we0, port, , </column>
                    <column name="force_y">force_y_1_d0, port, , </column>
                    <column name="force_y">force_y_1_q0, port, , </column>
                    <column name="force_y">force_y_1_address1, port, offset, </column>
                    <column name="force_y">force_y_1_ce1, port, , </column>
                    <column name="force_y">force_y_1_we1, port, , </column>
                    <column name="force_y">force_y_1_d1, port, , </column>
                    <column name="force_y">force_y_1_q1, port, , </column>
                    <column name="force_z">force_z_0_address0, port, offset, </column>
                    <column name="force_z">force_z_0_ce0, port, , </column>
                    <column name="force_z">force_z_0_we0, port, , </column>
                    <column name="force_z">force_z_0_d0, port, , </column>
                    <column name="force_z">force_z_0_q0, port, , </column>
                    <column name="force_z">force_z_0_address1, port, offset, </column>
                    <column name="force_z">force_z_0_ce1, port, , </column>
                    <column name="force_z">force_z_0_we1, port, , </column>
                    <column name="force_z">force_z_0_d1, port, , </column>
                    <column name="force_z">force_z_0_q1, port, , </column>
                    <column name="force_z">force_z_1_address0, port, offset, </column>
                    <column name="force_z">force_z_1_ce0, port, , </column>
                    <column name="force_z">force_z_1_we0, port, , </column>
                    <column name="force_z">force_z_1_d0, port, , </column>
                    <column name="force_z">force_z_1_q0, port, , </column>
                    <column name="force_z">force_z_1_address1, port, offset, </column>
                    <column name="force_z">force_z_1_ce1, port, , </column>
                    <column name="force_z">force_z_1_we1, port, , </column>
                    <column name="force_z">force_z_1_d1, port, , </column>
                    <column name="force_z">force_z_1_q1, port, , </column>
                    <column name="position_x">position_x_0_address0, port, offset, </column>
                    <column name="position_x">position_x_0_ce0, port, , </column>
                    <column name="position_x">position_x_0_q0, port, , </column>
                    <column name="position_x">position_x_0_address1, port, offset, </column>
                    <column name="position_x">position_x_0_ce1, port, , </column>
                    <column name="position_x">position_x_0_q1, port, , </column>
                    <column name="position_x">position_x_1_address0, port, offset, </column>
                    <column name="position_x">position_x_1_ce0, port, , </column>
                    <column name="position_x">position_x_1_q0, port, , </column>
                    <column name="position_x">position_x_1_address1, port, offset, </column>
                    <column name="position_x">position_x_1_ce1, port, , </column>
                    <column name="position_x">position_x_1_q1, port, , </column>
                    <column name="position_y">position_y_0_address0, port, offset, </column>
                    <column name="position_y">position_y_0_ce0, port, , </column>
                    <column name="position_y">position_y_0_q0, port, , </column>
                    <column name="position_y">position_y_0_address1, port, offset, </column>
                    <column name="position_y">position_y_0_ce1, port, , </column>
                    <column name="position_y">position_y_0_q1, port, , </column>
                    <column name="position_y">position_y_1_address0, port, offset, </column>
                    <column name="position_y">position_y_1_ce0, port, , </column>
                    <column name="position_y">position_y_1_q0, port, , </column>
                    <column name="position_y">position_y_1_address1, port, offset, </column>
                    <column name="position_y">position_y_1_ce1, port, , </column>
                    <column name="position_y">position_y_1_q1, port, , </column>
                    <column name="position_z">position_z_0_address0, port, offset, </column>
                    <column name="position_z">position_z_0_ce0, port, , </column>
                    <column name="position_z">position_z_0_q0, port, , </column>
                    <column name="position_z">position_z_0_address1, port, offset, </column>
                    <column name="position_z">position_z_0_ce1, port, , </column>
                    <column name="position_z">position_z_0_q1, port, , </column>
                    <column name="position_z">position_z_1_address0, port, offset, </column>
                    <column name="position_z">position_z_1_ce0, port, , </column>
                    <column name="position_z">position_z_1_q0, port, , </column>
                    <column name="position_z">position_z_1_address1, port, offset, </column>
                    <column name="position_z">position_z_1_ce1, port, , </column>
                    <column name="position_z">position_z_1_q1, port, , </column>
                    <column name="NL">NL_0_address0, port, offset, </column>
                    <column name="NL">NL_0_ce0, port, , </column>
                    <column name="NL">NL_0_q0, port, , </column>
                    <column name="NL">NL_0_address1, port, offset, </column>
                    <column name="NL">NL_0_ce1, port, , </column>
                    <column name="NL">NL_0_q1, port, , </column>
                    <column name="NL">NL_1_address0, port, offset, </column>
                    <column name="NL">NL_1_ce0, port, , </column>
                    <column name="NL">NL_1_q0, port, , </column>
                    <column name="NL">NL_1_address1, port, offset, </column>
                    <column name="NL">NL_1_ce1, port, , </column>
                    <column name="NL">NL_1_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="dir_test.tcl:3" status="valid" parentFunction="md_kernel" variable="force_x" isDirective="1" options="variable=force_x block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:5" status="valid" parentFunction="md_kernel" variable="force_y" isDirective="1" options="variable=force_y block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:7" status="valid" parentFunction="md_kernel" variable="force_z" isDirective="1" options="variable=force_z block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:15" status="valid" parentFunction="md_kernel" variable="NL" isDirective="1" options="variable=NL block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:9" status="valid" parentFunction="md_kernel" variable="position_x" isDirective="1" options="variable=position_x block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:11" status="valid" parentFunction="md_kernel" variable="position_y" isDirective="1" options="variable=position_y block factor=2 dim=1"/>
        <Pragma type="array_partition" location="dir_test.tcl:13" status="valid" parentFunction="md_kernel" variable="position_z" isDirective="1" options="variable=position_z block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:4" status="valid" parentFunction="md_kernel" variable="force_x" isDirective="1" options="variable=force_x block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:6" status="valid" parentFunction="md_kernel" variable="force_y" isDirective="1" options="variable=force_y block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:8" status="valid" parentFunction="md_kernel" variable="force_z" isDirective="1" options="variable=force_z block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:16" status="valid" parentFunction="md_kernel" variable="NL" isDirective="1" options="variable=NL block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:10" status="valid" parentFunction="md_kernel" variable="position_x" isDirective="1" options="variable=position_x block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:12" status="valid" parentFunction="md_kernel" variable="position_y" isDirective="1" options="variable=position_y block factor=2 dim=1"/>
        <Pragma type="array_reshape" location="dir_test.tcl:14" status="valid" parentFunction="md_kernel" variable="position_z" isDirective="1" options="variable=position_z block factor=2 dim=1"/>
        <Pragma type="bind_op" location="dir_test.tcl:17" status="valid" parentFunction="md_kernel" variable="delx" isDirective="1" options="variable=delx op=dsub impl=fabric latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:18" status="valid" parentFunction="md_kernel" variable="dely" isDirective="1" options="variable=dely op=dsub impl=fulldsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:19" status="valid" parentFunction="md_kernel" variable="delz" isDirective="1" options="variable=delz op=dsub impl=fabric latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:23" status="valid" parentFunction="md_kernel" variable="fx" isDirective="1" options="variable=fx op=dmul impl=fulldsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:24" status="valid" parentFunction="md_kernel" variable="fy" isDirective="1" options="variable=fy op=dmul impl=fulldsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:25" status="valid" parentFunction="md_kernel" variable="fz" isDirective="1" options="variable=fz op=dmul impl=fulldsp latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:22" status="valid" parentFunction="md_kernel" variable="potential" isDirective="1" options="variable=potential op=dmul impl=fabric latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:20" status="valid" parentFunction="md_kernel" variable="r2inv" isDirective="1" options="variable=r2inv op=dmul impl=fabric latency=-1"/>
        <Pragma type="bind_op" location="dir_test.tcl:21" status="valid" parentFunction="md_kernel" variable="r6inv" isDirective="1" options="variable=r6inv op=dmul impl=fulldsp latency=-1"/>
        <Pragma type="pipeline" location="dir_test.tcl:2" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="style=stp"/>
        <Pragma type="unroll" location="dir_test.tcl:1" status="valid" parentFunction="md_kernel" variable="" isDirective="1" options="factor=2"/>
    </PragmaReport>
</profile>

