/* Generated by Yosys 0.9+932 (git sha1 UNKNOWN, x86_64-w64-mingw32-g++ 7.3-posix -O3 -DNDEBUG) */

(* dynports =  1  *)
(* top =  1  *)
(* src = ".\\cpu\\UC_ROM.v:1" *)
module UC_ROM(din, addr, write_en, clk, dout);
  (* src = ".\\cpu\\UC_ROM.v:3" *)
  input [8:0] addr;
  (* src = ".\\cpu\\UC_ROM.v:5" *)
  input clk;
  (* src = ".\\cpu\\UC_ROM.v:2" *)
  input [7:0] din;
  (* src = ".\\cpu\\UC_ROM.v:6" *)
  output [7:0] dout;
  (* src = "C:\\Users\\Kevin\\APIO~1\\packages\\TOOLCH~2\\bin\\../share/yosys/ice40/brams_map.v:255" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \mem.0.0.0_RDATA ;
  (* src = ".\\cpu\\UC_ROM.v:4" *)
  input write_en;
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\Users\\Kevin\\APIO~1\\packages\\TOOLCH~2\\bin\\../share/yosys/ice40/brams_map.v:277|C:\\Users\\Kevin\\APIO~1\\packages\\TOOLCH~2\\bin\\../share/yosys/ice40/brams_map.v:35" *)
  SB_RAM40_4K #(
    .INIT_0(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffaaff),
    .INIT_1(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_2(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_3(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_4(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_5(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_6(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_7(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_8(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_9(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_A(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_B(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_C(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_D(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_E(256'hffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .INIT_F(256'hfffdffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \mem.0.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, addr }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \mem.0.0.0_RDATA [15], dout[7], \mem.0.0.0_RDATA [13], dout[6], \mem.0.0.0_RDATA [11], dout[5], \mem.0.0.0_RDATA [9], dout[4], \mem.0.0.0_RDATA [7], dout[3], \mem.0.0.0_RDATA [5], dout[2], \mem.0.0.0_RDATA [3], dout[1], \mem.0.0.0_RDATA [1], dout[0] }),
    .RE(1'h1),
    .WADDR({ 2'h0, addr }),
    .WCLK(clk),
    .WCLKE(write_en),
    .WDATA({ 1'hx, din[7], 1'hx, din[6], 1'hx, din[5], 1'hx, din[4], 1'hx, din[3], 1'hx, din[2], 1'hx, din[1], 1'hx, din[0] }),
    .WE(1'h1)
  );
  assign { \mem.0.0.0_RDATA [14], \mem.0.0.0_RDATA [12], \mem.0.0.0_RDATA [10], \mem.0.0.0_RDATA [8], \mem.0.0.0_RDATA [6], \mem.0.0.0_RDATA [4], \mem.0.0.0_RDATA [2], \mem.0.0.0_RDATA [0] } = dout;
endmodule
