var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[94.7152, 69.1766, 33.1532, 70.5738, 21.0526], "total":[157114, 150595, 861, 72], "name":"Kernel System", "max_resources":[227120, 454240, 1220, 342], "children":[{"name":"Board interface", "type":"resource", "data":[24256, 20822, 143, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[885, 5309, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 13 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}]}, {"name":"MatrixMult", "compute_units":1, "type":"function", "total_percent":[79.0668, 58.1072, 27.4005, 58.0328, 21.0526], "total_kernel_resources":[131973, 124464, 708, 72], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Achieved kernel vectorization: 8"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1866, 1660, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"SGEMM_Kernel_3.cl:98 (A_local)", "type":"resource", "data":[0, 0, 52, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":98}]], "details":[{"type":"table", "Local memory":"Good but replicated", "Requested size":"1024 bytes", "Implemented size":"63488 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"32 words", "Total replication":"62", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 63488 bytes, replicated 62 times total, stall-free, 2 reads and 1 write. "}, {"type":"text", "text":"Replicated 31 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.71 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor."}, {"type":"text", "text":"Replicated 2 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"name":"SGEMM_Kernel_3.cl:99 (B_local)", "type":"resource", "data":[132, 1024, 28, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "details":[{"type":"table", "Local memory":"Potentially inefficient configuration", "Requested size":"1024 bytes", "Implemented size":"31744 bytes", "Number of banks":"4 (banked on lowest dimension)", "Bank width":"32 bits", "Bank depth":"64 words", "Total replication":"31", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 1024 bytes, implemented size 31744 bytes, replicated 31 times total, <b>stallable</b>, 8 reads and 8 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension."}]}, {"type":"text", "text":"Replicated 31 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.50 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor."}, {"type":"text", "text":"Banked on lowest dimension into 4 separate banks."}, {"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"name":"MatrixMult.B0", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"SGEMM_Kernel_3.cl:110", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":110}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:113", "type":"resource", "data":[66, 0, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":113}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:120", "type":"resource", "data":[11, 0, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":120}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:121", "type":"resource", "data":[320, 395, 13, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":121}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[294, 395, 13, 0], "details":[{"type":"text", "text":"Load uses a Semi-streaming LSU.  Load with a private 32768 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:126", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":126}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:132", "type":"resource", "data":[330, 0, 0, 2], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":132}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[264, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:145", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"MatrixMult.B1", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"SGEMM_Kernel_3.cl:144", "type":"resource", "data":[22, 2, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":144}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 2, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:157", "type":"resource", "data":[23, 3, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":157}]], "children":[{"name":"And", "type":"resource", "count":2, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[22, 2, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:160", "type":"resource", "data":[1, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":160}]], "children":[{"name":"And", "type":"resource", "count":2, "data":[1, 1, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MatrixMult.B2", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"SGEMM_Kernel_3.cl:132", "type":"resource", "data":[264, 0, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":132}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[264, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:133", "type":"resource", "data":[11, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":133}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:134", "type":"resource", "data":[89, 9, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":134}]], "children":[{"name":"And", "type":"resource", "count":15, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":8, "data":[88, 8, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:135", "type":"resource", "data":[16616.3, 21788, 215, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "children":[{"name":"Load", "type":"resource", "count":9, "data":[16089, 21780, 215, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Select", "type":"resource", "count":24, "data":[516, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[11.3333, 8, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on SGEMM_Kernel_3.cl:98."}]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:138", "type":"resource", "data":[11.3333, 8, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":138}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[11.3333, 8, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on SGEMM_Kernel_3.cl:98."}]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:142", "type":"resource", "data":[12375.3, 17204, 172, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[12056, 17196, 172, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Select", "type":"resource", "count":16, "data":[308, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[11.3333, 8, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on SGEMM_Kernel_3.cl:98."}]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:144", "type":"resource", "data":[22, 0, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":144}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0]}, {"name":"Or", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:145", "type":"resource", "data":[4722, 6320, 51, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[4033, 4584, 43, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Store", "type":"resource", "count":8, "data":[656, 1736, 8, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on SGEMM_Kernel_3.cl:99."}]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:148", "type":"resource", "data":[1, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":148}]], "children":[{"name":"Or", "type":"resource", "count":8, "data":[1, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:173", "type":"resource", "data":[176, 8, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":173}]], "children":[{"name":"And", "type":"resource", "count":8, "data":[88, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":8, "data":[88, 8, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MatrixMult.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[708, 599, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[708, 599, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[305, 103, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2225, 1953, 0, 8], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Multiply", "type":"resource", "count":8, "data":[2192, 1920, 0, 8]}, {"name":"Or", "type":"resource", "count":1, "data":[1, 1, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"SGEMM_Kernel_3.cl:126", "type":"resource", "data":[101, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:158", "type":"resource", "data":[173, 132.5, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":158}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[69, 132.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on SGEMM_Kernel_3.cl:98."}]}, {"name":"Select", "type":"resource", "count":8, "data":[104, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:161", "type":"resource", "data":[173, 132.5, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":161}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[69, 132.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on SGEMM_Kernel_3.cl:98."}]}, {"name":"Select", "type":"resource", "count":8, "data":[104, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MatrixMult.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2440, 2448, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2440, 2448, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[27, 114, 7, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"SGEMM_Kernel_3.cl:115", "type":"resource", "data":[66.2857, 36.5714, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":115}]], "children":[{"name":"Select", "type":"resource", "count":16, "data":[66.2857, 36.5714, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:144", "type":"resource", "data":[11, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":144}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:158", "type":"resource", "data":[66.2857, 36.5714, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":158}]], "children":[{"name":"Select", "type":"resource", "count":16, "data":[66.2857, 36.5714, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:160", "type":"resource", "data":[0.5, 0.5, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":160}]], "children":[{"name":"Or", "type":"resource", "count":4, "data":[0.5, 0.5, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:161", "type":"resource", "data":[66.2857, 36.5714, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":161}]], "children":[{"name":"Select", "type":"resource", "count":16, "data":[66.2857, 36.5714, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:165", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":165}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:167", "type":"resource", "data":[22, 2, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":167}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:168", "type":"resource", "data":[11375.3, 9049.07, 16, 8], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":8, "data":[7992, 5744, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":8, "data":[2192, 1920, 0, 8]}, {"name":"Load", "type":"resource", "count":9, "data":[1125, 1348.5, 16, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined LSU"}, {"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on SGEMM_Kernel_3.cl:98."}, {"type":"text", "text":"Stallable read from memory declared on SGEMM_Kernel_3.cl:99."}]}, {"name":"Select", "type":"resource", "count":16, "data":[66.2857, 36.5714, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:170", "type":"resource", "data":[11.5, 1.5, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":170}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[0.5, 0.5, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:172", "type":"resource", "data":[79.2857, 57.0714, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":172}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[13, 20.5, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on SGEMM_Kernel_3.cl:98."}]}, {"name":"Select", "type":"resource", "count":16, "data":[66.2857, 36.5714, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:173", "type":"resource", "data":[1010.29, 94.5714, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":173}]], "children":[{"name":"And", "type":"resource", "count":8, "data":[8, 8, 0, 0]}, {"name":"Floating-point Compare", "type":"resource", "count":8, "data":[728, 50, 0, 0]}, {"name":"Select", "type":"resource", "count":24, "data":[274.286, 36.5714, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:174", "type":"resource", "data":[66.2857, 36.5714, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":174}]], "children":[{"name":"Select", "type":"resource", "count":16, "data":[66.2857, 36.5714, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MatrixMult.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5027, 6376, 18, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5027, 6376, 18, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[213, 215, 8, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[11129, 8507, 0, 8], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":9, "data":[4, 4, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":8, "data":[7992, 5744, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":8, "data":[2192, 1920, 0, 8]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[90, 5, 0, 0]}, {"name":"Select", "type":"resource", "count":25, "data":[800, 800, 0, 0]}, {"name":"Work-group limiter exit", "type":"resource", "count":1, "data":[17, 33, 0, 0]}, {"name":"Xor", "type":"resource", "count":4, "data":[1, 1, 0, 0]}]}, {"name":"SGEMM_Kernel_3.cl:121", "type":"resource", "data":[42.6667, 42.6667, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":121}]], "children":[{"name":"Select", "type":"resource", "count":8, "data":[42.6667, 42.6667, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:185", "type":"resource", "data":[11, 1, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":185}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:186", "type":"resource", "data":[3448.2, 4744.87, 43, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":186}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3105, 4523, 43, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Select", "type":"resource", "count":40, "data":[343.2, 221.867, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:198 > SGEMM_Kernel_3.cl:24", "type":"resource", "data":[728, 50, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":198}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":24}]], "children":[{"name":"Floating-point Compare", "type":"resource", "count":8, "data":[728, 50, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:198 > SGEMM_Kernel_3.cl:25", "type":"resource", "data":[551.2, 221.867, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":198}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":25}]], "children":[{"name":"Select", "type":"resource", "count":48, "data":[551.2, 221.867, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \\nSGEMM_Kernel_3.cl:48", "type":"resource", "data":[88, 0, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":199}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":67}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":48}]], "children":[{"name":"Xor", "type":"resource", "count":8, "data":[88, 0, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \\nSGEMM_Kernel_3.cl:52 > SGEMM_Kernel_3.cl:34", "type":"resource", "data":[6922.67, 3469.33, 0, 4], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":199}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":67}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":52}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":34}]], "children":[{"name":"\'expf\' Function Call", "type":"resource", "count":8, "data":[6490.67, 3205.33, 0, 4]}, {"name":"And", "type":"resource", "count":8, "data":[88, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":8, "data":[88, 8, 0, 0]}, {"name":"Select", "type":"resource", "count":8, "data":[256, 256, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \\nSGEMM_Kernel_3.cl:53", "type":"resource", "data":[24096, 20008, 40, 28], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":199}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":67}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":53}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":8, "data":[7992, 5744, 0, 0]}, {"name":"Floating-point Divide", "type":"resource", "count":8, "data":[8112, 8520, 40, 28]}, {"name":"Floating-point Subtract", "type":"resource", "count":8, "data":[7992, 5744, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:68", "type":"resource", "data":[8207.2, 5837.87, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":199}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":68}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":8, "data":[7992, 5744, 0, 0]}, {"name":"Select", "type":"resource", "count":32, "data":[215.2, 93.8667, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:200 > SGEMM_Kernel_3.cl:52 > \\nSGEMM_Kernel_3.cl:34", "type":"resource", "data":[6490.67, 3205.33, 0, 4], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":200}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":52}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":34}]], "children":[{"name":"\'expf\' Function Call", "type":"resource", "count":8, "data":[6490.67, 3205.33, 0, 4]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:200 > SGEMM_Kernel_3.cl:53", "type":"resource", "data":[145.867, 93.8667, 0, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":200}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":53}]], "children":[{"name":"Select", "type":"resource", "count":24, "data":[145.867, 93.8667, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:201 > SGEMM_Kernel_3.cl:34", "type":"resource", "data":[6584.53, 3299.2, 0, 4], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":201}, {"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":34}]], "children":[{"name":"\'expf\' Function Call", "type":"resource", "count":8, "data":[6490.67, 3205.33, 0, 4]}, {"name":"Select", "type":"resource", "count":16, "data":[93.8667, 93.8667, 0, 0]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:207", "type":"resource", "data":[1582, 2695, 29, 0], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":207}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[999, 718, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[294, 395, 13, 0], "details":[{"type":"text", "text":"Load uses a Semi-streaming LSU.  Load with a private 32768 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}, {"name":"Store", "type":"resource", "count":1, "data":[289, 1582, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"SGEMM_Kernel_3.cl:210", "type":"resource", "data":[476, 2436, 16, 2], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":210}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"64-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Store", "type":"resource", "count":1, "data":[345, 2436, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[227120,454240,1220,342],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[24256,20822,143,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[885,5309,10,0],"details":[{"text":"Global interconnect for 13 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"}]},{"name":"MatrixMult","total_kernel_resources":[131973,124464,708,72],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":98}]],"type":"function","total_percent":[79.0668,58.1072,27.4005,58.0328,21.0526],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[545,432,15,0]},{"name":"Function overhead","type":"resource","data":[1866,1660,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"SGEMM_Kernel_3.cl:98 (A_local)","type":"resource","data":[0,0,52,0],"details":[{"Total replication":62,"Number of banks":1,"Bank depth":"32 words","Additional information":[{"text":"Requested size 1024 bytes, implemented size 63488 bytes, replicated 62 times total, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Replicated 31 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.71 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor.","type":"text"},{"text":"Replicated 2 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Local memory":"Good but replicated","Implemented size":"63488 bytes","Bank width":"256 bits","type":"table","Requested size":"1024 bytes"}]},{"name":"SGEMM_Kernel_3.cl:99 (B_local)","type":"resource","data":[132,1024,28,0],"details":[{"Total replication":31,"Number of banks":"4 (banked on lowest dimension)","Bank depth":"64 words","Additional information":[{"text":"Requested size 1024 bytes, implemented size 31744 bytes, replicated 31 times total, <b>stallable</b>, 8 reads and 8 writes. ","type":"text","details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}]},{"text":"Replicated 31 times to efficiently support multiple simultaneous workgroups. This replication resulted in 3.50 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this replication factor.","type":"text"},{"text":"Banked on lowest dimension into 4 separate banks.","type":"text"},{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Local memory":"Potentially inefficient configuration","Implemented size":"31744 bytes","Bank width":"32 bits","Requested size":"1024 bytes","Clock":"Running memory at 2x clock to support more concurrent ports","type":"table"}]},{"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:110","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":110}]],"replace_name":"true","type":"resource","data":[66,0,0,2],"children":[{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":110}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":113}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:113","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":113}]],"type":"resource"}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":120}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:120","children":[{"count":1,"name":"Integer Compare","data":[11,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":120}]],"type":"resource"}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":121}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:121","children":[{"count":1,"name":"Load","data":[294,395,13,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":121}]],"type":"resource"},{"count":9,"name":"Select","data":[68.6667,42.6667,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":121}]],"type":"resource"}],"data":[362.6667,437.6667,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":126}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:126","children":[{"count":2,"name":"Integer Compare","data":[70,2,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":126}]],"type":"resource"},{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":126}]],"type":"resource"}],"data":[136,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":132}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:132","children":[{"count":16,"name":"32-bit Integer Add","data":[528,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":132}]],"type":"resource"},{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":132}]],"type":"resource"}],"data":[594,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:145","children":[{"count":2,"name":"32-bit Integer Add","data":[66,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"},{"count":1,"name":"32-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"},{"count":1,"name":"Load","data":[4033,4584,43,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"},{"count":8,"name":"Store","data":[656,1736,8,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":145}]],"type":"resource"}],"data":[4821,6320,51,2],"type":"resource"},{"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:144","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":144}]],"replace_name":"true","type":"resource","data":[55,3,0,0],"children":[{"count":4,"name":"Integer Compare","data":[44,3,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":144}]],"type":"resource"},{"count":1,"name":"Or","data":[11,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":144}]],"type":"resource"}]},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":157}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:157","children":[{"count":2,"name":"And","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":157}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[22,2,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":157}]],"type":"resource"}],"data":[23,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":160}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:160","children":[{"count":2,"name":"And","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":160}]],"type":"resource"},{"count":4,"name":"Or","data":[0.5,0.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":160}]],"type":"resource"}],"data":[1.5,1.5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":133}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:133","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":133}]],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":134}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:134","children":[{"count":15,"name":"And","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":134}]],"type":"resource"},{"count":8,"name":"Integer Compare","data":[88,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":134}]],"type":"resource"}],"data":[89,9,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:135","children":[{"count":9,"name":"Load","data":[16089,21780,215,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"type":"resource"},{"count":24,"name":"Select","data":[516,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"type":"resource"},{"count":1,"name":"Store","data":[11.3333,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":135}]],"type":"resource"}],"data":[16616.3,21788,215,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":138}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:138","children":[{"count":1,"name":"Store","data":[11.3333,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":138}]],"type":"resource"}],"data":[11.3333,8,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:142","children":[{"count":8,"name":"Load","data":[12056,17196,172,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"type":"resource"},{"count":16,"name":"Select","data":[308,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"type":"resource"},{"count":1,"name":"Store","data":[11.3333,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":142}]],"type":"resource"}],"data":[12375.3,17204,172,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":148}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:148","children":[{"count":8,"name":"Or","data":[1,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":148}]],"type":"resource"}],"data":[1,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:173","children":[{"count":16,"name":"And","data":[96,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"},{"count":8,"name":"Integer Compare","data":[88,8,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"},{"count":8,"name":"Floating-point Compare","data":[728,50,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"},{"count":24,"name":"Select","data":[274.286,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":173}]],"type":"resource"}],"data":[1186.286,102.5714,0,0],"type":"resource"},{"name":"No Source Line","children":[{"count":3,"name":"State","data":[8175,9423,18,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":16,"name":"Floating-point Multiply","data":[4384,3840,0,16],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Or","data":[1,1,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":26,"name":"Select","data":[832,832,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":9,"name":"And","data":[4,4,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":8,"name":"Floating-point Add","data":[7992,5744,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":6,"name":"Integer Compare","data":[90,5,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":1,"name":"Work-group limiter exit","data":[17,33,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"},{"count":4,"name":"Xor","data":[1,1,0,0],"debug":[[{"filename":"","line":0}]],"type":"resource"}],"type":"resource","data":[21529,19883,18,16]},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":158}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:158","children":[{"count":1,"name":"Load","data":[69,132.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":158}]],"type":"resource"},{"count":24,"name":"Select","data":[170.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":158}]],"type":"resource"}],"data":[239.2857,169.0714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":161}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:161","children":[{"count":1,"name":"Load","data":[69,132.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":161}]],"type":"resource"},{"count":24,"name":"Select","data":[170.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":161}]],"type":"resource"}],"data":[239.2857,169.0714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":115}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:115","children":[{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":115}]],"type":"resource"}],"data":[66.2857,36.5714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":165}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:165","children":[{"count":1,"name":"32-bit Integer Add","data":[33,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":165}]],"type":"resource"},{"count":2,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":165}]],"type":"resource"}],"data":[44,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":167}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:167","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":167}]],"type":"resource"},{"count":3,"name":"Or","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":167}]],"type":"resource"}],"data":[22,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:168","children":[{"count":8,"name":"Floating-point Add","data":[7992,5744,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"},{"count":8,"name":"Floating-point Multiply","data":[2192,1920,0,8],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"},{"count":9,"name":"Load","data":[1125,1348.5,16,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"},{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":168}]],"type":"resource"}],"data":[11375.3,9049.07,16,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":170}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:170","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":170}]],"type":"resource"},{"count":3,"name":"Or","data":[0.5,0.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":170}]],"type":"resource"}],"data":[11.5,1.5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":172}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:172","children":[{"count":1,"name":"Load","data":[13,20.5,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":172}]],"type":"resource"},{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":172}]],"type":"resource"}],"data":[79.2857,57.0714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":174}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:174","children":[{"count":16,"name":"Select","data":[66.2857,36.5714,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":174}]],"type":"resource"}],"data":[66.2857,36.5714,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":185}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:185","children":[{"count":1,"name":"Integer Compare","data":[11,1,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":185}]],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":186}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:186","children":[{"count":1,"name":"Load","data":[3105,4523,43,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":186}]],"type":"resource"},{"count":40,"name":"Select","data":[343.2,221.867,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":186}]],"type":"resource"}],"data":[3448.2,4744.87,43,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:198","children":[{"name":"SGEMM_Kernel_3.cl:198 > SGEMM_Kernel_3.cl:24","replace_name":true,"children":[{"count":8,"name":"Floating-point Compare","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198}]],"type":"resource","data":[728,50,0,0]}],"data":[728,50,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":24}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:198 > SGEMM_Kernel_3.cl:25","data":[551.2,221.867,0,0],"children":[{"count":48,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198}]],"type":"resource","data":[551.2,221.867,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":198},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":25}]],"type":"resource"}],"data":[1279.2,271.867,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:199","children":[{"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \\nSGEMM_Kernel_3.cl:48","replace_name":true,"children":[{"count":8,"name":"Xor","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[88,0,0,0]}],"data":[88,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":48}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \\nSGEMM_Kernel_3.cl:52 > SGEMM_Kernel_3.cl:34","data":[6922.67,3469.33,0,4],"children":[{"count":8,"name":"\'expf\' Function Call","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[6490.67,3205.33,0,4]},{"count":8,"name":"And","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[88,0,0,0]},{"count":8,"name":"Integer Compare","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[88,8,0,0]},{"count":8,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[256,256,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":52},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:67 > \\nSGEMM_Kernel_3.cl:53","data":[24096,20008,40,28],"children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[7992,5744,0,0]},{"count":8,"name":"Floating-point Divide","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[8112,8520,40,28]},{"count":8,"name":"Floating-point Subtract","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[7992,5744,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":53}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:199 > SGEMM_Kernel_3.cl:68","data":[8207.2,5837.87,0,0],"children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[7992,5744,0,0]},{"count":32,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199}]],"type":"resource","data":[215.2,93.8667,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":199},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":67},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":48}]],"type":"resource"}],"data":[39313.87,29315.2,40,32],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:200","children":[{"name":"SGEMM_Kernel_3.cl:200 > SGEMM_Kernel_3.cl:52 > \\nSGEMM_Kernel_3.cl:34","replace_name":true,"children":[{"count":8,"name":"\'expf\' Function Call","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200}]],"type":"resource","data":[6490.67,3205.33,0,4]}],"data":[6490.67,3205.33,0,4],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":52},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"},{"replace_name":true,"name":"SGEMM_Kernel_3.cl:200 > SGEMM_Kernel_3.cl:53","data":[145.867,93.8667,0,0],"children":[{"count":24,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200}]],"type":"resource","data":[145.867,93.8667,0,0]}],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":200},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":52},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"}],"data":[6636.537,3299.1967,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:201","children":[{"name":"SGEMM_Kernel_3.cl:201 > SGEMM_Kernel_3.cl:34","replace_name":true,"children":[{"count":8,"name":"\'expf\' Function Call","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201}]],"type":"resource","data":[6490.67,3205.33,0,4]},{"count":16,"name":"Select","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201}]],"type":"resource","data":[93.8667,93.8667,0,0]}],"data":[6584.53,3299.2,0,4],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":201},{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":34}]],"type":"resource"}],"data":[6584.53,3299.2,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:207","children":[{"count":1,"name":"Floating-point Add","data":[999,718,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"type":"resource"},{"count":1,"name":"Load","data":[294,395,13,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"type":"resource"},{"count":1,"name":"Store","data":[289,1582,16,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":207}]],"type":"resource"}],"data":[1582,2695,29,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"name":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl:210","children":[{"count":1,"name":"64-bit Integer Add","data":[65,0,0,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"type":"resource"},{"count":1,"name":"64-bit Integer Multiply","data":[66,0,0,2],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"type":"resource"},{"count":1,"name":"Store","data":[345,2436,16,0],"debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl","line":210}]],"type":"resource"}],"data":[476,2436,16,2],"type":"resource"}],"data":[131972.9515,124463.9988,708,72],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Achieved kernel vectorization: 8","type":"text"}],"compute_units":1}],"data":[157113.9515,150594.9988,861,72],"total_percent":[94.7152,69.1766,33.1532,70.5738,21.0526],"total":[157114,150595,861,72],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"MatrixMult", "children":[{"type":"bb", "id":3, "name":"MatrixMult.B0", "children":[{"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":121}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Semi-streaming", "Stall-free":"No", "Loads from":"sum", "Start Cycle":"4", "Latency":"2"}]}, {"type":"inst", "id":43, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":44, "name":"end", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":4, "name":"MatrixMult.B1", "details":[{"type":"table", "Latency":"3"}]}, {"type":"bb", "id":5, "name":"MatrixMult.B2", "children":[{"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"4", "Latency":"246"}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"253", "Latency":"142"}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"A_local", "Start Cycle":"396", "Latency":"1"}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"118", "Latency":"246"}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"365", "Latency":"31"}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"365", "Latency":"31"}]}, {"type":"inst", "id":45, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"48"}]}, {"type":"inst", "id":46, "name":"end", "details":[{"type":"table", "Start Cycle":"431", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"431", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":6, "name":"MatrixMult.B3", "children":[{"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":158}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"0", "Latency":"3"}]}, {"type":"inst", "id":47, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":48, "name":"loop end", "details":[{"type":"table", "Start Cycle":"49", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"49", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"MatrixMult.B4", "children":[{"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"37", "Latency":"3"}]}, {"type":"inst", "id":49, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"loop end", "details":[{"type":"table", "Start Cycle":"67", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"67", "II":"0", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":8, "name":"MatrixMult.B5", "children":[{"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":186}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"246"}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":207}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Semi-streaming", "Stall-free":"No", "Loads from":"sum", "Start Cycle":"254", "Latency":"2"}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":207}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"sum", "Start Cycle":"383", "Latency":"2"}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":210}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"383", "Latency":"2"}]}, {"type":"inst", "id":51, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":52, "name":"end", "details":[{"type":"table", "Start Cycle":"385", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"385"}]}, {"type":"memtype", "id":53, "name":"Local Memory", "children":[{"type":"memsys", "id":54, "name":"A_local", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":98}]], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"63488 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"32 words", "Total replication":"62", "Additional Information":[{"type":"text", "text":"Replicated 31 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Replicated 2 times to efficiently support multiple accesses"}]}]}, {"type":"memsys", "id":59, "name":"B_local", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"31744 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"64 words", "Total replication":"31", "Additional Information":[{"type":"text", "text":"Replicated 31 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":96, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":54, "to":29}, {"from":54, "to":38}, {"from":19, "to":54}, {"from":21, "to":59}, {"from":59, "to":30}, {"from":59, "to":34}, {"from":25, "to":59}, {"from":22, "to":59}, {"from":26, "to":59}, {"from":59, "to":31}, {"from":59, "to":35}, {"from":23, "to":59}, {"from":27, "to":59}, {"from":59, "to":32}, {"from":59, "to":36}, {"from":24, "to":59}, {"from":59, "to":33}, {"from":59, "to":37}, {"from":28, "to":59}, {"from":9, "to":44}, {"from":44, "to":4}, {"from":48, "to":45}, {"from":4, "to":45}, {"from":10, "to":46}, {"from":11, "to":46}, {"from":12, "to":46}, {"from":13, "to":46}, {"from":14, "to":46}, {"from":15, "to":46}, {"from":16, "to":46}, {"from":17, "to":46}, {"from":18, "to":46}, {"from":19, "to":46}, {"from":20, "to":46}, {"from":21, "to":46}, {"from":22, "to":46}, {"from":23, "to":46}, {"from":24, "to":46}, {"from":25, "to":46}, {"from":26, "to":46}, {"from":27, "to":46}, {"from":28, "to":46}, {"from":50, "to":47}, {"from":29, "to":48}, {"from":50, "to":49}, {"from":46, "to":49}, {"from":30, "to":50}, {"from":31, "to":50}, {"from":32, "to":50}, {"from":33, "to":50}, {"from":34, "to":50}, {"from":35, "to":50}, {"from":36, "to":50}, {"from":37, "to":50}, {"from":38, "to":50}, {"from":48, "to":51}, {"from":44, "to":51}, {"from":39, "to":52}, {"from":40, "to":52}, {"from":41, "to":52}, {"from":42, "to":52}, {"from":43, "to":9}, {"from":45, "to":10}, {"from":10, "to":11}, {"from":10, "to":12}, {"from":10, "to":13}, {"from":10, "to":14}, {"from":10, "to":15}, {"from":10, "to":16}, {"from":10, "to":17}, {"from":10, "to":18}, {"from":11, "to":19}, {"from":12, "to":19}, {"from":13, "to":19}, {"from":14, "to":19}, {"from":15, "to":19}, {"from":16, "to":19}, {"from":17, "to":19}, {"from":18, "to":19}, {"from":45, "to":20}, {"from":20, "to":21}, {"from":20, "to":22}, {"from":20, "to":23}, {"from":20, "to":24}, {"from":20, "to":25}, {"from":20, "to":26}, {"from":20, "to":27}, {"from":20, "to":28}, {"from":47, "to":29}, {"from":49, "to":30}, {"from":49, "to":31}, {"from":49, "to":32}, {"from":49, "to":33}, {"from":49, "to":34}, {"from":49, "to":35}, {"from":49, "to":36}, {"from":49, "to":37}, {"from":30, "to":38}, {"from":31, "to":38}, {"from":32, "to":38}, {"from":33, "to":38}, {"from":34, "to":38}, {"from":35, "to":38}, {"from":36, "to":38}, {"from":37, "to":38}, {"from":51, "to":39}, {"from":51, "to":40}, {"from":39, "to":41}, {"from":40, "to":41}, {"from":39, "to":42}, {"from":40, "to":42}, {"from":96, "to":18}, {"from":96, "to":14}, {"from":96, "to":11}, {"from":96, "to":15}, {"from":41, "to":96}, {"from":96, "to":13}, {"from":96, "to":16}, {"from":42, "to":96}, {"from":96, "to":40}, {"from":96, "to":10}, {"from":96, "to":12}, {"from":96, "to":20}, {"from":96, "to":17}, {"from":96, "to":39}, {"from":96, "to":9}]}';
var lmvJSON='{"nodes":[{"type":"kernel", "id":2, "name":"MatrixMult", "children":[{"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Stores to":"A_local", "Start Cycle":"396", "Latency":"1"}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"366", "Latency":"31"}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"365", "Latency":"31"}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"B_local", "Start Cycle":"365", "Latency":"31"}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":158}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"0", "Latency":"3"}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"No", "Loads from":"B_local", "Start Cycle":"3", "Latency":"31"}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined", "Stall-free":"Yes", "Loads from":"A_local", "Start Cycle":"37", "Latency":"3"}]}, {"type":"memtype", "id":53, "name":"Local Memory", "children":[{"type":"memsys", "id":54, "name":"A_local", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":98}]], "children":[{"type":"bank", "id":55, "name":"Bank 0", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":98}]], "children":[{"type":"port", "id":56, "name":"R"}, {"type":"port", "id":57, "name":"R"}, {"type":"port", "id":58, "name":"W"}], "details":[{"type":"table", "Total number of ports per bank":"3", "Number of read ports per bank":"2", "Number of write ports per bank":"1", "Total replication":"62"}]}], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"63488 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"32 words", "Total replication":"62", "Additional Information":[{"type":"text", "text":"Replicated 31 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Replicated 2 times to efficiently support multiple accesses"}]}]}, {"type":"memsys", "id":59, "name":"B_local", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "children":[{"type":"bank", "id":60, "name":"Bank 0", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "children":[{"type":"port", "id":64, "name":"RW"}, {"type":"port", "id":72, "name":"RW"}, {"type":"port", "id":80, "name":"RW"}, {"type":"port", "id":88, "name":"RW"}], "details":[{"type":"table", "Total number of ports per bank":"4", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"4", "Total replication":"31"}]}, {"type":"bank", "id":61, "name":"Bank 1", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "children":[{"type":"port", "id":66, "name":"RW"}, {"type":"port", "id":74, "name":"RW"}, {"type":"port", "id":82, "name":"RW"}, {"type":"port", "id":90, "name":"RW"}], "details":[{"type":"table", "Total number of ports per bank":"4", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"4", "Total replication":"31"}]}, {"type":"bank", "id":62, "name":"Bank 2", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "children":[{"type":"port", "id":68, "name":"RW"}, {"type":"port", "id":76, "name":"RW"}, {"type":"port", "id":84, "name":"RW"}, {"type":"port", "id":92, "name":"RW"}], "details":[{"type":"table", "Total number of ports per bank":"4", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"4", "Total replication":"31"}]}, {"type":"bank", "id":63, "name":"Bank 3", "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":99}]], "children":[{"type":"port", "id":70, "name":"RW"}, {"type":"port", "id":78, "name":"RW"}, {"type":"port", "id":86, "name":"RW"}, {"type":"port", "id":94, "name":"RW"}], "details":[{"type":"table", "Total number of ports per bank":"4", "Number of read ports per bank":"0", "Number of write ports per bank":"0", "Number of shared ports per bank":"4", "Total replication":"31"}]}], "details":[{"type":"table", "Requested size":"1024 bytes", "Implemented size":"31744 bytes", "Number of banks":"4", "Bank width":"32 bits", "Bank depth":"64 words", "Total replication":"31", "Additional Information":[{"type":"text", "text":"Replicated 31 times to efficiently support multiple simultaneous workgroups"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}]}]}]}, {"type":"arb", "id":65, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":67, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":69, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":71, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":73, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":75, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":77, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":79, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":81, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":83, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":85, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":87, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":89, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":91, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":93, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}, {"type":"arb", "id":95, "name":"ARB", "details":[{"type":"table", "Additional Information":"Competing accesses leading to stalls"}]}]}], "links":[{"from":56, "to":29}, {"from":57, "to":38}, {"from":19, "to":58}, {"from":21, "to":65}, {"from":65, "to":30}, {"from":65, "to":34}, {"from":25, "to":65}, {"from":65, "to":64}, {"from":64, "to":65}, {"from":21, "to":67}, {"from":67, "to":30}, {"from":67, "to":34}, {"from":25, "to":67}, {"from":67, "to":66}, {"from":66, "to":67}, {"from":21, "to":69}, {"from":69, "to":30}, {"from":69, "to":34}, {"from":25, "to":69}, {"from":69, "to":68}, {"from":68, "to":69}, {"from":21, "to":71}, {"from":71, "to":30}, {"from":71, "to":34}, {"from":25, "to":71}, {"from":71, "to":70}, {"from":70, "to":71}, {"from":22, "to":73}, {"from":26, "to":73}, {"from":73, "to":31}, {"from":73, "to":35}, {"from":73, "to":72}, {"from":72, "to":73}, {"from":22, "to":75}, {"from":26, "to":75}, {"from":75, "to":31}, {"from":75, "to":35}, {"from":75, "to":74}, {"from":74, "to":75}, {"from":22, "to":77}, {"from":26, "to":77}, {"from":77, "to":31}, {"from":77, "to":35}, {"from":77, "to":76}, {"from":76, "to":77}, {"from":22, "to":79}, {"from":26, "to":79}, {"from":79, "to":31}, {"from":79, "to":35}, {"from":79, "to":78}, {"from":78, "to":79}, {"from":23, "to":81}, {"from":27, "to":81}, {"from":81, "to":32}, {"from":81, "to":36}, {"from":81, "to":80}, {"from":80, "to":81}, {"from":23, "to":83}, {"from":27, "to":83}, {"from":83, "to":32}, {"from":83, "to":36}, {"from":83, "to":82}, {"from":82, "to":83}, {"from":23, "to":85}, {"from":27, "to":85}, {"from":85, "to":32}, {"from":85, "to":36}, {"from":85, "to":84}, {"from":84, "to":85}, {"from":23, "to":87}, {"from":27, "to":87}, {"from":87, "to":32}, {"from":87, "to":36}, {"from":87, "to":86}, {"from":86, "to":87}, {"from":24, "to":89}, {"from":89, "to":33}, {"from":89, "to":37}, {"from":28, "to":89}, {"from":89, "to":88}, {"from":88, "to":89}, {"from":24, "to":91}, {"from":91, "to":33}, {"from":91, "to":37}, {"from":28, "to":91}, {"from":91, "to":90}, {"from":90, "to":91}, {"from":24, "to":93}, {"from":93, "to":33}, {"from":93, "to":37}, {"from":28, "to":93}, {"from":93, "to":92}, {"from":92, "to":93}, {"from":24, "to":95}, {"from":95, "to":33}, {"from":95, "to":37}, {"from":28, "to":95}, {"from":95, "to":94}, {"from":94, "to":95}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: MatrixMult", "data":["", "", ""], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":95}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}], "children":[{"name":"MatrixMult.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":126}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":126}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":180}]], "details":[{"type":"brief", "text":"Thread capacity = 576"}, {"type":"text", "text":"Thread capacity = 576"}], "children":[{"name":"MatrixMult.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":165}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":165}]], "details":[{"type":"brief", "text":"Thread capacity = 96"}, {"type":"text", "text":"Thread capacity = 96"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"MatrixMult", "data":["NDRange", "No", [16, 16, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Vectorization: The kernel was vectorized for 8 SIMD work-items along the lowest dimension."}, {"type":"text", "text":"Required workgroup size: (16, 16, 1)"}, {"type":"text", "text":"Maximum workgroup size: 256"}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":95}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"MatrixMult", "data":[131973, 124464, 708, 72], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":95}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[885, 5309, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[24256, 20822, 143, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[157114, 150595, 861, 72], "data_percent":[69.1766, 33.1532, 70.5738, 21.0526]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[227120, 454240, 1220, 342]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Semi-streaming LSU", "details":[{"type":"text", "text":"Load with a private 32768 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":121}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":135}], [{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":142}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":145}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":186}]]}, {"name":"Load uses a Semi-streaming LSU", "details":[{"type":"text", "text":"Load with a private 32768 bit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "line":207}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["SGEMM_Kernel_3"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CGXFC9D6F27C7, c5p:c5p"]},{"name":"AOC Version","data":["17.1.0 Build 590"]},{"name":"Quartus Version","data":["17.1.0 Build 590"]},{"name":"Command","data":["aoc SGEMM_Kernel_3.cl -o SGEMM_Kernel_3.aocx -board=c5p -report -v -fp-relaxed -no-interleaving=default"]},{"name":"Reports Generated At", "data":["Tue Jul 14 09:14:01 2020"]}]}';
var warningsJSON='{"rows":[{"name":"Vectorized kernel contains loads/stores that cannot be vectorized. This might redu...","details":["Compiler Warning: Vectorized kernel contains loads/stores that cannot be vectorized. This might reduce performance."]}]}';
var fileJSON=[{"path":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "name":"SGEMM_Kernel_3.cl", "has_active_debug_locs":true, "absName":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/SGEMM_Kernel_3.cl", "content":"#include \"../host/inc/matrixMult.h\"\012#ifndef SIMD_WORK_ITEMS\012#define SIMD_WORK_ITEMS 8 // default value\012#endif\012/**************************************************************************************************\012Definicin de funciones de activacin:\012    - 0: Ninguna\012    - 1: relu(x)\012    - 2: sigmoid(x)\012    - 3: tan_h(x)\012    - 4: softmax(x)\012***************************************************************************************************/\012\012/*\012Funcin de activacion relu.\012Si x > 0  -> y = 1\012Si x <= 0 -> y = 0\012Entradas: \012    - x: Valor de entrada\012Salidas: \012    - y: Valor de salida\012*/\012inline float relu(float x) {\012    if (x > 0) {\012        return x;\012    }\012    else {\012        return 0.0;\012    }\012}\012\012\012inline float softmax(float x) {\012    return exp(x);\012}\012\012/*\012Funcin de activacion tangente hiperblica en funcin\012del nmero e.\012tanh(x)    = (1-e^(-2x)) / (1 + e^(-2x))\012tanh(x/2)  = (1-e^(-x)) / (1 + e^(-x)\012Entradas: \012    - x: Valor de entrada\012Salidas: \012    - y: Valor de salida\012*/\012inline float tan_h(float x, int control) {\012    x = -x;\012    if (control == 1) {\012        x = 2 * x;\012    }\012    x = softmax(x);\012    return ((1 - x) / (1 + x));\012}\012\012/*\012Funcin de activacion sigmoide.\012Se coge la mantissa y el exponente para operar \012mediante desplazamientos aritmeticos.\012sigmoid = (tan_h(x/2) + 1) / 2 = exp(tan_h(x/2) + 1) >> 1\012Entradas: \012    - x: Valor de entrada\012Salidas: \012    - y: Valor de salida\012*/ \012inline float sigmoid(float x) {\012    float arg = tan_h(x, 0);\012    return (arg + 1) * 0.5;\012}\012\012/* \012Mediante el argumento de entrada <act> se decide que funcin de activacin se aplica.\012Si act = 0 -> No se aplica funcin de activacin\012Si act = 1 -> Relu\012Si act = 2 -> Sigmoide = (tanh(x) / 2 ) + 1 = exp(tanh) >> 1 + 1\012Si act = 3 -> Tangente hiperblica: se toma de opencl directamente\012Si act = 4 -> Softmax\012*/\012__kernel \012__attribute((reqd_work_group_size(BLOCK_SIZE,BLOCK_SIZE,1)))\012__attribute((num_simd_work_items(SIMD_WORK_ITEMS)))\012void MatrixMult( // Input and output matrices\012                 __global float *restrict C,\012                 __global const float *restrict A,\012                 __global const float *restrict B,\012                 __global const float *restrict Bias,\012                 __global const int *restrict Mask,\012                 __global float *restrict sum,\012                 // __global float *restrict sum,\012                 // Widths of matrices.\012                 int A_width, int B_width,\012                 // Control of activation function & Bias\012                 int act, int ctrl_bias, int sftmx,\012                 int cnv, int zero_padding, int max_pooling)\012{\012\012    // Local storage for a block of input matrices A and B\012    __local float A_local[BLOCK_SIZE][BLOCK_SIZE];\012    __local float B_local[BLOCK_SIZE][BLOCK_SIZE];\012\012    // Block index\012    int block_x = get_group_id(0); // Dimensin de B_width\012    int block_y = get_group_id(1); // Dimensin de B_width\012\012    // Local ID index (offset within a block)\012    int local_x = get_local_id(0); // ndices para B_width\012    int local_y = get_local_id(1); // ndices para A_height\012    \012    // Compute loop bounds\012    int a_start = BLOCK_SIZE * block_y * A_width;\012\012    int b_start = BLOCK_SIZE * block_x;\012    int a_end   = a_start + A_width - 1;\012\012    float running_sum  = 0.0f; \012    float value        = 0.0f; // Valor obtenido despus de pasar por la funcin de activacin\012    int index, pos = 0;\012    float max_value = 0.0f;\012    \012    if (sftmx == 1) {\012        value = sum[0];\012    }\012    \012    // Compute the matrix multiplication result for this output element. Each\012    // loop iteration processes one block of the matrix.\012    for (int a = a_start, b = b_start; a <= a_end; a += BLOCK_SIZE, b += (BLOCK_SIZE * B_width)) {\012        // Load the matrices to local memory. Note that the (x, y) indices\012        // are swapped for A_local and B_local. This affects the reads from\012        // A_local and B_local below and result in more efficient hardware.\012        // This is actually an optimization that the compiler can perform,\012        // but is shown here for illustration purposes.\012        index = a + A_width * local_y + local_x;\012        if (cnv == 1) {\012            if (index != -1) {\012                A_local[local_y][local_x] = A[Mask[index]];\012            }\012            else {\012                A_local[local_y][local_x] = 0;\012            }\012        }\012        else {\012            A_local[local_y][local_x] = A[index];\012        }\012        if (sftmx == 0 && zero_padding == 0) {\012            B_local[local_x][local_y] = B[b + B_width * local_y + local_x];\012        }\012        // Wait for the entire block to be loaded.\012        barrier(CLK_LOCAL_MEM_FENCE);\012        \012        // Do the dot product accumulation within this block. Fully unroll the loop.\012        // As a result of the swap of indices above, memory accesses to\012        // A_local and B_local are very efficient because each loop iteration\012        // accesses consecutive elements. This can be seen by unrolling the\012        // loop and analyzing the regions that are loaded:\012        //  A_local[local_y][0..BLOCK_SIZE-1] and\012        //  B_local[local_x][0..BLOCK_SIZE-1]\012        if (sftmx == 0 && zero_padding == 1 && max_pooling == 0) {\012            running_sum = A_local[local_y][local_x];\012        }\012        else if (sftmx == 1 && zero_padding == 0 && max_pooling == 0) {\012            running_sum = A_local[local_y][local_x] * value;\012        }\012        else {\012            // #pragma unroll 2\012            for (int k = 0; k < BLOCK_SIZE; ++k)\012            {   \012                if (sftmx == 0 && zero_padding == 0 && max_pooling == 0) {\012                    running_sum += A_local[local_y][k] * B_local[local_x][k];\012                }\012                else if (sftmx == 0 && zero_padding == 0 && max_pooling == 1) {\012                    pos = index % BLOCK_SIZE;\012                    max_value = A_local[local_y][k];\012                    if (max_value > running_sum && pos == 0) {\012                        running_sum = max_value;\012                    }\012                }\012            }\012        }\012        barrier(CLK_LOCAL_MEM_FENCE);\012    }\012    // Se controla si se activa el bas o no. Si hay bas:\012    // Puede ser un valor constante o un vector pasado.\012    // En el caso de que haya un valor constante, \012    // const_bias ha de ser distinto de 0\012    if (ctrl_bias == 1) {\012        running_sum = running_sum + Bias[get_global_id(0)];\012    }\012    // Del argumento de funcin de activacin, <act> se decide a que funcin se enva \012    // mediante estructura switch/case\012    // Si act = 0 -> No se aplica funcin de activacin\012    // Si act = 1 -> Relu\012    // Si act = 2 -> Sigmoide = (tanh(x) / 2 ) + 1 = exp(tanh) >> 2 + 1\012    // Si act = 3 -> Tangente hiperblica: se toma de opencl directamente\012    // Si act = 4 -> Softmax\012    switch (act) \012    {\012        case 0: value = running_sum;           break;\012        case 1: value = relu(running_sum);     break;\012        case 2: value = sigmoid(running_sum);  break;\012        case 3: value = tan_h(running_sum, 1); break;\012        case 4: value = softmax(running_sum);  break;\012    }\012    \012    // Si se trata de la funcin softmax\012    \012    if (act == 4) {\012        sum[0] += value;\012    }\012    \012    C[get_global_id(1) * get_global_size(0) + get_global_id(0)] = value;\012}\012\012\012"}, {"path":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/device/../host/inc/matrixMult.h", "name":"matrixMult.h", "has_active_debug_locs":false, "absName":"/home/tf-diego/Escritorio/FPGA_SGEMM/Kernels/SGEMM/SGEMM/host/inc/matrixMult.h", "content":"// Copyright (C) 2013-2018 Altera Corporation, San Jose, California, USA. All rights reserved.\012// Permission is hereby granted, free of charge, to any person obtaining a copy of this\012// software and associated documentation files (the \"Software\"), to deal in the Software\012// without restriction, including without limitation the rights to use, copy, modify, merge,\012// publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to\012// whom the Software is furnished to do so, subject to the following conditions:\012// The above copyright notice and this permission notice shall be included in all copies or\012// substantial portions of the Software.\012// \012// THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND,\012// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES\012// OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND\012// NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT\012// HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,\012// WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING\012// FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR\012// OTHER DEALINGS IN THE SOFTWARE.\012// \012// This agreement shall be governed in all respects by the laws of the State of California and\012// by the laws of the United States of America.\012\012#ifndef MATRIXMULT_H\012#define MATRIXMULT_H\012\012// Block size. Affects the kernel, so if this value changes, the kernel\012// needs to be recompiled.\012#ifndef BLOCK_SIZE\012#define BLOCK_SIZE 16 // default value\012#endif\012\012// Valor mximo de tamao de la memoria local para el tipo float\012/*\012#ifndef MAX_LOCAL_SIZE\012#define MAX_LOCAL_SIZE 4096\012#endif\012*/\012\012#endif\012\012"}];