--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml adder.twx adder.ncd -o adder.twr adder.pcf

Design file:              adder.ncd
Physical constraint file: adder.pcf
Device,package,speed:     xa3s50,vqg100,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    3.417(R)|   -1.176(R)|Clk_BUFGP         |   0.000|
A<1>        |    3.418(R)|   -1.178(R)|Clk_BUFGP         |   0.000|
A<2>        |    3.414(R)|   -1.173(R)|Clk_BUFGP         |   0.000|
A<3>        |    3.412(R)|   -1.170(R)|Clk_BUFGP         |   0.000|
B<0>        |    3.389(R)|   -1.143(R)|Clk_BUFGP         |   0.000|
B<1>        |    3.421(R)|   -1.180(R)|Clk_BUFGP         |   0.000|
B<2>        |    3.412(R)|   -1.170(R)|Clk_BUFGP         |   0.000|
B<3>        |    3.414(R)|   -1.173(R)|Clk_BUFGP         |   0.000|
En          |    2.486(R)|    1.056(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Overflow    |   11.702(R)|Clk_BUFGP         |   0.000|
Sum<0>      |   10.039(R)|Clk_BUFGP         |   0.000|
Sum<1>      |   10.066(R)|Clk_BUFGP         |   0.000|
Sum<2>      |   10.329(R)|Clk_BUFGP         |   0.000|
Sum<3>      |   10.973(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Oct 26 23:05:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 121 MB



