Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Aug 15 20:03:56 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |              31 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+----------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal     |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------+------------------------+----------------------+------------------+----------------+
|  rr/RB0             |                        |                      |                1 |              1 |
| ~vga/R2_reg_i_6_n_0 |                        |                      |                1 |              1 |
| ~vga/red_reg[3]     |                        |                      |                1 |              1 |
|  clk60_BUFG         |                        |                      |                4 |              7 |
|  clk60_BUFG         | rr/X_ball[9]_i_2_n_0   | rr/X_ball[9]_i_1_n_0 |                4 |              9 |
|  xxx/inst/clk_out1  | vga/vsenable           |                      |                5 |             10 |
|  clk60_BUFG         | rr/Y_paddle[9]_i_1_n_0 |                      |                6 |             10 |
|  xxx/inst/clk_out1  |                        |                      |                6 |             11 |
|  clk60_BUFG         | rr/Y_ball[10]_i_1_n_0  |                      |                7 |             11 |
|  clk60_BUFG         | vga/Y_paddle2_reg[2]   | vga/Y_paddle2_reg[7] |                5 |             11 |
|  clk_IBUF_BUFG      |                        |                      |               11 |             18 |
|  clk_IBUF_BUFG      |                        | c33/clear            |                7 |             25 |
+---------------------+------------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 7      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     3 |
| 16+    |                     2 |
+--------+-----------------------+


