// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module covariance_covariance_Pipeline_VITIS_LOOP_11_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        data_q0,
        data_address1,
        data_ce1,
        data_we1,
        data_d1,
        data_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] data_address0;
output   data_ce0;
output   data_we0;
output  [31:0] data_d0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
output   data_we1;
output  [31:0] data_d1;
input  [31:0] data_q1;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg data_we0;
reg[31:0] data_d0;
reg[9:0] data_address1;
reg data_ce1;
reg data_we1;
reg[31:0] data_d1;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state53_pp0_stage20_iter1;
wire    ap_block_pp0_stage20_subdone;
reg   [0:0] icmp_ln11_reg_1128;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_subdone;
reg   [5:0] j_2_reg_1112;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state33_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln11_fu_353_p2;
wire  signed [5:0] xor_ln14_fu_359_p2;
reg  signed [5:0] xor_ln14_reg_1132;
wire  signed [6:0] tmp_cast_fu_365_p3;
reg  signed [6:0] tmp_cast_reg_1140;
reg   [9:0] data_addr_30_reg_1147;
reg   [9:0] data_addr_30_reg_1147_pp0_iter1_reg;
reg   [9:0] data_addr_31_reg_1152;
reg   [9:0] data_addr_31_reg_1152_pp0_iter1_reg;
reg   [9:0] data_addr_6_reg_1157;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state34_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [9:0] data_addr_7_reg_1162;
reg   [31:0] data_load_30_reg_1167;
wire   [30:0] trunc_ln14_30_fu_407_p1;
reg   [30:0] trunc_ln14_30_reg_1172;
reg   [31:0] data_load_31_reg_1177;
wire   [30:0] trunc_ln14_31_fu_411_p1;
reg   [30:0] trunc_ln14_31_reg_1182;
reg   [9:0] data_addr_14_reg_1187;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state35_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [9:0] data_addr_15_reg_1192;
reg   [31:0] data_load_6_reg_1197;
wire   [30:0] trunc_ln14_6_fu_431_p1;
reg   [30:0] trunc_ln14_6_reg_1202;
reg   [31:0] data_load_7_reg_1207;
wire   [30:0] trunc_ln14_7_fu_435_p1;
reg   [30:0] trunc_ln14_7_reg_1212;
wire   [30:0] add_ln15_27_fu_439_p2;
reg   [30:0] add_ln15_27_reg_1217;
reg   [9:0] data_addr_18_reg_1222;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state36_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [9:0] data_addr_22_reg_1227;
reg   [9:0] data_addr_22_reg_1227_pp0_iter1_reg;
reg   [31:0] data_load_14_reg_1233;
wire   [30:0] trunc_ln14_14_fu_467_p1;
reg   [30:0] trunc_ln14_14_reg_1238;
reg   [31:0] data_load_15_reg_1243;
wire   [30:0] trunc_ln14_15_fu_471_p1;
reg   [30:0] trunc_ln14_15_reg_1248;
wire   [30:0] add_ln15_5_fu_475_p2;
reg   [30:0] add_ln15_5_reg_1253;
wire   [9:0] zext_ln14_fu_479_p1;
reg   [9:0] zext_ln14_reg_1258;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state37_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire  signed [8:0] tmp_3_cast_fu_482_p3;
reg  signed [8:0] tmp_3_cast_reg_1265;
wire  signed [8:0] tmp_4_cast_fu_489_p3;
reg  signed [8:0] tmp_4_cast_reg_1270;
wire   [9:0] add_ln14_4_fu_496_p2;
reg   [9:0] add_ln14_4_reg_1275;
reg   [9:0] data_addr_24_reg_1280;
reg   [9:0] data_addr_24_reg_1280_pp0_iter1_reg;
reg   [9:0] data_addr_26_reg_1285;
reg   [9:0] data_addr_26_reg_1285_pp0_iter1_reg;
reg   [31:0] data_load_18_reg_1291;
wire   [30:0] trunc_ln14_18_fu_520_p1;
reg   [30:0] trunc_ln14_18_reg_1296;
reg   [31:0] data_load_22_reg_1301;
wire   [30:0] trunc_ln14_22_fu_524_p1;
reg   [30:0] trunc_ln14_22_reg_1306;
wire   [30:0] add_ln15_12_fu_528_p2;
reg   [30:0] add_ln15_12_reg_1311;
wire   [8:0] zext_ln14_2_fu_532_p1;
reg   [8:0] zext_ln14_2_reg_1316;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state38_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire  signed [7:0] tmp_1_cast_fu_535_p3;
reg  signed [7:0] tmp_1_cast_reg_1321;
wire  signed [8:0] add_ln14_1_fu_542_p2;
reg  signed [8:0] add_ln14_1_reg_1327;
reg   [9:0] data_addr_19_reg_1333;
wire   [9:0] add_ln14_6_fu_552_p2;
reg   [9:0] add_ln14_6_reg_1339;
reg   [9:0] data_addr_28_reg_1344;
reg   [9:0] data_addr_28_reg_1344_pp0_iter1_reg;
reg   [31:0] data_load_24_reg_1350;
wire   [30:0] trunc_ln14_24_fu_566_p1;
reg   [30:0] trunc_ln14_24_reg_1355;
reg   [31:0] data_load_26_reg_1360;
wire   [30:0] trunc_ln14_26_fu_570_p1;
reg   [30:0] trunc_ln14_26_reg_1365;
wire  signed [7:0] add_ln14_fu_577_p2;
reg  signed [7:0] add_ln14_reg_1370;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state39_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire  signed [8:0] add_ln14_2_fu_583_p2;
reg  signed [8:0] add_ln14_2_reg_1377;
reg   [9:0] data_addr_23_reg_1383;
reg   [9:0] data_addr_23_reg_1383_pp0_iter1_reg;
reg   [9:0] data_addr_25_reg_1389;
reg   [9:0] data_addr_25_reg_1389_pp0_iter1_reg;
reg   [31:0] data_load_19_reg_1394;
wire   [30:0] trunc_ln14_19_fu_600_p1;
reg   [30:0] trunc_ln14_19_reg_1399;
reg   [31:0] data_load_28_reg_1404;
wire   [30:0] trunc_ln14_28_fu_604_p1;
reg   [30:0] trunc_ln14_28_reg_1409;
reg   [9:0] data_addr_27_reg_1414;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state40_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
reg   [9:0] data_addr_27_reg_1414_pp0_iter1_reg;
reg   [9:0] data_addr_29_reg_1420;
reg   [9:0] data_addr_29_reg_1420_pp0_iter1_reg;
reg   [31:0] data_load_23_reg_1425;
wire   [30:0] trunc_ln14_23_fu_624_p1;
reg   [30:0] trunc_ln14_23_reg_1430;
reg   [31:0] data_load_25_reg_1435;
wire   [30:0] trunc_ln14_25_fu_628_p1;
reg   [30:0] trunc_ln14_25_reg_1440;
wire   [30:0] add_ln15_17_fu_632_p2;
reg   [30:0] add_ln15_17_reg_1445;
reg   [9:0] data_addr_reg_1450;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state41_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg   [9:0] data_addr_1_reg_1455;
reg   [31:0] data_load_27_reg_1460;
wire   [30:0] trunc_ln14_27_fu_644_p1;
reg   [30:0] trunc_ln14_27_reg_1465;
reg   [31:0] data_load_29_reg_1470;
wire   [30:0] trunc_ln14_29_fu_648_p1;
reg   [30:0] trunc_ln14_29_reg_1475;
wire   [30:0] add_ln15_20_fu_652_p2;
reg   [30:0] add_ln15_20_reg_1480;
wire   [30:0] add_ln15_23_fu_656_p2;
reg   [30:0] add_ln15_23_reg_1485;
reg   [9:0] data_addr_2_reg_1490;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state42_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [9:0] data_addr_3_reg_1495;
reg   [31:0] data_load_reg_1500;
reg   [31:0] data_load_1_reg_1505;
wire   [30:0] trunc_ln14_fu_672_p1;
reg   [30:0] trunc_ln14_reg_1510;
wire   [30:0] trunc_ln14_1_fu_676_p1;
reg   [30:0] trunc_ln14_1_reg_1515;
wire   [30:0] add_ln15_24_fu_680_p2;
reg   [30:0] add_ln15_24_reg_1520;
wire   [30:0] add_ln15_28_fu_688_p2;
reg   [30:0] add_ln15_28_reg_1525;
reg   [9:0] data_addr_4_reg_1530;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state43_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
reg   [9:0] data_addr_8_reg_1535;
reg   [31:0] data_load_2_reg_1541;
wire   [30:0] trunc_ln14_2_fu_701_p1;
reg   [30:0] trunc_ln14_2_reg_1546;
reg   [31:0] data_load_3_reg_1551;
wire   [30:0] trunc_ln14_3_fu_705_p1;
reg   [30:0] trunc_ln14_3_reg_1556;
wire   [30:0] add_ln15_1_fu_709_p2;
reg   [30:0] add_ln15_1_reg_1561;
wire   [30:0] add_ln15_29_fu_717_p2;
reg   [30:0] add_ln15_29_reg_1566;
reg   [9:0] data_addr_10_reg_1571;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state44_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
reg   [9:0] data_addr_12_reg_1576;
reg   [31:0] data_load_4_reg_1582;
wire   [30:0] trunc_ln14_4_fu_734_p1;
reg   [30:0] trunc_ln14_4_reg_1587;
reg   [31:0] data_load_8_reg_1592;
wire   [30:0] trunc_ln14_8_fu_738_p1;
reg   [30:0] trunc_ln14_8_reg_1597;
wire   [30:0] add_ln15_2_fu_742_p2;
reg   [30:0] add_ln15_2_reg_1602;
reg   [9:0] data_addr_16_reg_1607;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state45_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
reg   [9:0] data_addr_20_reg_1612;
reg   [31:0] data_load_10_reg_1618;
wire   [30:0] trunc_ln14_10_fu_775_p1;
reg   [30:0] trunc_ln14_10_reg_1623;
reg   [31:0] data_load_12_reg_1628;
wire   [30:0] trunc_ln14_12_fu_779_p1;
reg   [30:0] trunc_ln14_12_reg_1633;
reg   [9:0] data_addr_5_reg_1638;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state46_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
reg   [9:0] data_addr_9_reg_1644;
reg   [31:0] data_load_16_reg_1649;
wire   [30:0] trunc_ln14_16_fu_796_p1;
reg   [30:0] trunc_ln14_16_reg_1654;
reg   [31:0] data_load_20_reg_1659;
wire   [30:0] trunc_ln14_20_fu_800_p1;
reg   [30:0] trunc_ln14_20_reg_1664;
reg   [9:0] data_addr_11_reg_1669;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state47_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
reg   [9:0] data_addr_13_reg_1675;
wire   [9:0] add_ln14_3_fu_816_p2;
reg   [9:0] add_ln14_3_reg_1680;
wire   [9:0] add_ln14_5_fu_821_p2;
reg   [9:0] add_ln14_5_reg_1685;
reg   [31:0] data_load_5_reg_1690;
wire   [30:0] trunc_ln14_5_fu_826_p1;
reg   [30:0] trunc_ln14_5_reg_1695;
reg   [31:0] data_load_9_reg_1700;
wire   [30:0] trunc_ln14_9_fu_830_p1;
reg   [30:0] trunc_ln14_9_reg_1705;
reg   [9:0] data_addr_17_reg_1710;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state48_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
reg   [9:0] data_addr_21_reg_1716;
reg   [31:0] data_load_11_reg_1721;
wire   [30:0] trunc_ln14_11_fu_842_p1;
reg   [30:0] trunc_ln14_11_reg_1726;
reg   [31:0] data_load_13_reg_1731;
wire   [30:0] trunc_ln14_13_fu_846_p1;
reg   [30:0] trunc_ln14_13_reg_1736;
wire   [30:0] add_ln15_6_fu_854_p2;
reg   [30:0] add_ln15_6_reg_1741;
wire   [30:0] add_ln15_8_fu_859_p2;
reg   [30:0] add_ln15_8_reg_1746;
reg   [31:0] data_load_17_reg_1751;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state49_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
wire   [30:0] trunc_ln14_17_fu_863_p1;
reg   [30:0] trunc_ln14_17_reg_1756;
reg   [31:0] data_load_21_reg_1761;
wire   [30:0] trunc_ln14_21_fu_867_p1;
reg   [30:0] trunc_ln14_21_reg_1766;
wire   [30:0] add_ln15_7_fu_875_p2;
reg   [30:0] add_ln15_7_reg_1771;
wire   [30:0] add_ln15_9_fu_880_p2;
reg   [30:0] add_ln15_9_reg_1776;
wire   [30:0] add_ln15_13_fu_888_p2;
reg   [30:0] add_ln15_13_reg_1781;
wire   [30:0] add_ln15_14_fu_897_p2;
reg   [30:0] add_ln15_14_reg_1786;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state50_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire   [30:0] add_ln15_18_fu_906_p2;
reg   [30:0] add_ln15_18_reg_1791;
wire   [30:0] add_ln15_21_fu_915_p2;
reg   [30:0] add_ln15_21_reg_1796;
wire   [30:0] add_ln15_30_fu_924_p2;
reg   [30:0] add_ln15_30_reg_1801;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state51_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_11001;
wire   [30:0] add_ln15_fu_933_p2;
reg   [30:0] add_ln15_reg_1806;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state52_pp0_stage19_iter1;
wire    ap_block_pp0_stage19_11001;
wire   [31:0] sub_ln17_fu_945_p2;
reg   [31:0] sub_ln17_reg_1811;
wire    ap_block_pp0_stage20_11001;
wire   [31:0] sub_ln17_1_fu_950_p2;
reg   [31:0] sub_ln17_1_reg_1816;
wire   [31:0] sub_ln17_2_fu_955_p2;
reg   [31:0] sub_ln17_2_reg_1821;
wire   [31:0] sub_ln17_3_fu_960_p2;
reg   [31:0] sub_ln17_3_reg_1826;
wire   [31:0] sub_ln17_4_fu_965_p2;
reg   [31:0] sub_ln17_4_reg_1831;
wire   [31:0] sub_ln17_5_fu_970_p2;
reg   [31:0] sub_ln17_5_reg_1836;
wire   [31:0] sub_ln17_6_fu_975_p2;
reg   [31:0] sub_ln17_6_reg_1841;
wire   [31:0] sub_ln17_7_fu_980_p2;
reg   [31:0] sub_ln17_7_reg_1846;
wire   [31:0] sub_ln17_8_fu_985_p2;
reg   [31:0] sub_ln17_8_reg_1851;
wire   [31:0] sub_ln17_9_fu_990_p2;
reg   [31:0] sub_ln17_9_reg_1856;
wire   [31:0] sub_ln17_10_fu_995_p2;
reg   [31:0] sub_ln17_10_reg_1861;
wire   [31:0] sub_ln17_11_fu_1000_p2;
reg   [31:0] sub_ln17_11_reg_1866;
wire   [31:0] sub_ln17_12_fu_1005_p2;
reg   [31:0] sub_ln17_12_reg_1871;
wire   [31:0] sub_ln17_13_fu_1010_p2;
reg   [31:0] sub_ln17_13_reg_1876;
wire   [31:0] sub_ln17_14_fu_1015_p2;
reg   [31:0] sub_ln17_14_reg_1881;
wire   [31:0] sub_ln17_15_fu_1020_p2;
reg   [31:0] sub_ln17_15_reg_1886;
wire   [31:0] sub_ln17_16_fu_1025_p2;
reg   [31:0] sub_ln17_16_reg_1891;
wire   [31:0] sub_ln17_17_fu_1030_p2;
reg   [31:0] sub_ln17_17_reg_1896;
wire   [31:0] sub_ln17_18_fu_1035_p2;
reg   [31:0] sub_ln17_18_reg_1901;
wire   [31:0] sub_ln17_19_fu_1040_p2;
reg   [31:0] sub_ln17_19_reg_1906;
wire   [31:0] sub_ln17_20_fu_1045_p2;
reg   [31:0] sub_ln17_20_reg_1911;
wire   [31:0] sub_ln17_21_fu_1050_p2;
reg   [31:0] sub_ln17_21_reg_1916;
wire   [31:0] sub_ln17_22_fu_1055_p2;
reg   [31:0] sub_ln17_22_reg_1921;
wire   [31:0] sub_ln17_23_fu_1060_p2;
reg   [31:0] sub_ln17_23_reg_1926;
wire   [31:0] sub_ln17_24_fu_1065_p2;
reg   [31:0] sub_ln17_24_reg_1931;
wire   [31:0] sub_ln17_25_fu_1070_p2;
reg   [31:0] sub_ln17_25_reg_1936;
wire   [31:0] sub_ln17_26_fu_1075_p2;
reg   [31:0] sub_ln17_26_reg_1941;
wire   [31:0] sub_ln17_27_fu_1080_p2;
reg   [31:0] sub_ln17_27_reg_1946;
wire   [31:0] sub_ln17_28_fu_1085_p2;
reg   [31:0] sub_ln17_28_reg_1951;
wire   [31:0] sub_ln17_29_fu_1090_p2;
reg   [31:0] sub_ln17_29_reg_1956;
wire   [31:0] sub_ln17_30_fu_1095_p2;
reg   [31:0] sub_ln17_30_reg_1961;
wire   [31:0] sub_ln17_31_fu_1100_p2;
reg   [31:0] sub_ln17_31_reg_1966;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln14_32_fu_377_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln14_33_fu_386_p1;
wire   [63:0] zext_ln14_8_fu_394_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln14_9_fu_402_p1;
wire   [63:0] zext_ln14_16_fu_418_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln14_17_fu_426_p1;
wire   [63:0] zext_ln14_20_fu_450_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln14_24_fu_462_p1;
wire   [63:0] zext_ln14_26_fu_506_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln14_28_fu_515_p1;
wire   [63:0] zext_ln14_21_fu_548_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln14_30_fu_561_p1;
wire   [63:0] zext_ln14_25_fu_588_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln14_27_fu_595_p1;
wire   [63:0] zext_ln14_29_fu_611_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln14_31_fu_619_p1;
wire   [63:0] j_cast_fu_636_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln14_3_fu_640_p1;
wire   [63:0] zext_ln14_4_fu_660_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln14_5_fu_667_p1;
wire   [63:0] zext_ln14_6_fu_693_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln14_10_fu_697_p1;
wire   [63:0] zext_ln14_12_fu_722_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln14_14_fu_729_p1;
wire   [63:0] zext_ln14_18_fu_758_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln14_22_fu_770_p1;
wire   [63:0] zext_ln14_7_fu_788_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln14_11_fu_792_p1;
wire   [63:0] zext_ln14_13_fu_804_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln14_15_fu_811_p1;
wire   [63:0] zext_ln14_19_fu_834_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln14_23_fu_838_p1;
reg   [5:0] j_fu_76;
wire   [5:0] add_ln11_fu_746_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_2;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage30;
wire    ap_block_pp0_stage31_11001;
wire    ap_block_pp0_stage31;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage20;
wire  signed [9:0] sext_ln14_13_fu_373_p1;
wire  signed [9:0] sext_ln14_14_fu_382_p1;
wire  signed [7:0] sext_ln14_1_fu_391_p1;
wire  signed [7:0] sext_ln14_2_fu_399_p1;
wire  signed [8:0] sext_ln14_5_fu_415_p1;
wire  signed [8:0] sext_ln14_6_fu_423_p1;
wire   [9:0] tmp_8_cast_fu_443_p3;
wire   [9:0] tmp_10_cast_fu_455_p3;
wire  signed [9:0] sext_ln14_7_fu_502_p1;
wire  signed [9:0] sext_ln14_9_fu_511_p1;
wire  signed [9:0] sext_ln14_11_fu_557_p1;
wire   [7:0] zext_ln14_1_fu_574_p1;
wire  signed [9:0] sext_ln14_8_fu_592_p1;
wire  signed [9:0] sext_ln14_10_fu_608_p1;
wire  signed [9:0] sext_ln14_12_fu_616_p1;
wire  signed [6:0] sext_ln14_fu_664_p1;
wire   [30:0] add_ln15_26_fu_684_p2;
wire   [30:0] add_ln15_25_fu_713_p2;
wire  signed [8:0] sext_ln14_3_fu_726_p1;
wire   [9:0] tmp_7_cast_fu_751_p3;
wire   [9:0] tmp_9_cast_fu_763_p3;
wire  signed [8:0] sext_ln14_4_fu_808_p1;
wire   [30:0] add_ln15_4_fu_850_p2;
wire   [30:0] add_ln15_3_fu_871_p2;
wire   [30:0] add_ln15_11_fu_884_p2;
wire   [30:0] add_ln15_10_fu_893_p2;
wire   [30:0] add_ln15_16_fu_902_p2;
wire   [30:0] add_ln15_19_fu_911_p2;
wire   [30:0] add_ln15_22_fu_920_p2;
wire   [30:0] add_ln15_15_fu_929_p2;
wire   [31:0] m_fu_938_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [31:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

covariance_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_76 <= 6'd0;
    end else if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        j_fu_76 <= add_ln11_fu_746_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln14_1_reg_1327 <= add_ln14_1_fu_542_p2;
        add_ln14_6_reg_1339 <= add_ln14_6_fu_552_p2;
        data_addr_19_reg_1333 <= zext_ln14_21_fu_548_p1;
        data_addr_28_reg_1344[5 : 0] <= zext_ln14_30_fu_561_p1[5 : 0];
        tmp_1_cast_reg_1321[5 : 0] <= tmp_1_cast_fu_535_p3[5 : 0];
        trunc_ln14_24_reg_1355 <= trunc_ln14_24_fu_566_p1;
        trunc_ln14_26_reg_1365 <= trunc_ln14_26_fu_570_p1;
        zext_ln14_2_reg_1316[5 : 0] <= zext_ln14_2_fu_532_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln14_2_reg_1377 <= add_ln14_2_fu_583_p2;
        add_ln14_reg_1370 <= add_ln14_fu_577_p2;
        data_addr_23_reg_1383 <= zext_ln14_25_fu_588_p1;
        data_addr_25_reg_1389 <= zext_ln14_27_fu_595_p1;
        trunc_ln14_19_reg_1399 <= trunc_ln14_19_fu_600_p1;
        trunc_ln14_28_reg_1409 <= trunc_ln14_28_fu_604_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln14_3_reg_1680 <= add_ln14_3_fu_816_p2;
        add_ln14_5_reg_1685 <= add_ln14_5_fu_821_p2;
        data_addr_11_reg_1669[8 : 0] <= zext_ln14_13_fu_804_p1[8 : 0];
        data_addr_13_reg_1675[8 : 0] <= zext_ln14_15_fu_811_p1[8 : 0];
        trunc_ln14_5_reg_1695 <= trunc_ln14_5_fu_826_p1;
        trunc_ln14_9_reg_1705 <= trunc_ln14_9_fu_830_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln14_4_reg_1275 <= add_ln14_4_fu_496_p2;
        add_ln15_12_reg_1311 <= add_ln15_12_fu_528_p2;
        data_addr_24_reg_1280[5 : 0] <= zext_ln14_26_fu_506_p1[5 : 0];
        data_addr_26_reg_1285[5 : 0] <= zext_ln14_28_fu_515_p1[5 : 0];
        tmp_3_cast_reg_1265[5 : 0] <= tmp_3_cast_fu_482_p3[5 : 0];
        tmp_4_cast_reg_1270[5 : 0] <= tmp_4_cast_fu_489_p3[5 : 0];
        trunc_ln14_18_reg_1296 <= trunc_ln14_18_fu_520_p1;
        trunc_ln14_22_reg_1306 <= trunc_ln14_22_fu_524_p1;
        zext_ln14_reg_1258[5 : 0] <= zext_ln14_fu_479_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln15_13_reg_1781 <= add_ln15_13_fu_888_p2;
        add_ln15_7_reg_1771 <= add_ln15_7_fu_875_p2;
        add_ln15_9_reg_1776 <= add_ln15_9_fu_880_p2;
        trunc_ln14_17_reg_1756 <= trunc_ln14_17_fu_863_p1;
        trunc_ln14_21_reg_1766 <= trunc_ln14_21_fu_867_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln15_14_reg_1786 <= add_ln15_14_fu_897_p2;
        add_ln15_18_reg_1791 <= add_ln15_18_fu_906_p2;
        add_ln15_21_reg_1796 <= add_ln15_21_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln15_17_reg_1445 <= add_ln15_17_fu_632_p2;
        data_addr_27_reg_1414 <= zext_ln14_29_fu_611_p1;
        data_addr_29_reg_1420 <= zext_ln14_31_fu_619_p1;
        trunc_ln14_23_reg_1430 <= trunc_ln14_23_fu_624_p1;
        trunc_ln14_25_reg_1440 <= trunc_ln14_25_fu_628_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln15_1_reg_1561 <= add_ln15_1_fu_709_p2;
        add_ln15_29_reg_1566 <= add_ln15_29_fu_717_p2;
        data_addr_4_reg_1530[5 : 0] <= zext_ln14_6_fu_693_p1[5 : 0];
        data_addr_8_reg_1535[5 : 0] <= zext_ln14_10_fu_697_p1[5 : 0];
        trunc_ln14_2_reg_1546 <= trunc_ln14_2_fu_701_p1;
        trunc_ln14_3_reg_1556 <= trunc_ln14_3_fu_705_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln15_20_reg_1480 <= add_ln15_20_fu_652_p2;
        add_ln15_23_reg_1485 <= add_ln15_23_fu_656_p2;
        data_addr_1_reg_1455[5 : 0] <= zext_ln14_3_fu_640_p1[5 : 0];
        data_addr_reg_1450[5 : 0] <= j_cast_fu_636_p1[5 : 0];
        trunc_ln14_27_reg_1465 <= trunc_ln14_27_fu_644_p1;
        trunc_ln14_29_reg_1475 <= trunc_ln14_29_fu_648_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln15_24_reg_1520 <= add_ln15_24_fu_680_p2;
        add_ln15_28_reg_1525 <= add_ln15_28_fu_688_p2;
        data_addr_2_reg_1490[5 : 0] <= zext_ln14_4_fu_660_p1[5 : 0];
        data_addr_3_reg_1495[6 : 0] <= zext_ln14_5_fu_667_p1[6 : 0];
        trunc_ln14_1_reg_1515 <= trunc_ln14_1_fu_676_p1;
        trunc_ln14_reg_1510 <= trunc_ln14_fu_672_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln15_27_reg_1217 <= add_ln15_27_fu_439_p2;
        data_addr_14_reg_1187[5 : 0] <= zext_ln14_16_fu_418_p1[5 : 0];
        data_addr_15_reg_1192[8 : 0] <= zext_ln14_17_fu_426_p1[8 : 0];
        trunc_ln14_6_reg_1202 <= trunc_ln14_6_fu_431_p1;
        trunc_ln14_7_reg_1212 <= trunc_ln14_7_fu_435_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln15_2_reg_1602 <= add_ln15_2_fu_742_p2;
        data_addr_10_reg_1571[5 : 0] <= zext_ln14_12_fu_722_p1[5 : 0];
        data_addr_12_reg_1576[5 : 0] <= zext_ln14_14_fu_729_p1[5 : 0];
        trunc_ln14_4_reg_1587 <= trunc_ln14_4_fu_734_p1;
        trunc_ln14_8_reg_1597 <= trunc_ln14_8_fu_738_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln15_30_reg_1801 <= add_ln15_30_fu_924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln15_5_reg_1253 <= add_ln15_5_fu_475_p2;
        data_addr_18_reg_1222[5 : 0] <= zext_ln14_20_fu_450_p1[5 : 0];
        data_addr_22_reg_1227[5 : 0] <= zext_ln14_24_fu_462_p1[5 : 0];
        trunc_ln14_14_reg_1238 <= trunc_ln14_14_fu_467_p1;
        trunc_ln14_15_reg_1248 <= trunc_ln14_15_fu_471_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln15_6_reg_1741 <= add_ln15_6_fu_854_p2;
        add_ln15_8_reg_1746 <= add_ln15_8_fu_859_p2;
        data_addr_17_reg_1710 <= zext_ln14_19_fu_834_p1;
        data_addr_21_reg_1716 <= zext_ln14_23_fu_838_p1;
        trunc_ln14_11_reg_1726 <= trunc_ln14_11_fu_842_p1;
        trunc_ln14_13_reg_1736 <= trunc_ln14_13_fu_846_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        add_ln15_reg_1806 <= add_ln15_fu_933_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_addr_16_reg_1607[5 : 0] <= zext_ln14_18_fu_758_p1[5 : 0];
        data_addr_20_reg_1612[5 : 0] <= zext_ln14_22_fu_770_p1[5 : 0];
        trunc_ln14_10_reg_1623 <= trunc_ln14_10_fu_775_p1;
        trunc_ln14_12_reg_1633 <= trunc_ln14_12_fu_779_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_addr_22_reg_1227_pp0_iter1_reg[5 : 0] <= data_addr_22_reg_1227[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_addr_23_reg_1383_pp0_iter1_reg <= data_addr_23_reg_1383;
        data_addr_25_reg_1389_pp0_iter1_reg <= data_addr_25_reg_1389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_addr_24_reg_1280_pp0_iter1_reg[5 : 0] <= data_addr_24_reg_1280[5 : 0];
        data_addr_26_reg_1285_pp0_iter1_reg[5 : 0] <= data_addr_26_reg_1285[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_addr_27_reg_1414_pp0_iter1_reg <= data_addr_27_reg_1414;
        data_addr_29_reg_1420_pp0_iter1_reg <= data_addr_29_reg_1420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_addr_28_reg_1344_pp0_iter1_reg[5 : 0] <= data_addr_28_reg_1344[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln11_fu_353_p2 == 1'd0))) begin
        data_addr_30_reg_1147[5 : 0] <= zext_ln14_32_fu_377_p1[5 : 0];
        data_addr_31_reg_1152 <= zext_ln14_33_fu_386_p1;
        tmp_cast_reg_1140[5 : 0] <= tmp_cast_fu_365_p3[5 : 0];
        xor_ln14_reg_1132 <= xor_ln14_fu_359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_addr_30_reg_1147_pp0_iter1_reg[5 : 0] <= data_addr_30_reg_1147[5 : 0];
        data_addr_31_reg_1152_pp0_iter1_reg <= data_addr_31_reg_1152;
        icmp_ln11_reg_1128 <= icmp_ln11_fu_353_p2;
        j_2_reg_1112 <= ap_sig_allocacmp_j_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_addr_5_reg_1638[7 : 0] <= zext_ln14_7_fu_788_p1[7 : 0];
        data_addr_9_reg_1644[8 : 0] <= zext_ln14_11_fu_792_p1[8 : 0];
        trunc_ln14_16_reg_1654 <= trunc_ln14_16_fu_796_p1;
        trunc_ln14_20_reg_1664 <= trunc_ln14_20_fu_800_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_addr_6_reg_1157[5 : 0] <= zext_ln14_8_fu_394_p1[5 : 0];
        data_addr_7_reg_1162[7 : 0] <= zext_ln14_9_fu_402_p1[7 : 0];
        trunc_ln14_30_reg_1172 <= trunc_ln14_30_fu_407_p1;
        trunc_ln14_31_reg_1182 <= trunc_ln14_31_fu_411_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_load_10_reg_1618 <= data_q1;
        data_load_12_reg_1628 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        data_load_11_reg_1721 <= data_q1;
        data_load_13_reg_1731 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_load_14_reg_1233 <= data_q1;
        data_load_15_reg_1243 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_load_16_reg_1649 <= data_q1;
        data_load_20_reg_1659 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_load_17_reg_1751 <= data_q1;
        data_load_21_reg_1761 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_load_18_reg_1291 <= data_q1;
        data_load_22_reg_1301 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_load_19_reg_1394 <= data_q1;
        data_load_28_reg_1404 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_load_1_reg_1505 <= data_q0;
        data_load_reg_1500 <= data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_load_23_reg_1425 <= data_q1;
        data_load_25_reg_1435 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_load_24_reg_1350 <= data_q1;
        data_load_26_reg_1360 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_load_27_reg_1460 <= data_q1;
        data_load_29_reg_1470 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_load_2_reg_1541 <= data_q1;
        data_load_3_reg_1551 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_load_30_reg_1167 <= data_q1;
        data_load_31_reg_1177 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_load_4_reg_1582 <= data_q1;
        data_load_8_reg_1592 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        data_load_5_reg_1690 <= data_q1;
        data_load_9_reg_1700 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_load_6_reg_1197 <= data_q1;
        data_load_7_reg_1207 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        sub_ln17_10_reg_1861 <= sub_ln17_10_fu_995_p2;
        sub_ln17_11_reg_1866 <= sub_ln17_11_fu_1000_p2;
        sub_ln17_12_reg_1871 <= sub_ln17_12_fu_1005_p2;
        sub_ln17_13_reg_1876 <= sub_ln17_13_fu_1010_p2;
        sub_ln17_14_reg_1881 <= sub_ln17_14_fu_1015_p2;
        sub_ln17_15_reg_1886 <= sub_ln17_15_fu_1020_p2;
        sub_ln17_16_reg_1891 <= sub_ln17_16_fu_1025_p2;
        sub_ln17_17_reg_1896 <= sub_ln17_17_fu_1030_p2;
        sub_ln17_18_reg_1901 <= sub_ln17_18_fu_1035_p2;
        sub_ln17_19_reg_1906 <= sub_ln17_19_fu_1040_p2;
        sub_ln17_1_reg_1816 <= sub_ln17_1_fu_950_p2;
        sub_ln17_20_reg_1911 <= sub_ln17_20_fu_1045_p2;
        sub_ln17_21_reg_1916 <= sub_ln17_21_fu_1050_p2;
        sub_ln17_22_reg_1921 <= sub_ln17_22_fu_1055_p2;
        sub_ln17_23_reg_1926 <= sub_ln17_23_fu_1060_p2;
        sub_ln17_24_reg_1931 <= sub_ln17_24_fu_1065_p2;
        sub_ln17_25_reg_1936 <= sub_ln17_25_fu_1070_p2;
        sub_ln17_26_reg_1941 <= sub_ln17_26_fu_1075_p2;
        sub_ln17_27_reg_1946 <= sub_ln17_27_fu_1080_p2;
        sub_ln17_28_reg_1951 <= sub_ln17_28_fu_1085_p2;
        sub_ln17_29_reg_1956 <= sub_ln17_29_fu_1090_p2;
        sub_ln17_2_reg_1821 <= sub_ln17_2_fu_955_p2;
        sub_ln17_30_reg_1961 <= sub_ln17_30_fu_1095_p2;
        sub_ln17_31_reg_1966 <= sub_ln17_31_fu_1100_p2;
        sub_ln17_3_reg_1826 <= sub_ln17_3_fu_960_p2;
        sub_ln17_4_reg_1831 <= sub_ln17_4_fu_965_p2;
        sub_ln17_5_reg_1836 <= sub_ln17_5_fu_970_p2;
        sub_ln17_6_reg_1841 <= sub_ln17_6_fu_975_p2;
        sub_ln17_7_reg_1846 <= sub_ln17_7_fu_980_p2;
        sub_ln17_8_reg_1851 <= sub_ln17_8_fu_985_p2;
        sub_ln17_9_reg_1856 <= sub_ln17_9_fu_990_p2;
        sub_ln17_reg_1811 <= sub_ln17_fu_945_p2;
    end
end

always @ (*) begin
    if (((icmp_ln11_reg_1128 == 1'd1) & (1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_2 = 6'd0;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_76;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_address0 = data_addr_31_reg_1152_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_address0 = data_addr_29_reg_1420_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_address0 = data_addr_27_reg_1414_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_address0 = data_addr_25_reg_1389_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_address0 = data_addr_23_reg_1383_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_address0 = data_addr_21_reg_1716;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_address0 = data_addr_19_reg_1333;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_address0 = data_addr_17_reg_1710;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_address0 = data_addr_15_reg_1192;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_address0 = data_addr_13_reg_1675;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_address0 = data_addr_11_reg_1669;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_address0 = data_addr_9_reg_1644;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_address0 = data_addr_7_reg_1162;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_address0 = data_addr_5_reg_1638;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_address0 = data_addr_3_reg_1495;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_address0 = data_addr_1_reg_1455;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        data_address0 = zext_ln14_23_fu_838_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        data_address0 = zext_ln14_15_fu_811_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_address0 = zext_ln14_11_fu_792_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_address0 = zext_ln14_22_fu_770_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_address0 = zext_ln14_14_fu_729_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_address0 = zext_ln14_10_fu_697_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_address0 = zext_ln14_5_fu_667_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_address0 = zext_ln14_3_fu_640_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_address0 = zext_ln14_31_fu_619_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_address0 = zext_ln14_27_fu_595_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_address0 = zext_ln14_30_fu_561_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_address0 = zext_ln14_28_fu_515_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_address0 = zext_ln14_24_fu_462_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_address0 = zext_ln14_17_fu_426_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_address0 = zext_ln14_9_fu_402_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_address0 = zext_ln14_33_fu_386_p1;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_address1 = data_addr_30_reg_1147_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_address1 = data_addr_28_reg_1344_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_address1 = data_addr_26_reg_1285_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_address1 = data_addr_24_reg_1280_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_address1 = data_addr_22_reg_1227_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_address1 = data_addr_20_reg_1612;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_address1 = data_addr_18_reg_1222;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_address1 = data_addr_16_reg_1607;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_address1 = data_addr_14_reg_1187;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_address1 = data_addr_12_reg_1576;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_address1 = data_addr_10_reg_1571;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_address1 = data_addr_8_reg_1535;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_address1 = data_addr_6_reg_1157;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_address1 = data_addr_4_reg_1530;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_address1 = data_addr_2_reg_1490;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_address1 = data_addr_reg_1450;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        data_address1 = zext_ln14_19_fu_834_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        data_address1 = zext_ln14_13_fu_804_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_address1 = zext_ln14_7_fu_788_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_address1 = zext_ln14_18_fu_758_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_address1 = zext_ln14_12_fu_722_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_address1 = zext_ln14_6_fu_693_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_address1 = zext_ln14_4_fu_660_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_address1 = j_cast_fu_636_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_address1 = zext_ln14_29_fu_611_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_address1 = zext_ln14_25_fu_588_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_address1 = zext_ln14_21_fu_548_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_address1 = zext_ln14_26_fu_506_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_address1 = zext_ln14_20_fu_450_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        data_address1 = zext_ln14_16_fu_418_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_address1 = zext_ln14_8_fu_394_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_address1 = zext_ln14_32_fu_377_p1;
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_d0 = sub_ln17_31_reg_1966;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_d0 = sub_ln17_29_reg_1956;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_d0 = sub_ln17_27_reg_1946;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_d0 = sub_ln17_25_reg_1936;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_d0 = sub_ln17_23_reg_1926;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_d0 = sub_ln17_21_reg_1916;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_d0 = sub_ln17_19_reg_1906;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_d0 = sub_ln17_17_reg_1896;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_d0 = sub_ln17_15_reg_1886;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_d0 = sub_ln17_13_reg_1876;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_d0 = sub_ln17_11_reg_1866;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_d0 = sub_ln17_9_reg_1856;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_d0 = sub_ln17_7_reg_1846;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_d0 = sub_ln17_5_reg_1836;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_d0 = sub_ln17_3_reg_1826;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_d0 = sub_ln17_1_reg_1816;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        data_d1 = sub_ln17_30_reg_1961;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        data_d1 = sub_ln17_28_reg_1951;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        data_d1 = sub_ln17_26_reg_1941;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        data_d1 = sub_ln17_24_reg_1931;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        data_d1 = sub_ln17_22_reg_1921;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        data_d1 = sub_ln17_20_reg_1911;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        data_d1 = sub_ln17_18_reg_1901;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        data_d1 = sub_ln17_16_reg_1891;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        data_d1 = sub_ln17_14_reg_1881;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        data_d1 = sub_ln17_12_reg_1871;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        data_d1 = sub_ln17_10_reg_1861;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        data_d1 = sub_ln17_8_reg_1851;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        data_d1 = sub_ln17_6_reg_1841;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        data_d1 = sub_ln17_4_reg_1831;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        data_d1 = sub_ln17_2_reg_1821;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        data_d1 = sub_ln17_reg_1811;
    end else begin
        data_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        data_we0 = 1'b1;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((icmp_ln11_reg_1128 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)))) begin
        data_we1 = 1'b1;
    end else begin
        data_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_746_p2 = (j_2_reg_1112 + 6'd1);

assign add_ln14_1_fu_542_p2 = ($signed(zext_ln14_2_fu_532_p1) + $signed(9'd288));

assign add_ln14_2_fu_583_p2 = ($signed(zext_ln14_2_reg_1316) + $signed(9'd352));

assign add_ln14_3_fu_816_p2 = ($signed(zext_ln14_reg_1258) + $signed(10'd544));

assign add_ln14_4_fu_496_p2 = ($signed(zext_ln14_fu_479_p1) + $signed(10'd608));

assign add_ln14_5_fu_821_p2 = ($signed(zext_ln14_reg_1258) + $signed(10'd672));

assign add_ln14_6_fu_552_p2 = ($signed(zext_ln14_reg_1258) + $signed(10'd736));

assign add_ln14_fu_577_p2 = ($signed(zext_ln14_1_fu_574_p1) + $signed(8'd160));

assign add_ln15_10_fu_893_p2 = (add_ln15_9_reg_1776 + add_ln15_8_reg_1746);

assign add_ln15_11_fu_884_p2 = (trunc_ln14_12_reg_1633 + trunc_ln14_13_reg_1736);

assign add_ln15_12_fu_528_p2 = (trunc_ln14_14_reg_1238 + trunc_ln14_15_reg_1248);

assign add_ln15_13_fu_888_p2 = (add_ln15_12_reg_1311 + add_ln15_11_fu_884_p2);

assign add_ln15_14_fu_897_p2 = (add_ln15_13_reg_1781 + add_ln15_10_fu_893_p2);

assign add_ln15_15_fu_929_p2 = (add_ln15_14_reg_1786 + add_ln15_7_reg_1771);

assign add_ln15_16_fu_902_p2 = (trunc_ln14_16_reg_1654 + trunc_ln14_17_reg_1756);

assign add_ln15_17_fu_632_p2 = (trunc_ln14_18_reg_1296 + trunc_ln14_19_reg_1399);

assign add_ln15_18_fu_906_p2 = (add_ln15_17_reg_1445 + add_ln15_16_fu_902_p2);

assign add_ln15_19_fu_911_p2 = (trunc_ln14_20_reg_1664 + trunc_ln14_21_reg_1766);

assign add_ln15_1_fu_709_p2 = (trunc_ln14_1_reg_1515 + trunc_ln14_reg_1510);

assign add_ln15_20_fu_652_p2 = (trunc_ln14_22_reg_1306 + trunc_ln14_23_reg_1430);

assign add_ln15_21_fu_915_p2 = (add_ln15_20_reg_1480 + add_ln15_19_fu_911_p2);

assign add_ln15_22_fu_920_p2 = (add_ln15_21_reg_1796 + add_ln15_18_reg_1791);

assign add_ln15_23_fu_656_p2 = (trunc_ln14_24_reg_1355 + trunc_ln14_25_reg_1440);

assign add_ln15_24_fu_680_p2 = (trunc_ln14_26_reg_1365 + trunc_ln14_27_reg_1465);

assign add_ln15_25_fu_713_p2 = (add_ln15_24_reg_1520 + add_ln15_23_reg_1485);

assign add_ln15_26_fu_684_p2 = (trunc_ln14_28_reg_1409 + trunc_ln14_29_reg_1475);

assign add_ln15_27_fu_439_p2 = (trunc_ln14_30_reg_1172 + trunc_ln14_31_reg_1182);

assign add_ln15_28_fu_688_p2 = (add_ln15_27_reg_1217 + add_ln15_26_fu_684_p2);

assign add_ln15_29_fu_717_p2 = (add_ln15_28_reg_1525 + add_ln15_25_fu_713_p2);

assign add_ln15_2_fu_742_p2 = (trunc_ln14_2_reg_1546 + trunc_ln14_3_reg_1556);

assign add_ln15_30_fu_924_p2 = (add_ln15_29_reg_1566 + add_ln15_22_fu_920_p2);

assign add_ln15_3_fu_871_p2 = (add_ln15_2_reg_1602 + add_ln15_1_reg_1561);

assign add_ln15_4_fu_850_p2 = (trunc_ln14_4_reg_1587 + trunc_ln14_5_reg_1695);

assign add_ln15_5_fu_475_p2 = (trunc_ln14_6_reg_1202 + trunc_ln14_7_reg_1212);

assign add_ln15_6_fu_854_p2 = (add_ln15_5_reg_1253 + add_ln15_4_fu_850_p2);

assign add_ln15_7_fu_875_p2 = (add_ln15_6_reg_1741 + add_ln15_3_fu_871_p2);

assign add_ln15_8_fu_859_p2 = (trunc_ln14_8_reg_1597 + trunc_ln14_9_reg_1705);

assign add_ln15_9_fu_880_p2 = (trunc_ln14_10_reg_1623 + trunc_ln14_11_reg_1726);

assign add_ln15_fu_933_p2 = (add_ln15_30_reg_1801 + add_ln15_15_fu_929_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign icmp_ln11_fu_353_p2 = ((ap_sig_allocacmp_j_2 == 6'd32) ? 1'b1 : 1'b0);

assign j_cast_fu_636_p1 = j_2_reg_1112;

assign m_fu_938_p3 = {{add_ln15_reg_1806}, {1'd0}};

assign sext_ln14_10_fu_608_p1 = add_ln14_2_reg_1377;

assign sext_ln14_11_fu_557_p1 = tmp_1_cast_fu_535_p3;

assign sext_ln14_12_fu_616_p1 = add_ln14_reg_1370;

assign sext_ln14_13_fu_373_p1 = tmp_cast_fu_365_p3;

assign sext_ln14_14_fu_382_p1 = xor_ln14_fu_359_p2;

assign sext_ln14_1_fu_391_p1 = tmp_cast_reg_1140;

assign sext_ln14_2_fu_399_p1 = xor_ln14_reg_1132;

assign sext_ln14_3_fu_726_p1 = tmp_1_cast_reg_1321;

assign sext_ln14_4_fu_808_p1 = add_ln14_reg_1370;

assign sext_ln14_5_fu_415_p1 = tmp_cast_reg_1140;

assign sext_ln14_6_fu_423_p1 = xor_ln14_reg_1132;

assign sext_ln14_7_fu_502_p1 = tmp_3_cast_fu_482_p3;

assign sext_ln14_8_fu_592_p1 = add_ln14_1_reg_1327;

assign sext_ln14_9_fu_511_p1 = tmp_4_cast_fu_489_p3;

assign sext_ln14_fu_664_p1 = xor_ln14_reg_1132;

assign sub_ln17_10_fu_995_p2 = (data_load_10_reg_1618 - m_fu_938_p3);

assign sub_ln17_11_fu_1000_p2 = (data_load_11_reg_1721 - m_fu_938_p3);

assign sub_ln17_12_fu_1005_p2 = (data_load_12_reg_1628 - m_fu_938_p3);

assign sub_ln17_13_fu_1010_p2 = (data_load_13_reg_1731 - m_fu_938_p3);

assign sub_ln17_14_fu_1015_p2 = (data_load_14_reg_1233 - m_fu_938_p3);

assign sub_ln17_15_fu_1020_p2 = (data_load_15_reg_1243 - m_fu_938_p3);

assign sub_ln17_16_fu_1025_p2 = (data_load_16_reg_1649 - m_fu_938_p3);

assign sub_ln17_17_fu_1030_p2 = (data_load_17_reg_1751 - m_fu_938_p3);

assign sub_ln17_18_fu_1035_p2 = (data_load_18_reg_1291 - m_fu_938_p3);

assign sub_ln17_19_fu_1040_p2 = (data_load_19_reg_1394 - m_fu_938_p3);

assign sub_ln17_1_fu_950_p2 = (data_load_1_reg_1505 - m_fu_938_p3);

assign sub_ln17_20_fu_1045_p2 = (data_load_20_reg_1659 - m_fu_938_p3);

assign sub_ln17_21_fu_1050_p2 = (data_load_21_reg_1761 - m_fu_938_p3);

assign sub_ln17_22_fu_1055_p2 = (data_load_22_reg_1301 - m_fu_938_p3);

assign sub_ln17_23_fu_1060_p2 = (data_load_23_reg_1425 - m_fu_938_p3);

assign sub_ln17_24_fu_1065_p2 = (data_load_24_reg_1350 - m_fu_938_p3);

assign sub_ln17_25_fu_1070_p2 = (data_load_25_reg_1435 - m_fu_938_p3);

assign sub_ln17_26_fu_1075_p2 = (data_load_26_reg_1360 - m_fu_938_p3);

assign sub_ln17_27_fu_1080_p2 = (data_load_27_reg_1460 - m_fu_938_p3);

assign sub_ln17_28_fu_1085_p2 = (data_load_28_reg_1404 - m_fu_938_p3);

assign sub_ln17_29_fu_1090_p2 = (data_load_29_reg_1470 - m_fu_938_p3);

assign sub_ln17_2_fu_955_p2 = (data_load_2_reg_1541 - m_fu_938_p3);

assign sub_ln17_30_fu_1095_p2 = (data_load_30_reg_1167 - m_fu_938_p3);

assign sub_ln17_31_fu_1100_p2 = (data_load_31_reg_1177 - m_fu_938_p3);

assign sub_ln17_3_fu_960_p2 = (data_load_3_reg_1551 - m_fu_938_p3);

assign sub_ln17_4_fu_965_p2 = (data_load_4_reg_1582 - m_fu_938_p3);

assign sub_ln17_5_fu_970_p2 = (data_load_5_reg_1690 - m_fu_938_p3);

assign sub_ln17_6_fu_975_p2 = (data_load_6_reg_1197 - m_fu_938_p3);

assign sub_ln17_7_fu_980_p2 = (data_load_7_reg_1207 - m_fu_938_p3);

assign sub_ln17_8_fu_985_p2 = (data_load_8_reg_1592 - m_fu_938_p3);

assign sub_ln17_9_fu_990_p2 = (data_load_9_reg_1700 - m_fu_938_p3);

assign sub_ln17_fu_945_p2 = (data_load_reg_1500 - m_fu_938_p3);

assign tmp_10_cast_fu_455_p3 = {{4'd11}, {j_2_reg_1112}};

assign tmp_1_cast_fu_535_p3 = {{2'd2}, {j_2_reg_1112}};

assign tmp_3_cast_fu_482_p3 = {{3'd4}, {j_2_reg_1112}};

assign tmp_4_cast_fu_489_p3 = {{3'd5}, {j_2_reg_1112}};

assign tmp_7_cast_fu_751_p3 = {{4'd8}, {j_2_reg_1112}};

assign tmp_8_cast_fu_443_p3 = {{4'd9}, {j_2_reg_1112}};

assign tmp_9_cast_fu_763_p3 = {{4'd10}, {j_2_reg_1112}};

assign tmp_cast_fu_365_p3 = {{1'd1}, {ap_sig_allocacmp_j_2}};

assign trunc_ln14_10_fu_775_p1 = data_q1[30:0];

assign trunc_ln14_11_fu_842_p1 = data_q1[30:0];

assign trunc_ln14_12_fu_779_p1 = data_q0[30:0];

assign trunc_ln14_13_fu_846_p1 = data_q0[30:0];

assign trunc_ln14_14_fu_467_p1 = data_q1[30:0];

assign trunc_ln14_15_fu_471_p1 = data_q0[30:0];

assign trunc_ln14_16_fu_796_p1 = data_q1[30:0];

assign trunc_ln14_17_fu_863_p1 = data_q1[30:0];

assign trunc_ln14_18_fu_520_p1 = data_q1[30:0];

assign trunc_ln14_19_fu_600_p1 = data_q1[30:0];

assign trunc_ln14_1_fu_676_p1 = data_q0[30:0];

assign trunc_ln14_20_fu_800_p1 = data_q0[30:0];

assign trunc_ln14_21_fu_867_p1 = data_q0[30:0];

assign trunc_ln14_22_fu_524_p1 = data_q0[30:0];

assign trunc_ln14_23_fu_624_p1 = data_q1[30:0];

assign trunc_ln14_24_fu_566_p1 = data_q1[30:0];

assign trunc_ln14_25_fu_628_p1 = data_q0[30:0];

assign trunc_ln14_26_fu_570_p1 = data_q0[30:0];

assign trunc_ln14_27_fu_644_p1 = data_q1[30:0];

assign trunc_ln14_28_fu_604_p1 = data_q0[30:0];

assign trunc_ln14_29_fu_648_p1 = data_q0[30:0];

assign trunc_ln14_2_fu_701_p1 = data_q1[30:0];

assign trunc_ln14_30_fu_407_p1 = data_q1[30:0];

assign trunc_ln14_31_fu_411_p1 = data_q0[30:0];

assign trunc_ln14_3_fu_705_p1 = data_q0[30:0];

assign trunc_ln14_4_fu_734_p1 = data_q1[30:0];

assign trunc_ln14_5_fu_826_p1 = data_q1[30:0];

assign trunc_ln14_6_fu_431_p1 = data_q1[30:0];

assign trunc_ln14_7_fu_435_p1 = data_q0[30:0];

assign trunc_ln14_8_fu_738_p1 = data_q0[30:0];

assign trunc_ln14_9_fu_830_p1 = data_q0[30:0];

assign trunc_ln14_fu_672_p1 = data_q1[30:0];

assign xor_ln14_fu_359_p2 = (ap_sig_allocacmp_j_2 ^ 6'd32);

assign zext_ln14_10_fu_697_p1 = $unsigned(tmp_3_cast_reg_1265);

assign zext_ln14_11_fu_792_p1 = $unsigned(add_ln14_1_reg_1327);

assign zext_ln14_12_fu_722_p1 = $unsigned(tmp_4_cast_reg_1270);

assign zext_ln14_13_fu_804_p1 = $unsigned(add_ln14_2_reg_1377);

assign zext_ln14_14_fu_729_p1 = $unsigned(sext_ln14_3_fu_726_p1);

assign zext_ln14_15_fu_811_p1 = $unsigned(sext_ln14_4_fu_808_p1);

assign zext_ln14_16_fu_418_p1 = $unsigned(sext_ln14_5_fu_415_p1);

assign zext_ln14_17_fu_426_p1 = $unsigned(sext_ln14_6_fu_423_p1);

assign zext_ln14_18_fu_758_p1 = tmp_7_cast_fu_751_p3;

assign zext_ln14_19_fu_834_p1 = add_ln14_3_reg_1680;

assign zext_ln14_1_fu_574_p1 = j_2_reg_1112;

assign zext_ln14_20_fu_450_p1 = tmp_8_cast_fu_443_p3;

assign zext_ln14_21_fu_548_p1 = add_ln14_4_reg_1275;

assign zext_ln14_22_fu_770_p1 = tmp_9_cast_fu_763_p3;

assign zext_ln14_23_fu_838_p1 = add_ln14_5_reg_1685;

assign zext_ln14_24_fu_462_p1 = tmp_10_cast_fu_455_p3;

assign zext_ln14_25_fu_588_p1 = add_ln14_6_reg_1339;

assign zext_ln14_26_fu_506_p1 = $unsigned(sext_ln14_7_fu_502_p1);

assign zext_ln14_27_fu_595_p1 = $unsigned(sext_ln14_8_fu_592_p1);

assign zext_ln14_28_fu_515_p1 = $unsigned(sext_ln14_9_fu_511_p1);

assign zext_ln14_29_fu_611_p1 = $unsigned(sext_ln14_10_fu_608_p1);

assign zext_ln14_2_fu_532_p1 = j_2_reg_1112;

assign zext_ln14_30_fu_561_p1 = $unsigned(sext_ln14_11_fu_557_p1);

assign zext_ln14_31_fu_619_p1 = $unsigned(sext_ln14_12_fu_616_p1);

assign zext_ln14_32_fu_377_p1 = $unsigned(sext_ln14_13_fu_373_p1);

assign zext_ln14_33_fu_386_p1 = $unsigned(sext_ln14_14_fu_382_p1);

assign zext_ln14_3_fu_640_p1 = $unsigned(xor_ln14_reg_1132);

assign zext_ln14_4_fu_660_p1 = $unsigned(tmp_cast_reg_1140);

assign zext_ln14_5_fu_667_p1 = $unsigned(sext_ln14_fu_664_p1);

assign zext_ln14_6_fu_693_p1 = $unsigned(tmp_1_cast_reg_1321);

assign zext_ln14_7_fu_788_p1 = $unsigned(add_ln14_reg_1370);

assign zext_ln14_8_fu_394_p1 = $unsigned(sext_ln14_1_fu_391_p1);

assign zext_ln14_9_fu_402_p1 = $unsigned(sext_ln14_2_fu_399_p1);

assign zext_ln14_fu_479_p1 = j_2_reg_1112;

always @ (posedge ap_clk) begin
    tmp_cast_reg_1140[6] <= 1'b1;
    data_addr_30_reg_1147[9:6] <= 4'b1111;
    data_addr_30_reg_1147_pp0_iter1_reg[9:6] <= 4'b1111;
    data_addr_6_reg_1157[9:6] <= 4'b0011;
    data_addr_7_reg_1162[9:8] <= 2'b00;
    data_addr_14_reg_1187[9:6] <= 4'b0111;
    data_addr_15_reg_1192[9] <= 1'b0;
    data_addr_18_reg_1222[9:6] <= 4'b1001;
    data_addr_22_reg_1227[9:6] <= 4'b1011;
    data_addr_22_reg_1227_pp0_iter1_reg[9:6] <= 4'b1011;
    zext_ln14_reg_1258[9:6] <= 4'b0000;
    tmp_3_cast_reg_1265[8:6] <= 3'b100;
    tmp_4_cast_reg_1270[8:6] <= 3'b101;
    data_addr_24_reg_1280[9:6] <= 4'b1100;
    data_addr_24_reg_1280_pp0_iter1_reg[9:6] <= 4'b1100;
    data_addr_26_reg_1285[9:6] <= 4'b1101;
    data_addr_26_reg_1285_pp0_iter1_reg[9:6] <= 4'b1101;
    zext_ln14_2_reg_1316[8:6] <= 3'b000;
    tmp_1_cast_reg_1321[7:6] <= 2'b10;
    data_addr_28_reg_1344[9:6] <= 4'b1110;
    data_addr_28_reg_1344_pp0_iter1_reg[9:6] <= 4'b1110;
    data_addr_reg_1450[9:6] <= 4'b0000;
    data_addr_1_reg_1455[9:6] <= 4'b0000;
    data_addr_2_reg_1490[9:6] <= 4'b0001;
    data_addr_3_reg_1495[9:7] <= 3'b000;
    data_addr_4_reg_1530[9:6] <= 4'b0010;
    data_addr_8_reg_1535[9:6] <= 4'b0100;
    data_addr_10_reg_1571[9:6] <= 4'b0101;
    data_addr_12_reg_1576[9:6] <= 4'b0110;
    data_addr_16_reg_1607[9:6] <= 4'b1000;
    data_addr_20_reg_1612[9:6] <= 4'b1010;
    data_addr_5_reg_1638[9:8] <= 2'b00;
    data_addr_9_reg_1644[9] <= 1'b0;
    data_addr_11_reg_1669[9] <= 1'b0;
    data_addr_13_reg_1675[9] <= 1'b0;
end

endmodule //covariance_covariance_Pipeline_VITIS_LOOP_11_1
