{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465010453519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465010453520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:20:53 2016 " "Processing started: Fri Jun 03 20:20:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465010453520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010453520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010453521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465010454009 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'0\";  expecting \";\" CPUTop.sv(523) " "Verilog HDL syntax error at CPUTop.sv(523) near text: \"'0\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 523 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1465010462869 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "CPUTop.sv(523) " "Verilog HDL error at CPUTop.sv(523): constant value overflow" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 523 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1465010462869 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPUTop CPUTop.sv(1) " "Ignored design unit \"CPUTop\" at CPUTop.sv(1) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462870 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "CPU CPUTop.sv(1110) " "Ignored design unit \"CPU\" at CPUTop.sv(1110) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1110 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462870 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instructionMem CPUTop.sv(1197) " "Ignored design unit \"instructionMem\" at CPUTop.sv(1197) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1197 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462870 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PC CPUTop.sv(1211) " "Ignored design unit \"PC\" at CPUTop.sv(1211) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1211 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462870 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Increment CPUTop.sv(1221) " "Ignored design unit \"Increment\" at CPUTop.sv(1221) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1221 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "instDecoder CPUTop.sv(1243) " "Ignored design unit \"instDecoder\" at CPUTop.sv(1243) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RegisterFile CPUTop.sv(1273) " "Ignored design unit \"RegisterFile\" at CPUTop.sv(1273) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1273 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder5_32 CPUTop.sv(1296) " "Ignored design unit \"decoder5_32\" at CPUTop.sv(1296) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1296 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux1024_32 CPUTop.sv(1302) " "Ignored design unit \"mux1024_32\" at CPUTop.sv(1302) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1302 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg32 CPUTop.sv(1310) " "Ignored design unit \"reg32\" at CPUTop.sv(1310) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1310 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg16 CPUTop.sv(1317) " "Ignored design unit \"reg16\" at CPUTop.sv(1317) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg5 CPUTop.sv(1324) " "Ignored design unit \"reg5\" at CPUTop.sv(1324) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1324 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux2_1 CPUTop.sv(1331) " "Ignored design unit \"mux2_1\" at CPUTop.sv(1331) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1331 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DFlipFlop CPUTop.sv(1337) " "Ignored design unit \"DFlipFlop\" at CPUTop.sv(1337) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1337 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SRAM CPUTop.sv(1353) " "Ignored design unit \"SRAM\" at CPUTop.sv(1353) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1353 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU CPUTop.sv(1367) " "Ignored design unit \"ALU\" at CPUTop.sv(1367) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1367 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462871 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "AdderSubtractor CPUTop.sv(1408) " "Ignored design unit \"AdderSubtractor\" at CPUTop.sv(1408) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1408 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462872 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "func_slt CPUTop.sv(1441) " "Ignored design unit \"func_slt\" at CPUTop.sv(1441) due to previous errors" {  } { { "CPUTop.sv" "" { Text "C:/Users/suix2/Desktop/CPUTop/CPUTop.sv" 1441 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1465010462873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.sv 0 0 " "Found 0 design units, including 0 entities, in source file cputop.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010462873 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465010462949 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 03 20:21:02 2016 " "Processing ended: Fri Jun 03 20:21:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465010462949 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465010462949 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465010462949 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010462949 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465010463544 ""}
