
Lab7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002048  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080021d0  080021d0  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080021d0  080021d0  000121d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080021d4  080021d4  000121d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000028  20000000  080021d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020028  2**0
                  CONTENTS
  7 .bss          000000a4  20000028  20000028  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000cc  200000cc  00020028  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000891c  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000013fd  00000000  00000000  00028974  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b98  00000000  00000000  00029d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ac0  00000000  00000000  0002a910  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003a7a  00000000  00000000  0002b3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003771  00000000  00000000  0002ee4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000325bb  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003230  00000000  00000000  00032638  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00035868  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080021b8 	.word	0x080021b8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	080021b8 	.word	0x080021b8

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8000290:	2101      	movs	r1, #1
 8000292:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000296:	f000 fd87 	bl	8000da8 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 800029a:	2100      	movs	r1, #0
 800029c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80002a0:	f000 fd82 	bl	8000da8 <RCC_APB2PeriphResetCmd>
}
 80002a4:	bf00      	nop
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ca:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002d6:	4313      	orrs	r3, r2
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4313      	orrs	r3, r2
 80002dc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68fa      	ldr	r2, [r7, #12]
 80002e2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	4b18      	ldr	r3, [pc, #96]	; (8000350 <ADC_Init+0xa8>)
 80002ee:	4013      	ands	r3, r2
 80002f0:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002fa:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000300:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	795b      	ldrb	r3, [r3, #5]
 8000306:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000308:	4313      	orrs	r3, r2
 800030a:	68fa      	ldr	r2, [r7, #12]
 800030c:	4313      	orrs	r3, r2
 800030e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	68fa      	ldr	r2, [r7, #12]
 8000314:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800031a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000322:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	7d1b      	ldrb	r3, [r3, #20]
 8000328:	3b01      	subs	r3, #1
 800032a:	b2da      	uxtb	r2, r3
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	4313      	orrs	r3, r2
 8000330:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000332:	7afb      	ldrb	r3, [r7, #11]
 8000334:	051b      	lsls	r3, r3, #20
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	4313      	orrs	r3, r2
 800033a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	c0fff7fd 	.word	0xc0fff7fd

08000354 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2200      	movs	r2, #0
 800036c:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2201      	movs	r2, #1
 8000384:	751a      	strb	r2, [r3, #20]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
	...

08000394 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <ADC_CommonInit+0x48>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	4b0d      	ldr	r3, [pc, #52]	; (80003e0 <ADC_CommonInit+0x4c>)
 80003aa:	4013      	ands	r3, r2
 80003ac:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003b6:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003bc:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003c2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003c4:	68fa      	ldr	r2, [r7, #12]
 80003c6:	4313      	orrs	r3, r2
 80003c8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80003ca:	4a04      	ldr	r2, [pc, #16]	; (80003dc <ADC_CommonInit+0x48>)
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	6053      	str	r3, [r2, #4]
}
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40012300 	.word	0x40012300
 80003e0:	fffc30e0 	.word	0xfffc30e0

080003e4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	460b      	mov	r3, r1
 80003ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003f0:	78fb      	ldrb	r3, [r7, #3]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d006      	beq.n	8000404 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	689b      	ldr	r3, [r3, #8]
 80003fa:	f043 0201 	orr.w	r2, r3, #1
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000402:	e005      	b.n	8000410 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	689b      	ldr	r3, [r3, #8]
 8000408:	f023 0201 	bic.w	r2, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	609a      	str	r2, [r3, #8]
}
 8000410:	bf00      	nop
 8000412:	370c      	adds	r7, #12
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr

0800041c <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	4608      	mov	r0, r1
 8000426:	4611      	mov	r1, r2
 8000428:	461a      	mov	r2, r3
 800042a:	4603      	mov	r3, r0
 800042c:	70fb      	strb	r3, [r7, #3]
 800042e:	460b      	mov	r3, r1
 8000430:	70bb      	strb	r3, [r7, #2]
 8000432:	4613      	mov	r3, r2
 8000434:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000436:	2300      	movs	r3, #0
 8000438:	60fb      	str	r3, [r7, #12]
 800043a:	2300      	movs	r3, #0
 800043c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800043e:	78fb      	ldrb	r3, [r7, #3]
 8000440:	2b09      	cmp	r3, #9
 8000442:	d923      	bls.n	800048c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	68db      	ldr	r3, [r3, #12]
 8000448:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800044a:	78fb      	ldrb	r3, [r7, #3]
 800044c:	f1a3 020a 	sub.w	r2, r3, #10
 8000450:	4613      	mov	r3, r2
 8000452:	005b      	lsls	r3, r3, #1
 8000454:	4413      	add	r3, r2
 8000456:	2207      	movs	r2, #7
 8000458:	fa02 f303 	lsl.w	r3, r2, r3
 800045c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	43db      	mvns	r3, r3
 8000462:	68fa      	ldr	r2, [r7, #12]
 8000464:	4013      	ands	r3, r2
 8000466:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000468:	7879      	ldrb	r1, [r7, #1]
 800046a:	78fb      	ldrb	r3, [r7, #3]
 800046c:	f1a3 020a 	sub.w	r2, r3, #10
 8000470:	4613      	mov	r3, r2
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	4413      	add	r3, r2
 8000476:	fa01 f303 	lsl.w	r3, r1, r3
 800047a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	4313      	orrs	r3, r2
 8000482:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	68fa      	ldr	r2, [r7, #12]
 8000488:	60da      	str	r2, [r3, #12]
 800048a:	e01e      	b.n	80004ca <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	691b      	ldr	r3, [r3, #16]
 8000490:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000492:	78fa      	ldrb	r2, [r7, #3]
 8000494:	4613      	mov	r3, r2
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	4413      	add	r3, r2
 800049a:	2207      	movs	r2, #7
 800049c:	fa02 f303 	lsl.w	r3, r2, r3
 80004a0:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	43db      	mvns	r3, r3
 80004a6:	68fa      	ldr	r2, [r7, #12]
 80004a8:	4013      	ands	r3, r2
 80004aa:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004ac:	7879      	ldrb	r1, [r7, #1]
 80004ae:	78fa      	ldrb	r2, [r7, #3]
 80004b0:	4613      	mov	r3, r2
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	4413      	add	r3, r2
 80004b6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ba:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004bc:	68fa      	ldr	r2, [r7, #12]
 80004be:	68bb      	ldr	r3, [r7, #8]
 80004c0:	4313      	orrs	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	68fa      	ldr	r2, [r7, #12]
 80004c8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80004ca:	78bb      	ldrb	r3, [r7, #2]
 80004cc:	2b06      	cmp	r3, #6
 80004ce:	d821      	bhi.n	8000514 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004d4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80004d6:	78bb      	ldrb	r3, [r7, #2]
 80004d8:	1e5a      	subs	r2, r3, #1
 80004da:	4613      	mov	r3, r2
 80004dc:	009b      	lsls	r3, r3, #2
 80004de:	4413      	add	r3, r2
 80004e0:	221f      	movs	r2, #31
 80004e2:	fa02 f303 	lsl.w	r3, r2, r3
 80004e6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	43db      	mvns	r3, r3
 80004ec:	68fa      	ldr	r2, [r7, #12]
 80004ee:	4013      	ands	r3, r2
 80004f0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80004f2:	78f9      	ldrb	r1, [r7, #3]
 80004f4:	78bb      	ldrb	r3, [r7, #2]
 80004f6:	1e5a      	subs	r2, r3, #1
 80004f8:	4613      	mov	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4413      	add	r3, r2
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000504:	68fa      	ldr	r2, [r7, #12]
 8000506:	68bb      	ldr	r3, [r7, #8]
 8000508:	4313      	orrs	r3, r2
 800050a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	68fa      	ldr	r2, [r7, #12]
 8000510:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000512:	e047      	b.n	80005a4 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000514:	78bb      	ldrb	r3, [r7, #2]
 8000516:	2b0c      	cmp	r3, #12
 8000518:	d821      	bhi.n	800055e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000520:	78bb      	ldrb	r3, [r7, #2]
 8000522:	1fda      	subs	r2, r3, #7
 8000524:	4613      	mov	r3, r2
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4413      	add	r3, r2
 800052a:	221f      	movs	r2, #31
 800052c:	fa02 f303 	lsl.w	r3, r2, r3
 8000530:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	43db      	mvns	r3, r3
 8000536:	68fa      	ldr	r2, [r7, #12]
 8000538:	4013      	ands	r3, r2
 800053a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800053c:	78f9      	ldrb	r1, [r7, #3]
 800053e:	78bb      	ldrb	r3, [r7, #2]
 8000540:	1fda      	subs	r2, r3, #7
 8000542:	4613      	mov	r3, r2
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	4413      	add	r3, r2
 8000548:	fa01 f303 	lsl.w	r3, r1, r3
 800054c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800054e:	68fa      	ldr	r2, [r7, #12]
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	4313      	orrs	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	68fa      	ldr	r2, [r7, #12]
 800055a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800055c:	e022      	b.n	80005a4 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000562:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000564:	78bb      	ldrb	r3, [r7, #2]
 8000566:	f1a3 020d 	sub.w	r2, r3, #13
 800056a:	4613      	mov	r3, r2
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	4413      	add	r3, r2
 8000570:	221f      	movs	r2, #31
 8000572:	fa02 f303 	lsl.w	r3, r2, r3
 8000576:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000578:	68bb      	ldr	r3, [r7, #8]
 800057a:	43db      	mvns	r3, r3
 800057c:	68fa      	ldr	r2, [r7, #12]
 800057e:	4013      	ands	r3, r2
 8000580:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000582:	78f9      	ldrb	r1, [r7, #3]
 8000584:	78bb      	ldrb	r3, [r7, #2]
 8000586:	f1a3 020d 	sub.w	r2, r3, #13
 800058a:	4613      	mov	r3, r2
 800058c:	009b      	lsls	r3, r3, #2
 800058e:	4413      	add	r3, r2
 8000590:	fa01 f303 	lsl.w	r3, r1, r3
 8000594:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000596:	68fa      	ldr	r2, [r7, #12]
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	4313      	orrs	r3, r2
 800059c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	68fa      	ldr	r2, [r7, #12]
 80005a2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80005a4:	bf00      	nop
 80005a6:	3714      	adds	r7, #20
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr

080005b0 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	689b      	ldr	r3, [r3, #8]
 80005bc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	609a      	str	r2, [r3, #8]
}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005dc:	b29b      	uxth	r3, r3
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80005ea:	b480      	push	{r7}
 80005ec:	b085      	sub	sp, #20
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
 80005f2:	460b      	mov	r3, r1
 80005f4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80005f6:	2300      	movs	r3, #0
 80005f8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	78fb      	ldrb	r3, [r7, #3]
 8000600:	4013      	ands	r3, r2
 8000602:	2b00      	cmp	r3, #0
 8000604:	d002      	beq.n	800060c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000606:	2301      	movs	r3, #1
 8000608:	73fb      	strb	r3, [r7, #15]
 800060a:	e001      	b.n	8000610 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800060c:	2300      	movs	r3, #0
 800060e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000610:	7bfb      	ldrb	r3, [r7, #15]
}
 8000612:	4618      	mov	r0, r3
 8000614:	3714      	adds	r7, #20
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
	...

08000620 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f023 0201 	bic.w	r2, r3, #1
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2200      	movs	r2, #0
 800063e:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2200      	movs	r2, #0
 800064a:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2221      	movs	r2, #33	; 0x21
 8000656:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4a46      	ldr	r2, [pc, #280]	; (8000774 <DMA_DeInit+0x154>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d103      	bne.n	8000668 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000660:	4b45      	ldr	r3, [pc, #276]	; (8000778 <DMA_DeInit+0x158>)
 8000662:	223d      	movs	r2, #61	; 0x3d
 8000664:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000666:	e07e      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a44      	ldr	r2, [pc, #272]	; (800077c <DMA_DeInit+0x15c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d104      	bne.n	800067a <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000670:	4b41      	ldr	r3, [pc, #260]	; (8000778 <DMA_DeInit+0x158>)
 8000672:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000676:	609a      	str	r2, [r3, #8]
}
 8000678:	e075      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	4a40      	ldr	r2, [pc, #256]	; (8000780 <DMA_DeInit+0x160>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d104      	bne.n	800068c <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000682:	4b3d      	ldr	r3, [pc, #244]	; (8000778 <DMA_DeInit+0x158>)
 8000684:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000688:	609a      	str	r2, [r3, #8]
}
 800068a:	e06c      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a3d      	ldr	r2, [pc, #244]	; (8000784 <DMA_DeInit+0x164>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d104      	bne.n	800069e <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000694:	4b38      	ldr	r3, [pc, #224]	; (8000778 <DMA_DeInit+0x158>)
 8000696:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800069a:	609a      	str	r2, [r3, #8]
}
 800069c:	e063      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4a39      	ldr	r2, [pc, #228]	; (8000788 <DMA_DeInit+0x168>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d103      	bne.n	80006ae <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80006a6:	4b34      	ldr	r3, [pc, #208]	; (8000778 <DMA_DeInit+0x158>)
 80006a8:	4a38      	ldr	r2, [pc, #224]	; (800078c <DMA_DeInit+0x16c>)
 80006aa:	60da      	str	r2, [r3, #12]
}
 80006ac:	e05b      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4a37      	ldr	r2, [pc, #220]	; (8000790 <DMA_DeInit+0x170>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d103      	bne.n	80006be <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80006b6:	4b30      	ldr	r3, [pc, #192]	; (8000778 <DMA_DeInit+0x158>)
 80006b8:	4a36      	ldr	r2, [pc, #216]	; (8000794 <DMA_DeInit+0x174>)
 80006ba:	60da      	str	r2, [r3, #12]
}
 80006bc:	e053      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a35      	ldr	r2, [pc, #212]	; (8000798 <DMA_DeInit+0x178>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d103      	bne.n	80006ce <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80006c6:	4b2c      	ldr	r3, [pc, #176]	; (8000778 <DMA_DeInit+0x158>)
 80006c8:	4a34      	ldr	r2, [pc, #208]	; (800079c <DMA_DeInit+0x17c>)
 80006ca:	60da      	str	r2, [r3, #12]
}
 80006cc:	e04b      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4a33      	ldr	r2, [pc, #204]	; (80007a0 <DMA_DeInit+0x180>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d104      	bne.n	80006e0 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80006d6:	4b28      	ldr	r3, [pc, #160]	; (8000778 <DMA_DeInit+0x158>)
 80006d8:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80006dc:	60da      	str	r2, [r3, #12]
}
 80006de:	e042      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4a30      	ldr	r2, [pc, #192]	; (80007a4 <DMA_DeInit+0x184>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d103      	bne.n	80006f0 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80006e8:	4b2f      	ldr	r3, [pc, #188]	; (80007a8 <DMA_DeInit+0x188>)
 80006ea:	223d      	movs	r2, #61	; 0x3d
 80006ec:	609a      	str	r2, [r3, #8]
}
 80006ee:	e03a      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	4a2e      	ldr	r2, [pc, #184]	; (80007ac <DMA_DeInit+0x18c>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d104      	bne.n	8000702 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80006f8:	4b2b      	ldr	r3, [pc, #172]	; (80007a8 <DMA_DeInit+0x188>)
 80006fa:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80006fe:	609a      	str	r2, [r3, #8]
}
 8000700:	e031      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a2a      	ldr	r2, [pc, #168]	; (80007b0 <DMA_DeInit+0x190>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d104      	bne.n	8000714 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 800070a:	4b27      	ldr	r3, [pc, #156]	; (80007a8 <DMA_DeInit+0x188>)
 800070c:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000710:	609a      	str	r2, [r3, #8]
}
 8000712:	e028      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a27      	ldr	r2, [pc, #156]	; (80007b4 <DMA_DeInit+0x194>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d104      	bne.n	8000726 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 800071c:	4b22      	ldr	r3, [pc, #136]	; (80007a8 <DMA_DeInit+0x188>)
 800071e:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000722:	609a      	str	r2, [r3, #8]
}
 8000724:	e01f      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4a23      	ldr	r2, [pc, #140]	; (80007b8 <DMA_DeInit+0x198>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d103      	bne.n	8000736 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800072e:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <DMA_DeInit+0x188>)
 8000730:	4a16      	ldr	r2, [pc, #88]	; (800078c <DMA_DeInit+0x16c>)
 8000732:	60da      	str	r2, [r3, #12]
}
 8000734:	e017      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a20      	ldr	r2, [pc, #128]	; (80007bc <DMA_DeInit+0x19c>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d103      	bne.n	8000746 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 800073e:	4b1a      	ldr	r3, [pc, #104]	; (80007a8 <DMA_DeInit+0x188>)
 8000740:	4a14      	ldr	r2, [pc, #80]	; (8000794 <DMA_DeInit+0x174>)
 8000742:	60da      	str	r2, [r3, #12]
}
 8000744:	e00f      	b.n	8000766 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4a1d      	ldr	r2, [pc, #116]	; (80007c0 <DMA_DeInit+0x1a0>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d103      	bne.n	8000756 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800074e:	4b16      	ldr	r3, [pc, #88]	; (80007a8 <DMA_DeInit+0x188>)
 8000750:	4a12      	ldr	r2, [pc, #72]	; (800079c <DMA_DeInit+0x17c>)
 8000752:	60da      	str	r2, [r3, #12]
}
 8000754:	e007      	b.n	8000766 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4a1a      	ldr	r2, [pc, #104]	; (80007c4 <DMA_DeInit+0x1a4>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d103      	bne.n	8000766 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800075e:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <DMA_DeInit+0x188>)
 8000760:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000764:	60da      	str	r2, [r3, #12]
}
 8000766:	bf00      	nop
 8000768:	370c      	adds	r7, #12
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40026010 	.word	0x40026010
 8000778:	40026000 	.word	0x40026000
 800077c:	40026028 	.word	0x40026028
 8000780:	40026040 	.word	0x40026040
 8000784:	40026058 	.word	0x40026058
 8000788:	40026070 	.word	0x40026070
 800078c:	2000003d 	.word	0x2000003d
 8000790:	40026088 	.word	0x40026088
 8000794:	20000f40 	.word	0x20000f40
 8000798:	400260a0 	.word	0x400260a0
 800079c:	203d0000 	.word	0x203d0000
 80007a0:	400260b8 	.word	0x400260b8
 80007a4:	40026410 	.word	0x40026410
 80007a8:	40026400 	.word	0x40026400
 80007ac:	40026428 	.word	0x40026428
 80007b0:	40026440 	.word	0x40026440
 80007b4:	40026458 	.word	0x40026458
 80007b8:	40026470 	.word	0x40026470
 80007bc:	40026488 	.word	0x40026488
 80007c0:	400264a0 	.word	0x400264a0
 80007c4:	400264b8 	.word	0x400264b8

080007c8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	4b25      	ldr	r3, [pc, #148]	; (8000874 <DMA_Init+0xac>)
 80007e0:	4013      	ands	r3, r2
 80007e2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	68db      	ldr	r3, [r3, #12]
 80007ec:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80007f2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80007fe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	6a1b      	ldr	r3, [r3, #32]
 8000804:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800080a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000810:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000816:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800081c:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800081e:	68fa      	ldr	r2, [r7, #12]
 8000820:	4313      	orrs	r3, r2
 8000822:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	68fa      	ldr	r2, [r7, #12]
 8000828:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	695b      	ldr	r3, [r3, #20]
 800082e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	f023 0307 	bic.w	r3, r3, #7
 8000836:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000840:	4313      	orrs	r3, r2
 8000842:	68fa      	ldr	r2, [r7, #12]
 8000844:	4313      	orrs	r3, r2
 8000846:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	691a      	ldr	r2, [r3, #16]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685a      	ldr	r2, [r3, #4]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	689a      	ldr	r2, [r3, #8]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	60da      	str	r2, [r3, #12]
}
 8000866:	bf00      	nop
 8000868:	3714      	adds	r7, #20
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr
 8000872:	bf00      	nop
 8000874:	f01c803f 	.word	0xf01c803f

08000878 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	460b      	mov	r3, r1
 8000882:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000884:	78fb      	ldrb	r3, [r7, #3]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d006      	beq.n	8000898 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f043 0201 	orr.w	r2, r3, #1
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000896:	e005      	b.n	80008a4 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f023 0201 	bic.w	r2, r3, #1
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	601a      	str	r2, [r3, #0]
}
 80008a4:	bf00      	nop
 80008a6:	370c      	adds	r7, #12
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr

080008b0 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b085      	sub	sp, #20
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80008b8:	2300      	movs	r3, #0
 80008ba:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d002      	beq.n	80008ce <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80008c8:	2301      	movs	r3, #1
 80008ca:	73fb      	strb	r3, [r7, #15]
 80008cc:	e001      	b.n	80008d2 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80008ce:	2300      	movs	r3, #0
 80008d0:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80008d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b087      	sub	sp, #28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80008ea:	2300      	movs	r3, #0
 80008ec:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a15      	ldr	r2, [pc, #84]	; (800094c <DMA_GetFlagStatus+0x6c>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d802      	bhi.n	8000900 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80008fa:	4b15      	ldr	r3, [pc, #84]	; (8000950 <DMA_GetFlagStatus+0x70>)
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	e001      	b.n	8000904 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <DMA_GetFlagStatus+0x74>)
 8000902:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800090a:	2b00      	cmp	r3, #0
 800090c:	d003      	beq.n	8000916 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	e002      	b.n	800091c <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000916:	693b      	ldr	r3, [r7, #16]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000922:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000926:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000928:	68fa      	ldr	r2, [r7, #12]
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	4013      	ands	r3, r2
 800092e:	2b00      	cmp	r3, #0
 8000930:	d002      	beq.n	8000938 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000932:	2301      	movs	r3, #1
 8000934:	75fb      	strb	r3, [r7, #23]
 8000936:	e001      	b.n	800093c <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000938:	2300      	movs	r3, #0
 800093a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 800093c:	7dfb      	ldrb	r3, [r7, #23]
}
 800093e:	4618      	mov	r0, r3
 8000940:	371c      	adds	r7, #28
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	4002640f 	.word	0x4002640f
 8000950:	40026000 	.word	0x40026000
 8000954:	40026400 	.word	0x40026400

08000958 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a10      	ldr	r2, [pc, #64]	; (80009a8 <DMA_ClearFlag+0x50>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d802      	bhi.n	8000970 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800096a:	4b10      	ldr	r3, [pc, #64]	; (80009ac <DMA_ClearFlag+0x54>)
 800096c:	60fb      	str	r3, [r7, #12]
 800096e:	e001      	b.n	8000974 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000970:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <DMA_ClearFlag+0x58>)
 8000972:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800097a:	2b00      	cmp	r3, #0
 800097c:	d007      	beq.n	800098e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000984:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000988:	68fa      	ldr	r2, [r7, #12]
 800098a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 800098c:	e006      	b.n	800099c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000994:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	6093      	str	r3, [r2, #8]
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	4002640f 	.word	0x4002640f
 80009ac:	40026000 	.word	0x40026000
 80009b0:	40026400 	.word	0x40026400

080009b4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b087      	sub	sp, #28
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
 80009c2:	2300      	movs	r3, #0
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
 80009ce:	e076      	b.n	8000abe <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80009d0:	2201      	movs	r2, #1
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	4013      	ands	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80009e4:	68fa      	ldr	r2, [r7, #12]
 80009e6:	693b      	ldr	r3, [r7, #16]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	d165      	bne.n	8000ab8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	005b      	lsls	r3, r3, #1
 80009f4:	2103      	movs	r1, #3
 80009f6:	fa01 f303 	lsl.w	r3, r1, r3
 80009fa:	43db      	mvns	r3, r3
 80009fc:	401a      	ands	r2, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	791b      	ldrb	r3, [r3, #4]
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	fa01 f303 	lsl.w	r3, r1, r3
 8000a14:	431a      	orrs	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	791b      	ldrb	r3, [r3, #4]
 8000a1e:	2b01      	cmp	r3, #1
 8000a20:	d003      	beq.n	8000a2a <GPIO_Init+0x76>
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	791b      	ldrb	r3, [r3, #4]
 8000a26:	2b02      	cmp	r3, #2
 8000a28:	d12e      	bne.n	8000a88 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	689a      	ldr	r2, [r3, #8]
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	2103      	movs	r1, #3
 8000a34:	fa01 f303 	lsl.w	r3, r1, r3
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689a      	ldr	r2, [r3, #8]
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	795b      	ldrb	r3, [r3, #5]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	431a      	orrs	r2, r3
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	685a      	ldr	r2, [r3, #4]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	4619      	mov	r1, r3
 8000a62:	2301      	movs	r3, #1
 8000a64:	408b      	lsls	r3, r1
 8000a66:	43db      	mvns	r3, r3
 8000a68:	401a      	ands	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	683a      	ldr	r2, [r7, #0]
 8000a74:	7992      	ldrb	r2, [r2, #6]
 8000a76:	4611      	mov	r1, r2
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	b292      	uxth	r2, r2
 8000a7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a80:	b292      	uxth	r2, r2
 8000a82:	431a      	orrs	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	68da      	ldr	r2, [r3, #12]
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	2103      	movs	r1, #3
 8000a94:	fa01 f303 	lsl.w	r3, r1, r3
 8000a98:	43db      	mvns	r3, r3
 8000a9a:	401a      	ands	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	68da      	ldr	r2, [r3, #12]
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	79db      	ldrb	r3, [r3, #7]
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab2:	431a      	orrs	r2, r3
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	3301      	adds	r3, #1
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	2b0f      	cmp	r3, #15
 8000ac2:	d985      	bls.n	80009d0 <GPIO_Init+0x1c>
    }
  }
}
 8000ac4:	bf00      	nop
 8000ac6:	371c      	adds	r7, #28
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ace:	4770      	bx	lr

08000ad0 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ade:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2200      	movs	r2, #0
 8000af0:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2200      	movs	r2, #0
 8000af6:	71da      	strb	r2, [r3, #7]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]
 8000b10:	4613      	mov	r3, r2
 8000b12:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b1c:	787a      	ldrb	r2, [r7, #1]
 8000b1e:	887b      	ldrh	r3, [r7, #2]
 8000b20:	f003 0307 	and.w	r3, r3, #7
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b2c:	887b      	ldrh	r3, [r7, #2]
 8000b2e:	08db      	lsrs	r3, r3, #3
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	887b      	ldrh	r3, [r7, #2]
 8000b36:	08db      	lsrs	r3, r3, #3
 8000b38:	b29b      	uxth	r3, r3
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	3208      	adds	r2, #8
 8000b40:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b44:	887b      	ldrh	r3, [r7, #2]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	210f      	movs	r1, #15
 8000b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b52:	43db      	mvns	r3, r3
 8000b54:	ea02 0103 	and.w	r1, r2, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f100 0208 	add.w	r2, r0, #8
 8000b5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000b62:	887b      	ldrh	r3, [r7, #2]
 8000b64:	08db      	lsrs	r3, r3, #3
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3208      	adds	r2, #8
 8000b6e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000b78:	887b      	ldrh	r3, [r7, #2]
 8000b7a:	08db      	lsrs	r3, r3, #3
 8000b7c:	b29b      	uxth	r3, r3
 8000b7e:	461a      	mov	r2, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	3208      	adds	r2, #8
 8000b84:	68b9      	ldr	r1, [r7, #8]
 8000b86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000b8a:	bf00      	nop
 8000b8c:	3714      	adds	r7, #20
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
	...

08000b98 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b089      	sub	sp, #36	; 0x24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61bb      	str	r3, [r7, #24]
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	2300      	movs	r3, #0
 8000baa:	61fb      	str	r3, [r7, #28]
 8000bac:	2302      	movs	r3, #2
 8000bae:	613b      	str	r3, [r7, #16]
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000bb8:	4b47      	ldr	r3, [pc, #284]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000bba:	689b      	ldr	r3, [r3, #8]
 8000bbc:	f003 030c 	and.w	r3, r3, #12
 8000bc0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000bc2:	69bb      	ldr	r3, [r7, #24]
 8000bc4:	2b04      	cmp	r3, #4
 8000bc6:	d007      	beq.n	8000bd8 <RCC_GetClocksFreq+0x40>
 8000bc8:	2b08      	cmp	r3, #8
 8000bca:	d009      	beq.n	8000be0 <RCC_GetClocksFreq+0x48>
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d13d      	bne.n	8000c4c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a42      	ldr	r2, [pc, #264]	; (8000cdc <RCC_GetClocksFreq+0x144>)
 8000bd4:	601a      	str	r2, [r3, #0]
      break;
 8000bd6:	e03d      	b.n	8000c54 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a41      	ldr	r2, [pc, #260]	; (8000ce0 <RCC_GetClocksFreq+0x148>)
 8000bdc:	601a      	str	r2, [r3, #0]
      break;
 8000bde:	e039      	b.n	8000c54 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000be0:	4b3d      	ldr	r3, [pc, #244]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	0d9b      	lsrs	r3, r3, #22
 8000be6:	f003 0301 	and.w	r3, r3, #1
 8000bea:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bec:	4b3a      	ldr	r3, [pc, #232]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000bf4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d00c      	beq.n	8000c16 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000bfc:	4a38      	ldr	r2, [pc, #224]	; (8000ce0 <RCC_GetClocksFreq+0x148>)
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c04:	4a34      	ldr	r2, [pc, #208]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000c06:	6852      	ldr	r2, [r2, #4]
 8000c08:	0992      	lsrs	r2, r2, #6
 8000c0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000c0e:	fb02 f303 	mul.w	r3, r2, r3
 8000c12:	61fb      	str	r3, [r7, #28]
 8000c14:	e00b      	b.n	8000c2e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000c16:	4a31      	ldr	r2, [pc, #196]	; (8000cdc <RCC_GetClocksFreq+0x144>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1e:	4a2e      	ldr	r2, [pc, #184]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000c20:	6852      	ldr	r2, [r2, #4]
 8000c22:	0992      	lsrs	r2, r2, #6
 8000c24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000c28:	fb02 f303 	mul.w	r3, r2, r3
 8000c2c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000c2e:	4b2a      	ldr	r3, [pc, #168]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	0c1b      	lsrs	r3, r3, #16
 8000c34:	f003 0303 	and.w	r3, r3, #3
 8000c38:	3301      	adds	r3, #1
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000c3e:	69fa      	ldr	r2, [r7, #28]
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	601a      	str	r2, [r3, #0]
      break;
 8000c4a:	e003      	b.n	8000c54 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a23      	ldr	r2, [pc, #140]	; (8000cdc <RCC_GetClocksFreq+0x144>)
 8000c50:	601a      	str	r2, [r3, #0]
      break;
 8000c52:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000c54:	4b20      	ldr	r3, [pc, #128]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000c56:	689b      	ldr	r3, [r3, #8]
 8000c58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c5c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000c5e:	69bb      	ldr	r3, [r7, #24]
 8000c60:	091b      	lsrs	r3, r3, #4
 8000c62:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c64:	4a1f      	ldr	r2, [pc, #124]	; (8000ce4 <RCC_GetClocksFreq+0x14c>)
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	4413      	add	r3, r2
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	40da      	lsrs	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000c84:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000c86:	69bb      	ldr	r3, [r7, #24]
 8000c88:	0a9b      	lsrs	r3, r3, #10
 8000c8a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000c8c:	4a15      	ldr	r2, [pc, #84]	; (8000ce4 <RCC_GetClocksFreq+0x14c>)
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	4413      	add	r3, r2
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	685a      	ldr	r2, [r3, #4]
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	40da      	lsrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <RCC_GetClocksFreq+0x140>)
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000cac:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000cae:	69bb      	ldr	r3, [r7, #24]
 8000cb0:	0b5b      	lsrs	r3, r3, #13
 8000cb2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000cb4:	4a0b      	ldr	r2, [pc, #44]	; (8000ce4 <RCC_GetClocksFreq+0x14c>)
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	4413      	add	r3, r2
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685a      	ldr	r2, [r3, #4]
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	40da      	lsrs	r2, r3
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	60da      	str	r2, [r3, #12]
}
 8000ccc:	bf00      	nop
 8000cce:	3724      	adds	r7, #36	; 0x24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	00f42400 	.word	0x00f42400
 8000ce0:	007a1200 	.word	0x007a1200
 8000ce4:	20000000 	.word	0x20000000

08000ce8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cf4:	78fb      	ldrb	r3, [r7, #3]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d006      	beq.n	8000d08 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000cfa:	490a      	ldr	r1, [pc, #40]	; (8000d24 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cfc:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000cfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000d06:	e006      	b.n	8000d16 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000d08:	4906      	ldr	r1, [pc, #24]	; (8000d24 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000d0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	43db      	mvns	r3, r3
 8000d12:	4013      	ands	r3, r2
 8000d14:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40023800 	.word	0x40023800

08000d28 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d34:	78fb      	ldrb	r3, [r7, #3]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d006      	beq.n	8000d48 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d3a:	490a      	ldr	r1, [pc, #40]	; (8000d64 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d3c:	4b09      	ldr	r3, [pc, #36]	; (8000d64 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000d46:	e006      	b.n	8000d56 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d48:	4906      	ldr	r1, [pc, #24]	; (8000d64 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d4a:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <RCC_APB1PeriphClockCmd+0x3c>)
 8000d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	4013      	ands	r3, r2
 8000d54:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	40023800 	.word	0x40023800

08000d68 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	460b      	mov	r3, r1
 8000d72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d74:	78fb      	ldrb	r3, [r7, #3]
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d006      	beq.n	8000d88 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d7a:	490a      	ldr	r1, [pc, #40]	; (8000da4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d7c:	4b09      	ldr	r3, [pc, #36]	; (8000da4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4313      	orrs	r3, r2
 8000d84:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d86:	e006      	b.n	8000d96 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d88:	4906      	ldr	r1, [pc, #24]	; (8000da4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d8a:	4b06      	ldr	r3, [pc, #24]	; (8000da4 <RCC_APB2PeriphClockCmd+0x3c>)
 8000d8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	43db      	mvns	r3, r3
 8000d92:	4013      	ands	r3, r2
 8000d94:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800

08000da8 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	460b      	mov	r3, r1
 8000db2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d006      	beq.n	8000dc8 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000dba:	490a      	ldr	r1, [pc, #40]	; (8000de4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dbc:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000dc6:	e006      	b.n	8000dd6 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000dc8:	4906      	ldr	r1, [pc, #24]	; (8000de4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dca:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <RCC_APB2PeriphResetCmd+0x3c>)
 8000dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	43db      	mvns	r3, r3
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000dd6:	bf00      	nop
 8000dd8:	370c      	adds	r7, #12
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	40023800 	.word	0x40023800

08000de8 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000df4:	2300      	movs	r3, #0
 8000df6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	891b      	ldrh	r3, [r3, #8]
 8000dfc:	b29a      	uxth	r2, r3
 8000dfe:	887b      	ldrh	r3, [r7, #2]
 8000e00:	4013      	ands	r3, r2
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d002      	beq.n	8000e0e <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	73fb      	strb	r3, [r7, #15]
 8000e0c:	e001      	b.n	8000e12 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	881b      	ldrh	r3, [r3, #0]
 8000e32:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	4a29      	ldr	r2, [pc, #164]	; (8000edc <TIM_TimeBaseInit+0xbc>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d013      	beq.n	8000e64 <TIM_TimeBaseInit+0x44>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	4a28      	ldr	r2, [pc, #160]	; (8000ee0 <TIM_TimeBaseInit+0xc0>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d00f      	beq.n	8000e64 <TIM_TimeBaseInit+0x44>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e4a:	d00b      	beq.n	8000e64 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a25      	ldr	r2, [pc, #148]	; (8000ee4 <TIM_TimeBaseInit+0xc4>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d007      	beq.n	8000e64 <TIM_TimeBaseInit+0x44>
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4a24      	ldr	r2, [pc, #144]	; (8000ee8 <TIM_TimeBaseInit+0xc8>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d003      	beq.n	8000e64 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a23      	ldr	r2, [pc, #140]	; (8000eec <TIM_TimeBaseInit+0xcc>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d108      	bne.n	8000e76 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000e64:	89fb      	ldrh	r3, [r7, #14]
 8000e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e6a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	885a      	ldrh	r2, [r3, #2]
 8000e70:	89fb      	ldrh	r3, [r7, #14]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a1d      	ldr	r2, [pc, #116]	; (8000ef0 <TIM_TimeBaseInit+0xd0>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d00c      	beq.n	8000e98 <TIM_TimeBaseInit+0x78>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a1c      	ldr	r2, [pc, #112]	; (8000ef4 <TIM_TimeBaseInit+0xd4>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d008      	beq.n	8000e98 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000e86:	89fb      	ldrh	r3, [r7, #14]
 8000e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e8c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	891a      	ldrh	r2, [r3, #8]
 8000e92:	89fb      	ldrh	r3, [r7, #14]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	89fa      	ldrh	r2, [r7, #14]
 8000e9c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685a      	ldr	r2, [r3, #4]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	881a      	ldrh	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <TIM_TimeBaseInit+0xbc>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d003      	beq.n	8000ebe <TIM_TimeBaseInit+0x9e>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a09      	ldr	r2, [pc, #36]	; (8000ee0 <TIM_TimeBaseInit+0xc0>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d104      	bne.n	8000ec8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	7a9b      	ldrb	r3, [r3, #10]
 8000ec2:	b29a      	uxth	r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2201      	movs	r2, #1
 8000ecc:	829a      	strh	r2, [r3, #20]
}
 8000ece:	bf00      	nop
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	40010000 	.word	0x40010000
 8000ee0:	40010400 	.word	0x40010400
 8000ee4:	40000400 	.word	0x40000400
 8000ee8:	40000800 	.word	0x40000800
 8000eec:	40000c00 	.word	0x40000c00
 8000ef0:	40001000 	.word	0x40001000
 8000ef4:	40001400 	.word	0x40001400

08000ef8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	460b      	mov	r3, r1
 8000f02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d008      	beq.n	8000f1c <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	881b      	ldrh	r3, [r3, #0]
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8000f1a:	e007      	b.n	8000f2c <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	801a      	strh	r2, [r3, #0]
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr

08000f38 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	460b      	mov	r3, r1
 8000f42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d008      	beq.n	8000f5c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	881b      	ldrh	r3, [r3, #0]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000f5a:	e007      	b.n	8000f6c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	881b      	ldrh	r3, [r3, #0]
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f023 0301 	bic.w	r3, r3, #1
 8000f66:	b29a      	uxth	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	801a      	strh	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000f82:	2300      	movs	r3, #0
 8000f84:	817b      	strh	r3, [r7, #10]
 8000f86:	2300      	movs	r3, #0
 8000f88:	81fb      	strh	r3, [r7, #14]
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	8c1b      	ldrh	r3, [r3, #32]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	f023 0301 	bic.w	r3, r3, #1
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	8c1b      	ldrh	r3, [r3, #32]
 8000fa2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	889b      	ldrh	r3, [r3, #4]
 8000fa8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	8b1b      	ldrh	r3, [r3, #24]
 8000fae:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000fb0:	897b      	ldrh	r3, [r7, #10]
 8000fb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fb6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000fb8:	897b      	ldrh	r3, [r7, #10]
 8000fba:	f023 0303 	bic.w	r3, r3, #3
 8000fbe:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	881a      	ldrh	r2, [r3, #0]
 8000fc4:	897b      	ldrh	r3, [r7, #10]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8000fca:	89fb      	ldrh	r3, [r7, #14]
 8000fcc:	f023 0302 	bic.w	r3, r3, #2
 8000fd0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	899a      	ldrh	r2, [r3, #12]
 8000fd6:	89fb      	ldrh	r3, [r7, #14]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	885a      	ldrh	r2, [r3, #2]
 8000fe0:	89fb      	ldrh	r3, [r7, #14]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a1e      	ldr	r2, [pc, #120]	; (8001064 <TIM_OC1Init+0xec>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d003      	beq.n	8000ff6 <TIM_OC1Init+0x7e>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	; (8001068 <TIM_OC1Init+0xf0>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d123      	bne.n	800103e <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8000ff6:	89fb      	ldrh	r3, [r7, #14]
 8000ff8:	f023 0308 	bic.w	r3, r3, #8
 8000ffc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	89da      	ldrh	r2, [r3, #14]
 8001002:	89fb      	ldrh	r3, [r7, #14]
 8001004:	4313      	orrs	r3, r2
 8001006:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001008:	89fb      	ldrh	r3, [r7, #14]
 800100a:	f023 0304 	bic.w	r3, r3, #4
 800100e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	889a      	ldrh	r2, [r3, #4]
 8001014:	89fb      	ldrh	r3, [r7, #14]
 8001016:	4313      	orrs	r3, r2
 8001018:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 800101a:	89bb      	ldrh	r3, [r7, #12]
 800101c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001020:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8001022:	89bb      	ldrh	r3, [r7, #12]
 8001024:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001028:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	8a1a      	ldrh	r2, [r3, #16]
 800102e:	89bb      	ldrh	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	8a5a      	ldrh	r2, [r3, #18]
 8001038:	89bb      	ldrh	r3, [r7, #12]
 800103a:	4313      	orrs	r3, r2
 800103c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	89ba      	ldrh	r2, [r7, #12]
 8001042:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	897a      	ldrh	r2, [r7, #10]
 8001048:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	689a      	ldr	r2, [r3, #8]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	89fa      	ldrh	r2, [r7, #14]
 8001056:	841a      	strh	r2, [r3, #32]
}
 8001058:	bf00      	nop
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	40010000 	.word	0x40010000
 8001068:	40010400 	.word	0x40010400

0800106c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	817b      	strh	r3, [r7, #10]
 800107a:	2300      	movs	r3, #0
 800107c:	81fb      	strh	r3, [r7, #14]
 800107e:	2300      	movs	r3, #0
 8001080:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	8c1b      	ldrh	r3, [r3, #32]
 8001086:	b29b      	uxth	r3, r3
 8001088:	f023 0310 	bic.w	r3, r3, #16
 800108c:	b29a      	uxth	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	8c1b      	ldrh	r3, [r3, #32]
 8001096:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	889b      	ldrh	r3, [r3, #4]
 800109c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	8b1b      	ldrh	r3, [r3, #24]
 80010a2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80010a4:	897b      	ldrh	r3, [r7, #10]
 80010a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80010aa:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80010ac:	897b      	ldrh	r3, [r7, #10]
 80010ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80010b2:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	881b      	ldrh	r3, [r3, #0]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	897b      	ldrh	r3, [r7, #10]
 80010be:	4313      	orrs	r3, r2
 80010c0:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80010c2:	89fb      	ldrh	r3, [r7, #14]
 80010c4:	f023 0320 	bic.w	r3, r3, #32
 80010c8:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	899b      	ldrh	r3, [r3, #12]
 80010ce:	011b      	lsls	r3, r3, #4
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	89fb      	ldrh	r3, [r7, #14]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	885b      	ldrh	r3, [r3, #2]
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	b29a      	uxth	r2, r3
 80010e0:	89fb      	ldrh	r3, [r7, #14]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a22      	ldr	r2, [pc, #136]	; (8001174 <TIM_OC2Init+0x108>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d003      	beq.n	80010f6 <TIM_OC2Init+0x8a>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a21      	ldr	r2, [pc, #132]	; (8001178 <TIM_OC2Init+0x10c>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d12b      	bne.n	800114e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80010f6:	89fb      	ldrh	r3, [r7, #14]
 80010f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010fc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	89db      	ldrh	r3, [r3, #14]
 8001102:	011b      	lsls	r3, r3, #4
 8001104:	b29a      	uxth	r2, r3
 8001106:	89fb      	ldrh	r3, [r7, #14]
 8001108:	4313      	orrs	r3, r2
 800110a:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 800110c:	89fb      	ldrh	r3, [r7, #14]
 800110e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001112:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	889b      	ldrh	r3, [r3, #4]
 8001118:	011b      	lsls	r3, r3, #4
 800111a:	b29a      	uxth	r2, r3
 800111c:	89fb      	ldrh	r3, [r7, #14]
 800111e:	4313      	orrs	r3, r2
 8001120:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 8001122:	89bb      	ldrh	r3, [r7, #12]
 8001124:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001128:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 800112a:	89bb      	ldrh	r3, [r7, #12]
 800112c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001130:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	8a1b      	ldrh	r3, [r3, #16]
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	b29a      	uxth	r2, r3
 800113a:	89bb      	ldrh	r3, [r7, #12]
 800113c:	4313      	orrs	r3, r2
 800113e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	8a5b      	ldrh	r3, [r3, #18]
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	b29a      	uxth	r2, r3
 8001148:	89bb      	ldrh	r3, [r7, #12]
 800114a:	4313      	orrs	r3, r2
 800114c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	89ba      	ldrh	r2, [r7, #12]
 8001152:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	897a      	ldrh	r2, [r7, #10]
 8001158:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	689a      	ldr	r2, [r3, #8]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	89fa      	ldrh	r2, [r7, #14]
 8001166:	841a      	strh	r2, [r3, #32]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	40010000 	.word	0x40010000
 8001178:	40010400 	.word	0x40010400

0800117c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	817b      	strh	r3, [r7, #10]
 800118a:	2300      	movs	r3, #0
 800118c:	81fb      	strh	r3, [r7, #14]
 800118e:	2300      	movs	r3, #0
 8001190:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	8c1b      	ldrh	r3, [r3, #32]
 8001196:	b29b      	uxth	r3, r3
 8001198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800119c:	b29a      	uxth	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	8c1b      	ldrh	r3, [r3, #32]
 80011a6:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	889b      	ldrh	r3, [r3, #4]
 80011ac:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8b9b      	ldrh	r3, [r3, #28]
 80011b2:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80011b4:	897b      	ldrh	r3, [r7, #10]
 80011b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011ba:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80011bc:	897b      	ldrh	r3, [r7, #10]
 80011be:	f023 0303 	bic.w	r3, r3, #3
 80011c2:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	881a      	ldrh	r2, [r3, #0]
 80011c8:	897b      	ldrh	r3, [r7, #10]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80011ce:	89fb      	ldrh	r3, [r7, #14]
 80011d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80011d4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	899b      	ldrh	r3, [r3, #12]
 80011da:	021b      	lsls	r3, r3, #8
 80011dc:	b29a      	uxth	r2, r3
 80011de:	89fb      	ldrh	r3, [r7, #14]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	885b      	ldrh	r3, [r3, #2]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	89fb      	ldrh	r3, [r7, #14]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a22      	ldr	r2, [pc, #136]	; (8001280 <TIM_OC3Init+0x104>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d003      	beq.n	8001202 <TIM_OC3Init+0x86>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a21      	ldr	r2, [pc, #132]	; (8001284 <TIM_OC3Init+0x108>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d12b      	bne.n	800125a <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001208:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	89db      	ldrh	r3, [r3, #14]
 800120e:	021b      	lsls	r3, r3, #8
 8001210:	b29a      	uxth	r2, r3
 8001212:	89fb      	ldrh	r3, [r7, #14]
 8001214:	4313      	orrs	r3, r2
 8001216:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001218:	89fb      	ldrh	r3, [r7, #14]
 800121a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800121e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	889b      	ldrh	r3, [r3, #4]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b29a      	uxth	r2, r3
 8001228:	89fb      	ldrh	r3, [r7, #14]
 800122a:	4313      	orrs	r3, r2
 800122c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800122e:	89bb      	ldrh	r3, [r7, #12]
 8001230:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001234:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001236:	89bb      	ldrh	r3, [r7, #12]
 8001238:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800123c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	8a1b      	ldrh	r3, [r3, #16]
 8001242:	011b      	lsls	r3, r3, #4
 8001244:	b29a      	uxth	r2, r3
 8001246:	89bb      	ldrh	r3, [r7, #12]
 8001248:	4313      	orrs	r3, r2
 800124a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	8a5b      	ldrh	r3, [r3, #18]
 8001250:	011b      	lsls	r3, r3, #4
 8001252:	b29a      	uxth	r2, r3
 8001254:	89bb      	ldrh	r3, [r7, #12]
 8001256:	4313      	orrs	r3, r2
 8001258:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	89ba      	ldrh	r2, [r7, #12]
 800125e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	897a      	ldrh	r2, [r7, #10]
 8001264:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	689a      	ldr	r2, [r3, #8]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	89fa      	ldrh	r2, [r7, #14]
 8001272:	841a      	strh	r2, [r3, #32]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	40010000 	.word	0x40010000
 8001284:	40010400 	.word	0x40010400

08001288 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	81bb      	strh	r3, [r7, #12]
 8001296:	2300      	movs	r3, #0
 8001298:	817b      	strh	r3, [r7, #10]
 800129a:	2300      	movs	r3, #0
 800129c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	8c1b      	ldrh	r3, [r3, #32]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80012a8:	b29a      	uxth	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	8c1b      	ldrh	r3, [r3, #32]
 80012b2:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	889b      	ldrh	r3, [r3, #4]
 80012b8:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	8b9b      	ldrh	r3, [r3, #28]
 80012be:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80012c0:	89bb      	ldrh	r3, [r7, #12]
 80012c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80012c6:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80012c8:	89bb      	ldrh	r3, [r7, #12]
 80012ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012ce:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	021b      	lsls	r3, r3, #8
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	89bb      	ldrh	r3, [r7, #12]
 80012da:	4313      	orrs	r3, r2
 80012dc:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80012de:	897b      	ldrh	r3, [r7, #10]
 80012e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80012e4:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	899b      	ldrh	r3, [r3, #12]
 80012ea:	031b      	lsls	r3, r3, #12
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	897b      	ldrh	r3, [r7, #10]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	885b      	ldrh	r3, [r3, #2]
 80012f8:	031b      	lsls	r3, r3, #12
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	897b      	ldrh	r3, [r7, #10]
 80012fe:	4313      	orrs	r3, r2
 8001300:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a12      	ldr	r2, [pc, #72]	; (8001350 <TIM_OC4Init+0xc8>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d003      	beq.n	8001312 <TIM_OC4Init+0x8a>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a11      	ldr	r2, [pc, #68]	; (8001354 <TIM_OC4Init+0xcc>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d10a      	bne.n	8001328 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8001312:	89fb      	ldrh	r3, [r7, #14]
 8001314:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001318:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	8a1b      	ldrh	r3, [r3, #16]
 800131e:	019b      	lsls	r3, r3, #6
 8001320:	b29a      	uxth	r2, r3
 8001322:	89fb      	ldrh	r3, [r7, #14]
 8001324:	4313      	orrs	r3, r2
 8001326:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	89fa      	ldrh	r2, [r7, #14]
 800132c:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	89ba      	ldrh	r2, [r7, #12]
 8001332:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	689a      	ldr	r2, [r3, #8]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	897a      	ldrh	r2, [r7, #10]
 8001340:	841a      	strh	r2, [r3, #32]
}
 8001342:	bf00      	nop
 8001344:	3714      	adds	r7, #20
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40010000 	.word	0x40010000
 8001354:	40010400 	.word	0x40010400

08001358 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	8b1b      	ldrh	r3, [r3, #24]
 800136c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 800136e:	89fb      	ldrh	r3, [r7, #14]
 8001370:	f023 0308 	bic.w	r3, r3, #8
 8001374:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001376:	89fa      	ldrh	r2, [r7, #14]
 8001378:	887b      	ldrh	r3, [r7, #2]
 800137a:	4313      	orrs	r3, r2
 800137c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	89fa      	ldrh	r2, [r7, #14]
 8001382:	831a      	strh	r2, [r3, #24]
}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	8b1b      	ldrh	r3, [r3, #24]
 80013a4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 80013a6:	89fb      	ldrh	r3, [r7, #14]
 80013a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80013ac:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80013ae:	887b      	ldrh	r3, [r7, #2]
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	89fb      	ldrh	r3, [r7, #14]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	89fa      	ldrh	r2, [r7, #14]
 80013be:	831a      	strh	r2, [r3, #24]
}
 80013c0:	bf00      	nop
 80013c2:	3714      	adds	r7, #20
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	460b      	mov	r3, r1
 80013d6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	8b9b      	ldrh	r3, [r3, #28]
 80013e0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 80013e2:	89fb      	ldrh	r3, [r7, #14]
 80013e4:	f023 0308 	bic.w	r3, r3, #8
 80013e8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80013ea:	89fa      	ldrh	r2, [r7, #14]
 80013ec:	887b      	ldrh	r3, [r7, #2]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	89fa      	ldrh	r2, [r7, #14]
 80013f6:	839a      	strh	r2, [r3, #28]
}
 80013f8:	bf00      	nop
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001410:	2300      	movs	r3, #0
 8001412:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	8b9b      	ldrh	r3, [r3, #28]
 8001418:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800141a:	89fb      	ldrh	r3, [r7, #14]
 800141c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001420:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001422:	887b      	ldrh	r3, [r7, #2]
 8001424:	021b      	lsls	r3, r3, #8
 8001426:	b29a      	uxth	r2, r3
 8001428:	89fb      	ldrh	r3, [r7, #14]
 800142a:	4313      	orrs	r3, r2
 800142c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	89fa      	ldrh	r2, [r7, #14]
 8001432:	839a      	strh	r2, [r3, #28]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	460b      	mov	r3, r1
 800144a:	807b      	strh	r3, [r7, #2]
 800144c:	4613      	mov	r3, r2
 800144e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001450:	787b      	ldrb	r3, [r7, #1]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d008      	beq.n	8001468 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	899b      	ldrh	r3, [r3, #12]
 800145a:	b29a      	uxth	r2, r3
 800145c:	887b      	ldrh	r3, [r7, #2]
 800145e:	4313      	orrs	r3, r2
 8001460:	b29a      	uxth	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001466:	e009      	b.n	800147c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	899b      	ldrh	r3, [r3, #12]
 800146c:	b29a      	uxth	r2, r3
 800146e:	887b      	ldrh	r3, [r7, #2]
 8001470:	43db      	mvns	r3, r3
 8001472:	b29b      	uxth	r3, r3
 8001474:	4013      	ands	r3, r2
 8001476:	b29a      	uxth	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	819a      	strh	r2, [r3, #12]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	460b      	mov	r3, r1
 8001492:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001494:	2300      	movs	r3, #0
 8001496:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001498:	2300      	movs	r3, #0
 800149a:	81bb      	strh	r3, [r7, #12]
 800149c:	2300      	movs	r3, #0
 800149e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	8a1b      	ldrh	r3, [r3, #16]
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	887b      	ldrh	r3, [r7, #2]
 80014a8:	4013      	ands	r3, r2
 80014aa:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	899b      	ldrh	r3, [r3, #12]
 80014b0:	b29a      	uxth	r2, r3
 80014b2:	887b      	ldrh	r3, [r7, #2]
 80014b4:	4013      	ands	r3, r2
 80014b6:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80014b8:	89bb      	ldrh	r3, [r7, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d005      	beq.n	80014ca <TIM_GetITStatus+0x42>
 80014be:	897b      	ldrh	r3, [r7, #10]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d002      	beq.n	80014ca <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
 80014c8:	e001      	b.n	80014ce <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80014ca:	2300      	movs	r3, #0
 80014cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80014e8:	887b      	ldrh	r3, [r7, #2]
 80014ea:	43db      	mvns	r3, r3
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	821a      	strh	r2, [r3, #16]
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
	...

08001500 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	; 0x28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800150a:	2300      	movs	r3, #0
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001512:	2300      	movs	r3, #0
 8001514:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001516:	2300      	movs	r3, #0
 8001518:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	8a1b      	ldrh	r3, [r3, #16]
 800151e:	b29b      	uxth	r3, r3
 8001520:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001524:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001528:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	88db      	ldrh	r3, [r3, #6]
 800152e:	461a      	mov	r2, r3
 8001530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001532:	4313      	orrs	r3, r2
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001538:	b29a      	uxth	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	899b      	ldrh	r3, [r3, #12]
 8001542:	b29b      	uxth	r3, r3
 8001544:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001548:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800154c:	f023 030c 	bic.w	r3, r3, #12
 8001550:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	889a      	ldrh	r2, [r3, #4]
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	891b      	ldrh	r3, [r3, #8]
 800155a:	4313      	orrs	r3, r2
 800155c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001562:	4313      	orrs	r3, r2
 8001564:	b29b      	uxth	r3, r3
 8001566:	461a      	mov	r2, r3
 8001568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156a:	4313      	orrs	r3, r2
 800156c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 800156e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001570:	b29a      	uxth	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	8a9b      	ldrh	r3, [r3, #20]
 800157a:	b29b      	uxth	r3, r3
 800157c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 800157e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001584:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	899b      	ldrh	r3, [r3, #12]
 800158a:	461a      	mov	r2, r3
 800158c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158e:	4313      	orrs	r3, r2
 8001590:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001594:	b29a      	uxth	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800159a:	f107 0308 	add.w	r3, r7, #8
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fafa 	bl	8000b98 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	4a30      	ldr	r2, [pc, #192]	; (8001668 <USART_Init+0x168>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d003      	beq.n	80015b4 <USART_Init+0xb4>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a2f      	ldr	r2, [pc, #188]	; (800166c <USART_Init+0x16c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d102      	bne.n	80015ba <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	623b      	str	r3, [r7, #32]
 80015b8:	e001      	b.n	80015be <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	899b      	ldrh	r3, [r3, #12]
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	da0c      	bge.n	80015e4 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 80015ca:	6a3a      	ldr	r2, [r7, #32]
 80015cc:	4613      	mov	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	009a      	lsls	r2, r3, #2
 80015d4:	441a      	add	r2, r3
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	005b      	lsls	r3, r3, #1
 80015dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	e00b      	b.n	80015fc <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80015e4:	6a3a      	ldr	r2, [r7, #32]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	009a      	lsls	r2, r3, #2
 80015ee:	441a      	add	r2, r3
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <USART_Init+0x170>)
 8001600:	fba2 2303 	umull	r2, r3, r2, r3
 8001604:	095b      	lsrs	r3, r3, #5
 8001606:	011b      	lsls	r3, r3, #4
 8001608:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800160a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160c:	091b      	lsrs	r3, r3, #4
 800160e:	2264      	movs	r2, #100	; 0x64
 8001610:	fb02 f303 	mul.w	r3, r2, r3
 8001614:	69fa      	ldr	r2, [r7, #28]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	899b      	ldrh	r3, [r3, #12]
 800161e:	b29b      	uxth	r3, r3
 8001620:	b21b      	sxth	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	da0c      	bge.n	8001640 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	3332      	adds	r3, #50	; 0x32
 800162c:	4a10      	ldr	r2, [pc, #64]	; (8001670 <USART_Init+0x170>)
 800162e:	fba2 2303 	umull	r2, r3, r2, r3
 8001632:	095b      	lsrs	r3, r3, #5
 8001634:	f003 0307 	and.w	r3, r3, #7
 8001638:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800163a:	4313      	orrs	r3, r2
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
 800163e:	e00b      	b.n	8001658 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001640:	69bb      	ldr	r3, [r7, #24]
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	3332      	adds	r3, #50	; 0x32
 8001646:	4a0a      	ldr	r2, [pc, #40]	; (8001670 <USART_Init+0x170>)
 8001648:	fba2 2303 	umull	r2, r3, r2, r3
 800164c:	095b      	lsrs	r3, r3, #5
 800164e:	f003 030f 	and.w	r3, r3, #15
 8001652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001654:	4313      	orrs	r3, r2
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165a:	b29a      	uxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	811a      	strh	r2, [r3, #8]
}
 8001660:	bf00      	nop
 8001662:	3728      	adds	r7, #40	; 0x28
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40011000 	.word	0x40011000
 800166c:	40011400 	.word	0x40011400
 8001670:	51eb851f 	.word	0x51eb851f

08001674 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001680:	78fb      	ldrb	r3, [r7, #3]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d008      	beq.n	8001698 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	899b      	ldrh	r3, [r3, #12]
 800168a:	b29b      	uxth	r3, r3
 800168c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001690:	b29a      	uxth	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001696:	e007      	b.n	80016a8 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	899b      	ldrh	r3, [r3, #12]
 800169c:	b29b      	uxth	r3, r3
 800169e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	819a      	strh	r2, [r3, #12]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	889b      	ldrh	r3, [r3, #4]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016c6:	b29b      	uxth	r3, r3
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	807b      	strh	r3, [r7, #2]
 80016e0:	4613      	mov	r3, r2
 80016e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 80016e4:	787b      	ldrb	r3, [r7, #1]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d008      	beq.n	80016fc <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	8a9b      	ldrh	r3, [r3, #20]
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	887b      	ldrh	r3, [r7, #2]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 80016fa:	e009      	b.n	8001710 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	8a9b      	ldrh	r3, [r3, #20]
 8001700:	b29a      	uxth	r2, r3
 8001702:	887b      	ldrh	r3, [r7, #2]
 8001704:	43db      	mvns	r3, r3
 8001706:	b29b      	uxth	r3, r3
 8001708:	4013      	ands	r3, r2
 800170a:	b29a      	uxth	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	829a      	strh	r2, [r3, #20]
}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800171c:	b480      	push	{r7}
 800171e:	b087      	sub	sp, #28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	460b      	mov	r3, r1
 8001726:	807b      	strh	r3, [r7, #2]
 8001728:	4613      	mov	r3, r2
 800172a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800172c:	2300      	movs	r3, #0
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	2300      	movs	r3, #0
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	2300      	movs	r3, #0
 8001736:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001740:	887b      	ldrh	r3, [r7, #2]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	095b      	lsrs	r3, r3, #5
 8001746:	b2db      	uxtb	r3, r3
 8001748:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800174a:	887b      	ldrh	r3, [r7, #2]
 800174c:	f003 031f 	and.w	r3, r3, #31
 8001750:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001752:	2201      	movs	r2, #1
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d103      	bne.n	800176a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	330c      	adds	r3, #12
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	e009      	b.n	800177e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	2b02      	cmp	r3, #2
 800176e:	d103      	bne.n	8001778 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3310      	adds	r3, #16
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	e002      	b.n	800177e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	3314      	adds	r3, #20
 800177c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800177e:	787b      	ldrb	r3, [r7, #1]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	6811      	ldr	r1, [r2, #0]
 800178a:	68ba      	ldr	r2, [r7, #8]
 800178c:	430a      	orrs	r2, r1
 800178e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001790:	e006      	b.n	80017a0 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	6811      	ldr	r1, [r2, #0]
 8001798:	68ba      	ldr	r2, [r7, #8]
 800179a:	43d2      	mvns	r2, r2
 800179c:	400a      	ands	r2, r1
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	bf00      	nop
 80017a2:	371c      	adds	r7, #28
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80017b8:	2300      	movs	r3, #0
 80017ba:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	887b      	ldrh	r3, [r7, #2]
 80017c4:	4013      	ands	r3, r2
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80017cc:	2301      	movs	r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]
 80017d0:	e001      	b.n	80017d6 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80017d2:	2300      	movs	r3, #0
 80017d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80017d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3714      	adds	r7, #20
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b087      	sub	sp, #28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	460b      	mov	r3, r1
 80017ee:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	2300      	movs	r3, #0
 80017fa:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80017fc:	2300      	movs	r3, #0
 80017fe:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001800:	887b      	ldrh	r3, [r7, #2]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	095b      	lsrs	r3, r3, #5
 8001806:	b2db      	uxtb	r3, r3
 8001808:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800180a:	887b      	ldrh	r3, [r7, #2]
 800180c:	f003 031f 	and.w	r3, r3, #31
 8001810:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001812:	2201      	movs	r2, #1
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d107      	bne.n	8001832 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	899b      	ldrh	r3, [r3, #12]
 8001826:	b29b      	uxth	r3, r3
 8001828:	461a      	mov	r2, r3
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	4013      	ands	r3, r2
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	e011      	b.n	8001856 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	2b02      	cmp	r3, #2
 8001836:	d107      	bne.n	8001848 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	8a1b      	ldrh	r3, [r3, #16]
 800183c:	b29b      	uxth	r3, r3
 800183e:	461a      	mov	r2, r3
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	4013      	ands	r3, r2
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	e006      	b.n	8001856 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	8a9b      	ldrh	r3, [r3, #20]
 800184c:	b29b      	uxth	r3, r3
 800184e:	461a      	mov	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	4013      	ands	r3, r2
 8001854:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001856:	887b      	ldrh	r3, [r7, #2]
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	b29b      	uxth	r3, r3
 800185c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800185e:	2201      	movs	r2, #1
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	881b      	ldrh	r3, [r3, #0]
 800186c:	b29b      	uxth	r3, r3
 800186e:	461a      	mov	r2, r3
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	4013      	ands	r3, r2
 8001874:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d005      	beq.n	8001888 <USART_GetITStatus+0xa4>
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d002      	beq.n	8001888 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001882:	2301      	movs	r3, #1
 8001884:	74fb      	strb	r3, [r7, #19]
 8001886:	e001      	b.n	800188c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001888:	2300      	movs	r3, #0
 800188a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800188c:	7cfb      	ldrb	r3, [r7, #19]
}
 800188e:	4618      	mov	r0, r3
 8001890:	371c      	adds	r7, #28
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr

0800189a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800189a:	b480      	push	{r7}
 800189c:	b085      	sub	sp, #20
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
 80018a2:	460b      	mov	r3, r1
 80018a4:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80018a6:	2300      	movs	r3, #0
 80018a8:	81fb      	strh	r3, [r7, #14]
 80018aa:	2300      	movs	r3, #0
 80018ac:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 80018ae:	887b      	ldrh	r3, [r7, #2]
 80018b0:	0a1b      	lsrs	r3, r3, #8
 80018b2:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80018b4:	89fb      	ldrh	r3, [r7, #14]
 80018b6:	2201      	movs	r2, #1
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80018be:	89bb      	ldrh	r3, [r7, #12]
 80018c0:	43db      	mvns	r3, r3
 80018c2:	b29a      	uxth	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	801a      	strh	r2, [r3, #0]
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80018d8:	4b35      	ldr	r3, [pc, #212]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b35      	ldr	r3, [pc, #212]	; (80019b4 <Audio_MAL_IRQHandler+0xe0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4619      	mov	r1, r3
 80018e2:	4610      	mov	r0, r2
 80018e4:	f7fe fffc 	bl	80008e0 <DMA_GetFlagStatus>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d05e      	beq.n	80019ac <Audio_MAL_IRQHandler+0xd8>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80018ee:	4b32      	ldr	r3, [pc, #200]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d04c      	beq.n	8001990 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80018f6:	bf00      	nop
 80018f8:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7fe ffd7 	bl	80008b0 <DMA_GetCmdStatus>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1f7      	bne.n	80018f8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8001908:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b29      	ldr	r3, [pc, #164]	; (80019b4 <Audio_MAL_IRQHandler+0xe0>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4619      	mov	r1, r3
 8001912:	4610      	mov	r0, r2
 8001914:	f7ff f820 	bl	8000958 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8001918:	4b28      	ldr	r3, [pc, #160]	; (80019bc <Audio_MAL_IRQHandler+0xe8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b28      	ldr	r3, [pc, #160]	; (80019c0 <Audio_MAL_IRQHandler+0xec>)
 8001920:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8001922:	4b25      	ldr	r3, [pc, #148]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800192a:	4293      	cmp	r3, r2
 800192c:	bf28      	it	cs
 800192e:	4613      	movcs	r3, r2
 8001930:	4a23      	ldr	r2, [pc, #140]	; (80019c0 <Audio_MAL_IRQHandler+0xec>)
 8001932:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8001934:	4b1e      	ldr	r3, [pc, #120]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4921      	ldr	r1, [pc, #132]	; (80019c0 <Audio_MAL_IRQHandler+0xec>)
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe ff44 	bl	80007c8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001940:	4b1b      	ldr	r3, [pc, #108]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2101      	movs	r1, #1
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe ff96 	bl	8000878 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800194c:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <Audio_MAL_IRQHandler+0xe8>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001958:	d203      	bcs.n	8001962 <Audio_MAL_IRQHandler+0x8e>
 800195a:	4b17      	ldr	r3, [pc, #92]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	e000      	b.n	8001964 <Audio_MAL_IRQHandler+0x90>
 8001962:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <Audio_MAL_IRQHandler+0xf0>)
 8001964:	4413      	add	r3, r2
 8001966:	4a15      	ldr	r2, [pc, #84]	; (80019bc <Audio_MAL_IRQHandler+0xe8>)
 8001968:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800196a:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001976:	428b      	cmp	r3, r1
 8001978:	bf28      	it	cs
 800197a:	460b      	movcs	r3, r1
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <Audio_MAL_IRQHandler+0xe4>)
 8001980:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2101      	movs	r1, #1
 8001988:	4618      	mov	r0, r3
 800198a:	f7fe ff75 	bl	8000878 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800198e:	e00d      	b.n	80019ac <Audio_MAL_IRQHandler+0xd8>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001990:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe ff6e 	bl	8000878 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 800199c:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <Audio_MAL_IRQHandler+0xdc>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <Audio_MAL_IRQHandler+0xe0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4619      	mov	r1, r3
 80019a6:	4610      	mov	r0, r2
 80019a8:	f7fe ffd6 	bl	8000958 <DMA_ClearFlag>
}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000018 	.word	0x20000018
 80019b4:	2000001c 	.word	0x2000001c
 80019b8:	20000010 	.word	0x20000010
 80019bc:	20000050 	.word	0x20000050
 80019c0:	20000090 	.word	0x20000090
 80019c4:	0001fffe 	.word	0x0001fffe

080019c8 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80019cc:	f7ff ff82 	bl	80018d4 <Audio_MAL_IRQHandler>
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80019d8:	f7ff ff7c 	bl	80018d4 <Audio_MAL_IRQHandler>
}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}

080019e0 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80019e4:	2102      	movs	r1, #2
 80019e6:	4805      	ldr	r0, [pc, #20]	; (80019fc <SPI3_IRQHandler+0x1c>)
 80019e8:	f7ff f9fe 	bl	8000de8 <SPI_I2S_GetFlagStatus>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <SPI3_IRQHandler+0x16>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80019f2:	4b03      	ldr	r3, [pc, #12]	; (8001a00 <SPI3_IRQHandler+0x20>)
 80019f4:	681b      	ldr	r3, [r3, #0]
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
//    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack());
  }
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40003c00 	.word	0x40003c00
 8001a00:	20000014 	.word	0x20000014

08001a04 <init>:
#include "stm32f4xx_tim.h"
#include "stm32f4xx_usart.h"
#include "stm32f4xx_dma.h"
#include "misc.h"

void init() {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	gpio_init();
 8001a08:	f000 f80e 	bl	8001a28 <gpio_init>
	timer_nvic_init();
 8001a0c:	f000 f83e 	bl	8001a8c <timer_nvic_init>
	timer_pwm_init();
 8001a10:	f000 f870 	bl	8001af4 <timer_pwm_init>
	adc_leds_init();
 8001a14:	f000 f8d6 	bl	8001bc4 <adc_leds_init>
	adc_init();
 8001a18:	f000 f8ee 	bl	8001bf8 <adc_init>
	usart_init();
 8001a1c:	f000 f91e 	bl	8001c5c <usart_init>
	dma_init();
 8001a20:	f000 f974 	bl	8001d0c <dma_init>
}
 8001a24:	bf00      	nop
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <gpio_init>:

void gpio_init() {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio_init;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001a2e:	2101      	movs	r1, #1
 8001a30:	2008      	movs	r0, #8
 8001a32:	f7ff f959 	bl	8000ce8 <RCC_AHB1PeriphClockCmd>

	gpio_init.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8001a36:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001a3a:	603b      	str	r3, [r7, #0]
	gpio_init.GPIO_Mode = GPIO_Mode_AF;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	713b      	strb	r3, [r7, #4]
	gpio_init.GPIO_Speed = GPIO_Speed_100MHz;
 8001a40:	2303      	movs	r3, #3
 8001a42:	717b      	strb	r3, [r7, #5]
	gpio_init.GPIO_OType = GPIO_OType_PP;
 8001a44:	2300      	movs	r3, #0
 8001a46:	71bb      	strb	r3, [r7, #6]
	gpio_init.GPIO_PuPd = GPIO_PuPd_UP;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD, &gpio_init);
 8001a4c:	463b      	mov	r3, r7
 8001a4e:	4619      	mov	r1, r3
 8001a50:	480d      	ldr	r0, [pc, #52]	; (8001a88 <gpio_init+0x60>)
 8001a52:	f7fe ffaf 	bl	80009b4 <GPIO_Init>

	GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 8001a56:	2202      	movs	r2, #2
 8001a58:	210c      	movs	r1, #12
 8001a5a:	480b      	ldr	r0, [pc, #44]	; (8001a88 <gpio_init+0x60>)
 8001a5c:	f7ff f852 	bl	8000b04 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 8001a60:	2202      	movs	r2, #2
 8001a62:	210d      	movs	r1, #13
 8001a64:	4808      	ldr	r0, [pc, #32]	; (8001a88 <gpio_init+0x60>)
 8001a66:	f7ff f84d 	bl	8000b04 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	210e      	movs	r1, #14
 8001a6e:	4806      	ldr	r0, [pc, #24]	; (8001a88 <gpio_init+0x60>)
 8001a70:	f7ff f848 	bl	8000b04 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001a74:	2202      	movs	r2, #2
 8001a76:	210f      	movs	r1, #15
 8001a78:	4803      	ldr	r0, [pc, #12]	; (8001a88 <gpio_init+0x60>)
 8001a7a:	f7ff f843 	bl	8000b04 <GPIO_PinAFConfig>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40020c00 	.word	0x40020c00

08001a8c <timer_nvic_init>:

void timer_nvic_init(){
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
	//  
	NVIC_InitTypeDef nvic_struct;
	nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 8001a92:	231c      	movs	r3, #28
 8001a94:	733b      	strb	r3, [r7, #12]
	nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	737b      	strb	r3, [r7, #13]
	nvic_struct.NVIC_IRQChannelSubPriority = 1;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	73bb      	strb	r3, [r7, #14]
	nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvic_struct);
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fb8e 	bl	80001c8 <NVIC_Init>

	TIM_TimeBaseInitTypeDef tim_struct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001aac:	2101      	movs	r1, #1
 8001aae:	2001      	movs	r0, #1
 8001ab0:	f7ff f93a 	bl	8000d28 <RCC_APB1PeriphClockCmd>

	tim_struct.TIM_Prescaler = 8400 - 1;
 8001ab4:	f242 03cf 	movw	r3, #8399	; 0x20cf
 8001ab8:	803b      	strh	r3, [r7, #0]
	tim_struct.TIM_Period = 1000 - 1;		//0.1 sec
 8001aba:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001abe:	607b      	str	r3, [r7, #4]
	tim_struct.TIM_ClockDivision = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	813b      	strh	r3, [r7, #8]
	tim_struct.TIM_CounterMode = TIM_CounterMode_Up;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM2, &tim_struct);
 8001ac8:	463b      	mov	r3, r7
 8001aca:	4619      	mov	r1, r3
 8001acc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ad0:	f7ff f9a6 	bl	8000e20 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001adc:	f7ff fcb0 	bl	8001440 <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE);
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ae6:	f7ff fa27 	bl	8000f38 <TIM_Cmd>
}
 8001aea:	bf00      	nop
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <timer_pwm_init>:

void timer_pwm_init() {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	; 0x28
 8001af8:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef time_init;
	TIM_OCInitTypeDef oc_init;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001afa:	2101      	movs	r1, #1
 8001afc:	2004      	movs	r0, #4
 8001afe:	f7ff f913 	bl	8000d28 <RCC_APB1PeriphClockCmd>

	uint16_t PrescalerValue = (uint16_t)((SystemCoreClock / 2) / 21000000);
 8001b02:	4b2d      	ldr	r3, [pc, #180]	; (8001bb8 <timer_pwm_init+0xc4>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a2d      	ldr	r2, [pc, #180]	; (8001bbc <timer_pwm_init+0xc8>)
 8001b08:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0c:	0e1b      	lsrs	r3, r3, #24
 8001b0e:	84fb      	strh	r3, [r7, #38]	; 0x26

	time_init.TIM_Period = 665;
 8001b10:	f240 2399 	movw	r3, #665	; 0x299
 8001b14:	61fb      	str	r3, [r7, #28]
	time_init.TIM_Prescaler = PrescalerValue;	//5
 8001b16:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b18:	833b      	strh	r3, [r7, #24]
	time_init.TIM_ClockDivision = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	843b      	strh	r3, [r7, #32]
	time_init.TIM_CounterMode = TIM_CounterMode_Up;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	837b      	strh	r3, [r7, #26]

	TIM_TimeBaseInit(TIM4, &time_init);
 8001b22:	f107 0318 	add.w	r3, r7, #24
 8001b26:	4619      	mov	r1, r3
 8001b28:	4825      	ldr	r0, [pc, #148]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b2a:	f7ff f979 	bl	8000e20 <TIM_TimeBaseInit>

	oc_init.TIM_OCMode = TIM_OCMode_PWM1;
 8001b2e:	2360      	movs	r3, #96	; 0x60
 8001b30:	80bb      	strh	r3, [r7, #4]
	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8001b32:	2301      	movs	r3, #1
 8001b34:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
	oc_init.TIM_OCPolarity = TIM_OCPolarity_High;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	823b      	strh	r3, [r7, #16]

	TIM_OC1Init(TIM4, &oc_init);
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	4619      	mov	r1, r3
 8001b42:	481f      	ldr	r0, [pc, #124]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b44:	f7ff fa18 	bl	8000f78 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001b48:	2108      	movs	r1, #8
 8001b4a:	481d      	ldr	r0, [pc, #116]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b4c:	f7ff fc04 	bl	8001358 <TIM_OC1PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8001b50:	2301      	movs	r3, #1
 8001b52:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	60fb      	str	r3, [r7, #12]

	TIM_OC2Init(TIM4, &oc_init);
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4818      	ldr	r0, [pc, #96]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b5e:	f7ff fa85 	bl	800106c <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001b62:	2108      	movs	r1, #8
 8001b64:	4816      	ldr	r0, [pc, #88]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b66:	f7ff fc13 	bl	8001390 <TIM_OC2PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]

	TIM_OC3Init(TIM4, &oc_init);
 8001b72:	1d3b      	adds	r3, r7, #4
 8001b74:	4619      	mov	r1, r3
 8001b76:	4812      	ldr	r0, [pc, #72]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b78:	f7ff fb00 	bl	800117c <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001b7c:	2108      	movs	r1, #8
 8001b7e:	4810      	ldr	r0, [pc, #64]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b80:	f7ff fc24 	bl	80013cc <TIM_OC3PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8001b84:	2301      	movs	r3, #1
 8001b86:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]

	TIM_OC4Init(TIM4, &oc_init);
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	4619      	mov	r1, r3
 8001b90:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b92:	f7ff fb79 	bl	8001288 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8001b96:	2108      	movs	r1, #8
 8001b98:	4809      	ldr	r0, [pc, #36]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001b9a:	f7ff fc33 	bl	8001404 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM4, ENABLE);
 8001b9e:	2101      	movs	r1, #1
 8001ba0:	4807      	ldr	r0, [pc, #28]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001ba2:	f7ff f9a9 	bl	8000ef8 <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <timer_pwm_init+0xcc>)
 8001baa:	f7ff f9c5 	bl	8000f38 <TIM_Cmd>
}
 8001bae:	bf00      	nop
 8001bb0:	3728      	adds	r7, #40	; 0x28
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000024 	.word	0x20000024
 8001bbc:	6642d929 	.word	0x6642d929
 8001bc0:	40000800 	.word	0x40000800

08001bc4 <adc_leds_init>:

void adc_leds_init() {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001bca:	2101      	movs	r1, #1
 8001bcc:	2001      	movs	r0, #1
 8001bce:	f7ff f88b 	bl	8000ce8 <RCC_AHB1PeriphClockCmd>
	GPIO_StructInit(&gpio);
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe ff7b 	bl	8000ad0 <GPIO_StructInit>
	gpio.GPIO_Mode = GPIO_Mode_AN;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	713b      	strb	r3, [r7, #4]
	gpio.GPIO_Pin = GPIO_Pin_1;
 8001bde:	2302      	movs	r3, #2
 8001be0:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &gpio);
 8001be2:	463b      	mov	r3, r7
 8001be4:	4619      	mov	r1, r3
 8001be6:	4803      	ldr	r0, [pc, #12]	; (8001bf4 <adc_leds_init+0x30>)
 8001be8:	f7fe fee4 	bl	80009b4 <GPIO_Init>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40020000 	.word	0x40020000

08001bf8 <adc_init>:

void adc_init() {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b08a      	sub	sp, #40	; 0x28
 8001bfc:	af00      	add	r7, sp, #0
	ADC_InitTypeDef ADC_InitStructure;
	ADC_CommonInitTypeDef adc_init;
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001bfe:	2101      	movs	r1, #1
 8001c00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c04:	f7ff f8b0 	bl	8000d68 <RCC_APB2PeriphClockCmd>
	ADC_DeInit();
 8001c08:	f7fe fb40 	bl	800028c <ADC_DeInit>
	ADC_StructInit(&ADC_InitStructure);
 8001c0c:	f107 0310 	add.w	r3, r7, #16
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fb9f 	bl	8000354 <ADC_StructInit>
	adc_init.ADC_Mode = ADC_Mode_Independent;
 8001c16:	2300      	movs	r3, #0
 8001c18:	603b      	str	r3, [r7, #0]
	adc_init.ADC_Prescaler = ADC_Prescaler_Div2;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	753b      	strb	r3, [r7, #20]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	757b      	strb	r3, [r7, #21]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConvEdge_None;
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
	ADC_CommonInit(&adc_init);
 8001c32:	463b      	mov	r3, r7
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7fe fbad 	bl	8000394 <ADC_CommonInit>
	ADC_Init(ADC1, &ADC_InitStructure);
 8001c3a:	f107 0310 	add.w	r3, r7, #16
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4805      	ldr	r0, [pc, #20]	; (8001c58 <adc_init+0x60>)
 8001c42:	f7fe fb31 	bl	80002a8 <ADC_Init>
	ADC_Cmd(ADC1, ENABLE);
 8001c46:	2101      	movs	r1, #1
 8001c48:	4803      	ldr	r0, [pc, #12]	; (8001c58 <adc_init+0x60>)
 8001c4a:	f7fe fbcb 	bl	80003e4 <ADC_Cmd>
}
 8001c4e:	bf00      	nop
 8001c50:	3728      	adds	r7, #40	; 0x28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40012000 	.word	0x40012000

08001c5c <usart_init>:

void usart_init() {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b088      	sub	sp, #32
 8001c60:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001c62:	2101      	movs	r1, #1
 8001c64:	2001      	movs	r0, #1
 8001c66:	f7ff f83f 	bl	8000ce8 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	2010      	movs	r0, #16
 8001c6e:	f7ff f87b 	bl	8000d68 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 8001c72:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c76:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001c80:	2300      	movs	r3, #0
 8001c82:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001c84:	2301      	movs	r3, #1
 8001c86:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c88:	f107 0318 	add.w	r3, r7, #24
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	481d      	ldr	r0, [pc, #116]	; (8001d04 <usart_init+0xa8>)
 8001c90:	f7fe fe90 	bl	80009b4 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 8001c94:	2207      	movs	r2, #7
 8001c96:	2109      	movs	r1, #9
 8001c98:	481a      	ldr	r0, [pc, #104]	; (8001d04 <usart_init+0xa8>)
 8001c9a:	f7fe ff33 	bl	8000b04 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	210a      	movs	r1, #10
 8001ca2:	4818      	ldr	r0, [pc, #96]	; (8001d04 <usart_init+0xa8>)
 8001ca4:	f7fe ff2e 	bl	8000b04 <GPIO_PinAFConfig>

	USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.USART_BaudRate = 9600;    // ,  
 8001ca8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001cac:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001cbe:	230c      	movs	r3, #12
 8001cc0:	827b      	strh	r3, [r7, #18]
	USART_Init(USART1, &USART_InitStruct);
 8001cc2:	f107 0308 	add.w	r3, r7, #8
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	480f      	ldr	r0, [pc, #60]	; (8001d08 <usart_init+0xac>)
 8001cca:	f7ff fc19 	bl	8001500 <USART_Init>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001cce:	2201      	movs	r2, #1
 8001cd0:	f240 5125 	movw	r1, #1317	; 0x525
 8001cd4:	480c      	ldr	r0, [pc, #48]	; (8001d08 <usart_init+0xac>)
 8001cd6:	f7ff fd21 	bl	800171c <USART_ITConfig>

	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8001cda:	2325      	movs	r3, #37	; 0x25
 8001cdc:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fa6b 	bl	80001c8 <NVIC_Init>
	USART_Cmd(USART1, ENABLE);
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	4804      	ldr	r0, [pc, #16]	; (8001d08 <usart_init+0xac>)
 8001cf6:	f7ff fcbd 	bl	8001674 <USART_Cmd>
}
 8001cfa:	bf00      	nop
 8001cfc:	3720      	adds	r7, #32
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40020000 	.word	0x40020000
 8001d08:	40011000 	.word	0x40011000

08001d0c <dma_init>:

static uint8_t answer[3] = {'o', 'k', '\n'};
void dma_init() {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b090      	sub	sp, #64	; 0x40
 8001d10:	af00      	add	r7, sp, #0
	DMA_InitTypeDef dma_init;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 8001d12:	2101      	movs	r1, #1
 8001d14:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001d18:	f7fe ffe6 	bl	8000ce8 <RCC_AHB1PeriphClockCmd>
	DMA_DeInit(DMA1_Stream5);
 8001d1c:	4818      	ldr	r0, [pc, #96]	; (8001d80 <dma_init+0x74>)
 8001d1e:	f7fe fc7f 	bl	8000620 <DMA_DeInit>
	dma_init.DMA_Channel = DMA_Channel_7;
 8001d22:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8001d26:	607b      	str	r3, [r7, #4]
	dma_init.DMA_PeripheralBaseAddr = (uint32_t)&(USART1->DR);
 8001d28:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <dma_init+0x78>)
 8001d2a:	60bb      	str	r3, [r7, #8]
	dma_init.DMA_Memory0BaseAddr = (uint32_t)&answer[0];
 8001d2c:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <dma_init+0x7c>)
 8001d2e:	60fb      	str	r3, [r7, #12]
	dma_init.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001d30:	2340      	movs	r3, #64	; 0x40
 8001d32:	613b      	str	r3, [r7, #16]
	dma_init.DMA_BufferSize = 8;
 8001d34:	2308      	movs	r3, #8
 8001d36:	617b      	str	r3, [r7, #20]
	dma_init.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61bb      	str	r3, [r7, #24]
	dma_init.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d40:	61fb      	str	r3, [r7, #28]
	dma_init.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001d42:	2300      	movs	r3, #0
 8001d44:	623b      	str	r3, [r7, #32]
	dma_init.DMA_MemoryDataSize = DMA_PeripheralDataSize_Byte;
 8001d46:	2300      	movs	r3, #0
 8001d48:	627b      	str	r3, [r7, #36]	; 0x24
	dma_init.DMA_Mode = DMA_Mode_Normal;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	62bb      	str	r3, [r7, #40]	; 0x28
	dma_init.DMA_Priority = DMA_Priority_High;
 8001d4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d52:	62fb      	str	r3, [r7, #44]	; 0x2c
	dma_init.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001d54:	2300      	movs	r3, #0
 8001d56:	633b      	str	r3, [r7, #48]	; 0x30
	dma_init.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	637b      	str	r3, [r7, #52]	; 0x34
	dma_init.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	63bb      	str	r3, [r7, #56]	; 0x38
	dma_init.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001d60:	2300      	movs	r3, #0
 8001d62:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_Init(DMA1_Stream5, &dma_init);
 8001d64:	1d3b      	adds	r3, r7, #4
 8001d66:	4619      	mov	r1, r3
 8001d68:	4805      	ldr	r0, [pc, #20]	; (8001d80 <dma_init+0x74>)
 8001d6a:	f7fe fd2d 	bl	80007c8 <DMA_Init>
	DMA_Cmd(DMA1_Stream5, ENABLE);
 8001d6e:	2101      	movs	r1, #1
 8001d70:	4803      	ldr	r0, [pc, #12]	; (8001d80 <dma_init+0x74>)
 8001d72:	f7fe fd81 	bl	8000878 <DMA_Cmd>
}
 8001d76:	bf00      	nop
 8001d78:	3740      	adds	r7, #64	; 0x40
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40026088 	.word	0x40026088
 8001d84:	40011004 	.word	0x40011004
 8001d88:	20000020 	.word	0x20000020

08001d8c <readADC1>:
static enum Command command = RUN;
static uint32_t counter = 0;
unsigned int bin_code = 0;
const uint32_t KOEFF = 65536 / 4095;    //max brightness / max adc value

u16 readADC1(u8 channel) {
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	71fb      	strb	r3, [r7, #7]
	ADC_RegularChannelConfig(ADC1, channel, 1, ADC_SampleTime_3Cycles);
 8001d96:	79f9      	ldrb	r1, [r7, #7]
 8001d98:	2300      	movs	r3, #0
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	480a      	ldr	r0, [pc, #40]	; (8001dc8 <readADC1+0x3c>)
 8001d9e:	f7fe fb3d 	bl	800041c <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv(ADC1);
 8001da2:	4809      	ldr	r0, [pc, #36]	; (8001dc8 <readADC1+0x3c>)
 8001da4:	f7fe fc04 	bl	80005b0 <ADC_SoftwareStartConv>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8001da8:	bf00      	nop
 8001daa:	2102      	movs	r1, #2
 8001dac:	4806      	ldr	r0, [pc, #24]	; (8001dc8 <readADC1+0x3c>)
 8001dae:	f7fe fc1c 	bl	80005ea <ADC_GetFlagStatus>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f8      	beq.n	8001daa <readADC1+0x1e>
	return ADC_GetConversionValue(ADC1);
 8001db8:	4803      	ldr	r0, [pc, #12]	; (8001dc8 <readADC1+0x3c>)
 8001dba:	f7fe fc09 	bl	80005d0 <ADC_GetConversionValue>
 8001dbe:	4603      	mov	r3, r0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40012000 	.word	0x40012000

08001dcc <logic>:

void logic(uint32_t brightness) {
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	switch (state) {
 8001dd4:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <logic+0x74>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d827      	bhi.n	8001e2c <logic+0x60>
 8001ddc:	a201      	add	r2, pc, #4	; (adr r2, 8001de4 <logic+0x18>)
 8001dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de2:	bf00      	nop
 8001de4:	08001df5 	.word	0x08001df5
 8001de8:	08001e03 	.word	0x08001e03
 8001dec:	08001e11 	.word	0x08001e11
 8001df0:	08001e1f 	.word	0x08001e1f
	case LED4:
		TIM4->CCR1 = brightness;
 8001df4:	4a13      	ldr	r2, [pc, #76]	; (8001e44 <logic+0x78>)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6353      	str	r3, [r2, #52]	; 0x34
		TIM4->CCR4 = 0;
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <logic+0x78>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 8001e00:	e017      	b.n	8001e32 <logic+0x66>
	case LED3:
		TIM4->CCR2 = brightness;
 8001e02:	4a10      	ldr	r2, [pc, #64]	; (8001e44 <logic+0x78>)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6393      	str	r3, [r2, #56]	; 0x38
		TIM4->CCR1 = 0;
 8001e08:	4b0e      	ldr	r3, [pc, #56]	; (8001e44 <logic+0x78>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 8001e0e:	e010      	b.n	8001e32 <logic+0x66>
	case LED5:
		TIM4->CCR3 = brightness;
 8001e10:	4a0c      	ldr	r2, [pc, #48]	; (8001e44 <logic+0x78>)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	63d3      	str	r3, [r2, #60]	; 0x3c
		TIM4->CCR2 = 0;
 8001e16:	4b0b      	ldr	r3, [pc, #44]	; (8001e44 <logic+0x78>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 8001e1c:	e009      	b.n	8001e32 <logic+0x66>
	case LED6:
		TIM4->CCR4 = brightness;
 8001e1e:	4a09      	ldr	r2, [pc, #36]	; (8001e44 <logic+0x78>)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6413      	str	r3, [r2, #64]	; 0x40
		TIM4->CCR3 = 0;
 8001e24:	4b07      	ldr	r3, [pc, #28]	; (8001e44 <logic+0x78>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 8001e2a:	e002      	b.n	8001e32 <logic+0x66>
	default:
		state = LED4;
 8001e2c:	4b04      	ldr	r3, [pc, #16]	; (8001e40 <logic+0x74>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	701a      	strb	r2, [r3, #0]
	}
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000044 	.word	0x20000044
 8001e44:	40000800 	.word	0x40000800

08001e48 <main>:

int main(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	init();
 8001e4c:	f7ff fdda 	bl	8001a04 <init>

	while (1) {
		//double voltage = bin_code * 2.96 / 0xfff;
		logic(bin_code * KOEFF);
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <main+0x1c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2210      	movs	r2, #16
 8001e56:	fb02 f303 	mul.w	r3, r2, r3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff ffb6 	bl	8001dcc <logic>
 8001e60:	e7f6      	b.n	8001e50 <main+0x8>
 8001e62:	bf00      	nop
 8001e64:	2000004c 	.word	0x2000004c

08001e68 <TIM2_IRQHandler>:
	}
}

void TIM2_IRQHandler(void) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e72:	f7ff fb09 	bl	8001488 <TIM_GetITStatus>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d021      	beq.n	8001ec0 <TIM2_IRQHandler+0x58>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001e82:	f7ff fb2b 	bl	80014dc <TIM_ClearITPendingBit>

		if(command == RUN){
 8001e86:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <TIM2_IRQHandler+0x5c>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d111      	bne.n	8001eb2 <TIM2_IRQHandler+0x4a>
			counter++;
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <TIM2_IRQHandler+0x60>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	3301      	adds	r3, #1
 8001e94:	4a0c      	ldr	r2, [pc, #48]	; (8001ec8 <TIM2_IRQHandler+0x60>)
 8001e96:	6013      	str	r3, [r2, #0]
			if (counter == 10) {
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <TIM2_IRQHandler+0x60>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b0a      	cmp	r3, #10
 8001e9e:	d108      	bne.n	8001eb2 <TIM2_IRQHandler+0x4a>
				counter = 0;
 8001ea0:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <TIM2_IRQHandler+0x60>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
				state++;
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <TIM2_IRQHandler+0x64>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <TIM2_IRQHandler+0x64>)
 8001eb0:	701a      	strb	r2, [r3, #0]
			}
		}
		bin_code = readADC1(ADC_Channel_1);
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	f7ff ff6a 	bl	8001d8c <readADC1>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	461a      	mov	r2, r3
 8001ebc:	4b04      	ldr	r3, [pc, #16]	; (8001ed0 <TIM2_IRQHandler+0x68>)
 8001ebe:	601a      	str	r2, [r3, #0]
	}
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000023 	.word	0x20000023
 8001ec8:	20000048 	.word	0x20000048
 8001ecc:	20000044 	.word	0x20000044
 8001ed0:	2000004c 	.word	0x2000004c

08001ed4 <USART1_IRQHandler>:

void USART1_IRQHandler(void){
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8001eda:	f240 5125 	movw	r1, #1317	; 0x525
 8001ede:	481d      	ldr	r0, [pc, #116]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001ee0:	f7ff fc80 	bl	80017e4 <USART_GetITStatus>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d030      	beq.n	8001f4c <USART1_IRQHandler+0x78>
		USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001eea:	f240 5125 	movw	r1, #1317	; 0x525
 8001eee:	4819      	ldr	r0, [pc, #100]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001ef0:	f7ff fcd3 	bl	800189a <USART_ClearITPendingBit>
		uint8_t data = USART_ReceiveData(USART1);
 8001ef4:	4817      	ldr	r0, [pc, #92]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001ef6:	f7ff fbdd 	bl	80016b4 <USART_ReceiveData>
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
		if(data == (uint8_t)'s')
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b73      	cmp	r3, #115	; 0x73
 8001f02:	d103      	bne.n	8001f0c <USART1_IRQHandler+0x38>
			command = STOP;
 8001f04:	4b14      	ldr	r3, [pc, #80]	; (8001f58 <USART1_IRQHandler+0x84>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	e005      	b.n	8001f18 <USART1_IRQHandler+0x44>
		else if(data == (uint8_t)'r')
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	2b72      	cmp	r3, #114	; 0x72
 8001f10:	d102      	bne.n	8001f18 <USART1_IRQHandler+0x44>
			command = RUN;
 8001f12:	4b11      	ldr	r3, [pc, #68]	; (8001f58 <USART1_IRQHandler+0x84>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]

		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
 8001f18:	bf00      	nop
 8001f1a:	2140      	movs	r1, #64	; 0x40
 8001f1c:	480d      	ldr	r0, [pc, #52]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001f1e:	f7ff fc45 	bl	80017ac <USART_GetFlagStatus>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d0f8      	beq.n	8001f1a <USART1_IRQHandler+0x46>
		USART_DMACmd(USART1, USART_DMAReq_Tx, ENABLE);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2180      	movs	r1, #128	; 0x80
 8001f2c:	4809      	ldr	r0, [pc, #36]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001f2e:	f7ff fbd1 	bl	80016d4 <USART_DMACmd>
		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
 8001f32:	bf00      	nop
 8001f34:	2140      	movs	r1, #64	; 0x40
 8001f36:	4807      	ldr	r0, [pc, #28]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001f38:	f7ff fc38 	bl	80017ac <USART_GetFlagStatus>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f8      	beq.n	8001f34 <USART1_IRQHandler+0x60>
		USART_DMACmd(USART1, USART_DMAReq_Tx, DISABLE);
 8001f42:	2200      	movs	r2, #0
 8001f44:	2180      	movs	r1, #128	; 0x80
 8001f46:	4803      	ldr	r0, [pc, #12]	; (8001f54 <USART1_IRQHandler+0x80>)
 8001f48:	f7ff fbc4 	bl	80016d4 <USART_DMACmd>
//		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
//		USART_SendData(USART1, (uint8_t)'k');
//		while (USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
//		USART_SendData(USART1, (uint8_t)'\n');
	}
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40011000 	.word	0x40011000
 8001f58:	20000023 	.word	0x20000023

08001f5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f62:	e003      	b.n	8001f6c <LoopCopyDataInit>

08001f64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f64:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f6a:	3104      	adds	r1, #4

08001f6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f6c:	480b      	ldr	r0, [pc, #44]	; (8001f9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f74:	d3f6      	bcc.n	8001f64 <CopyDataInit>
  ldr  r2, =_sbss
 8001f76:	4a0b      	ldr	r2, [pc, #44]	; (8001fa4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f78:	e002      	b.n	8001f80 <LoopFillZerobss>

08001f7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f7c:	f842 3b04 	str.w	r3, [r2], #4

08001f80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f84:	d3f9      	bcc.n	8001f7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f86:	f000 f841 	bl	800200c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f8a:	f000 f8f1 	bl	8002170 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f8e:	f7ff ff5b 	bl	8001e48 <main>
  bx  lr    
 8001f92:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001f94:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001f98:	080021d8 	.word	0x080021d8
  ldr  r0, =_sdata
 8001f9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001fa0:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8001fa4:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8001fa8:	200000cc 	.word	0x200000cc

08001fac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fac:	e7fe      	b.n	8001fac <ADC_IRQHandler>

08001fae <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001fc0:	e7fe      	b.n	8001fc0 <HardFault_Handler+0x4>

08001fc2 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001fc6:	e7fe      	b.n	8001fc6 <MemManage_Handler+0x4>

08001fc8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001fcc:	e7fe      	b.n	8001fcc <BusFault_Handler+0x4>

08001fce <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001fd2:	e7fe      	b.n	8001fd2 <UsageFault_Handler+0x4>

08001fd4 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
}
 8001fe6:	bf00      	nop
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001ffe:	b480      	push	{r7}
 8002000:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8002002:	bf00      	nop
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002010:	4a16      	ldr	r2, [pc, #88]	; (800206c <SystemInit+0x60>)
 8002012:	4b16      	ldr	r3, [pc, #88]	; (800206c <SystemInit+0x60>)
 8002014:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002018:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800201c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002020:	4a13      	ldr	r2, [pc, #76]	; (8002070 <SystemInit+0x64>)
 8002022:	4b13      	ldr	r3, [pc, #76]	; (8002070 <SystemInit+0x64>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800202c:	4b10      	ldr	r3, [pc, #64]	; (8002070 <SystemInit+0x64>)
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002032:	4a0f      	ldr	r2, [pc, #60]	; (8002070 <SystemInit+0x64>)
 8002034:	4b0e      	ldr	r3, [pc, #56]	; (8002070 <SystemInit+0x64>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800203c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002040:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002042:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <SystemInit+0x64>)
 8002044:	4a0b      	ldr	r2, [pc, #44]	; (8002074 <SystemInit+0x68>)
 8002046:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002048:	4a09      	ldr	r2, [pc, #36]	; (8002070 <SystemInit+0x64>)
 800204a:	4b09      	ldr	r3, [pc, #36]	; (8002070 <SystemInit+0x64>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002052:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <SystemInit+0x64>)
 8002056:	2200      	movs	r2, #0
 8002058:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800205a:	f000 f80d 	bl	8002078 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800205e:	4b03      	ldr	r3, [pc, #12]	; (800206c <SystemInit+0x60>)
 8002060:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002064:	609a      	str	r2, [r3, #8]
#endif
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00
 8002070:	40023800 	.word	0x40023800
 8002074:	24003010 	.word	0x24003010

08002078 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	607b      	str	r3, [r7, #4]
 8002082:	2300      	movs	r3, #0
 8002084:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002086:	4a36      	ldr	r2, [pc, #216]	; (8002160 <SetSysClock+0xe8>)
 8002088:	4b35      	ldr	r3, [pc, #212]	; (8002160 <SetSysClock+0xe8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002090:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002092:	4b33      	ldr	r3, [pc, #204]	; (8002160 <SetSysClock+0xe8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3301      	adds	r3, #1
 80020a0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d103      	bne.n	80020b0 <SetSysClock+0x38>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80020ae:	d1f0      	bne.n	8002092 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80020b0:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <SetSysClock+0xe8>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d002      	beq.n	80020c2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80020bc:	2301      	movs	r3, #1
 80020be:	603b      	str	r3, [r7, #0]
 80020c0:	e001      	b.n	80020c6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80020c2:	2300      	movs	r3, #0
 80020c4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d142      	bne.n	8002152 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80020cc:	4a24      	ldr	r2, [pc, #144]	; (8002160 <SetSysClock+0xe8>)
 80020ce:	4b24      	ldr	r3, [pc, #144]	; (8002160 <SetSysClock+0xe8>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80020d8:	4a22      	ldr	r2, [pc, #136]	; (8002164 <SetSysClock+0xec>)
 80020da:	4b22      	ldr	r3, [pc, #136]	; (8002164 <SetSysClock+0xec>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020e2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80020e4:	4a1e      	ldr	r2, [pc, #120]	; (8002160 <SetSysClock+0xe8>)
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <SetSysClock+0xe8>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80020ec:	4a1c      	ldr	r2, [pc, #112]	; (8002160 <SetSysClock+0xe8>)
 80020ee:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <SetSysClock+0xe8>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020f6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80020f8:	4a19      	ldr	r2, [pc, #100]	; (8002160 <SetSysClock+0xe8>)
 80020fa:	4b19      	ldr	r3, [pc, #100]	; (8002160 <SetSysClock+0xe8>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002102:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002104:	4b16      	ldr	r3, [pc, #88]	; (8002160 <SetSysClock+0xe8>)
 8002106:	4a18      	ldr	r2, [pc, #96]	; (8002168 <SetSysClock+0xf0>)
 8002108:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800210a:	4a15      	ldr	r2, [pc, #84]	; (8002160 <SetSysClock+0xe8>)
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <SetSysClock+0xe8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002114:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002116:	bf00      	nop
 8002118:	4b11      	ldr	r3, [pc, #68]	; (8002160 <SetSysClock+0xe8>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0f9      	beq.n	8002118 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002124:	4b11      	ldr	r3, [pc, #68]	; (800216c <SetSysClock+0xf4>)
 8002126:	f240 6205 	movw	r2, #1541	; 0x605
 800212a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800212c:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <SetSysClock+0xe8>)
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <SetSysClock+0xe8>)
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f023 0303 	bic.w	r3, r3, #3
 8002136:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002138:	4a09      	ldr	r2, [pc, #36]	; (8002160 <SetSysClock+0xe8>)
 800213a:	4b09      	ldr	r3, [pc, #36]	; (8002160 <SetSysClock+0xe8>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f043 0302 	orr.w	r3, r3, #2
 8002142:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8002144:	bf00      	nop
 8002146:	4b06      	ldr	r3, [pc, #24]	; (8002160 <SetSysClock+0xe8>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	2b08      	cmp	r3, #8
 8002150:	d1f9      	bne.n	8002146 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40023800 	.word	0x40023800
 8002164:	40007000 	.word	0x40007000
 8002168:	07405408 	.word	0x07405408
 800216c:	40023c00 	.word	0x40023c00

08002170 <__libc_init_array>:
 8002170:	b570      	push	{r4, r5, r6, lr}
 8002172:	4e0d      	ldr	r6, [pc, #52]	; (80021a8 <__libc_init_array+0x38>)
 8002174:	4c0d      	ldr	r4, [pc, #52]	; (80021ac <__libc_init_array+0x3c>)
 8002176:	1ba4      	subs	r4, r4, r6
 8002178:	10a4      	asrs	r4, r4, #2
 800217a:	2500      	movs	r5, #0
 800217c:	42a5      	cmp	r5, r4
 800217e:	d109      	bne.n	8002194 <__libc_init_array+0x24>
 8002180:	4e0b      	ldr	r6, [pc, #44]	; (80021b0 <__libc_init_array+0x40>)
 8002182:	4c0c      	ldr	r4, [pc, #48]	; (80021b4 <__libc_init_array+0x44>)
 8002184:	f000 f818 	bl	80021b8 <_init>
 8002188:	1ba4      	subs	r4, r4, r6
 800218a:	10a4      	asrs	r4, r4, #2
 800218c:	2500      	movs	r5, #0
 800218e:	42a5      	cmp	r5, r4
 8002190:	d105      	bne.n	800219e <__libc_init_array+0x2e>
 8002192:	bd70      	pop	{r4, r5, r6, pc}
 8002194:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002198:	4798      	blx	r3
 800219a:	3501      	adds	r5, #1
 800219c:	e7ee      	b.n	800217c <__libc_init_array+0xc>
 800219e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021a2:	4798      	blx	r3
 80021a4:	3501      	adds	r5, #1
 80021a6:	e7f2      	b.n	800218e <__libc_init_array+0x1e>
 80021a8:	080021d0 	.word	0x080021d0
 80021ac:	080021d0 	.word	0x080021d0
 80021b0:	080021d0 	.word	0x080021d0
 80021b4:	080021d4 	.word	0x080021d4

080021b8 <_init>:
 80021b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ba:	bf00      	nop
 80021bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021be:	bc08      	pop	{r3}
 80021c0:	469e      	mov	lr, r3
 80021c2:	4770      	bx	lr

080021c4 <_fini>:
 80021c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021c6:	bf00      	nop
 80021c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ca:	bc08      	pop	{r3}
 80021cc:	469e      	mov	lr, r3
 80021ce:	4770      	bx	lr
