// Seed: 2808236661
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4 = {id_3, 1'b0} == {1, 1};
  wire id_5;
  assign id_2 = !1;
endmodule
module module_1 #(
    parameter id_7 = 32'd39,
    parameter id_8 = 32'd11
) (
    input  tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    output uwire id_3,
    output wor   id_4,
    output tri0  id_5
);
  defparam id_7.id_8 = 1;
  wire id_9;
  module_0(
      id_9, id_9, id_9
  );
endmodule
