# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/full_adder/full_adder.mpf
# Loading project full_adder
vsim -voptargs=+acc work.tb_fa
# vsim -voptargs="+acc" work.tb_fa 
# Start time: 17:17:01 on Jan 02,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_fa(fast)
# Loading work.fa(fast)
add wave -position insertpoint  \
sim:/tb_fa/a \
sim:/tb_fa/b \
sim:/tb_fa/c \
sim:/tb_fa/sum \
sim:/tb_fa/carry
run
# End time: 17:21:23 on Jan 02,2023, Elapsed time: 0:04:22
# Errors: 0, Warnings: 0
