

================================================================
== Vitis HLS Report for 'SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6'
================================================================
* Date:           Mon Oct 28 14:09:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_140_6  |       75|       75|         1|          1|          1|    75|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    175|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    431|    -|
|Register         |        -|    -|      30|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      30|    606|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln140_1_fu_703_p2             |         +|   0|  0|  17|          14|           8|
    |add_ln140_2_fu_757_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln140_fu_658_p2               |         +|   0|  0|  14|           7|           1|
    |ap_condition_646                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_649                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_652                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_655                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_658                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_661                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_664                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_667                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_670                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_673                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_676                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_679                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_682                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_685                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_688                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_691                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_694                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_697                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_700                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_703                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_706                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_709                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_712                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_715                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op130_read_state1    |       and|   0|  0|   2|           1|           1|
    |icmp_ln140_1_fu_763_p2            |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln140_fu_652_p2              |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln143_fu_719_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_condition_552                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_569                  |        or|   0|  0|   2|           1|           1|
    |select_ln140_fu_769_p3            |    select|   0|  0|   7|           1|           7|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 175|         103|          86|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                           | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1       |  14|          3|   16|         48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1         |  14|          3|   16|         48|
    |ap_done_int                                                |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1                                       |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul_load                              |   9|          2|   14|         28|
    |ap_sig_allocacmp_phi_urem_load                             |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_urem_load_1                           |   9|          2|    7|         14|
    |in_stream_a_TDATA_blk_n                                    |   9|          2|    1|          2|
    |j_fu_168                                                   |   9|          2|    7|         14|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1  |  14|          3|   16|         48|
    |phi_mul_fu_164                                             |   9|          2|   14|         28|
    |phi_urem_fu_160                                            |   9|          2|    7|         14|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                      | 431|         93|  465|       1330|
    +-----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |j_fu_168         |   7|   0|    7|          0|
    |phi_mul_fu_164   |  14|   0|   14|          0|
    |phi_urem_fu_160  |   7|   0|    7|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  30|   0|   30|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|                   SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|                   SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|                   SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|                   SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|                   SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|                   SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6|  return value|
|in_stream_a_TVALID                                               |   in|    1|        axis|                                             in_stream_a|       pointer|
|in_stream_a_TDATA                                                |   in|   64|        axis|                                             in_stream_a|       pointer|
|in_stream_a_TREADY                                               |  out|    1|        axis|                                             in_stream_a|       pointer|
|B_ROW_load                                                       |   in|   32|     ap_none|                                              B_ROW_load|        scalar|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1         |  out|    2|   ap_memory|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1              |  out|    1|   ap_memory|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1              |  out|    1|   ap_memory|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1               |  out|   16|   ap_memory|         SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1       |  out|    2|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1            |  out|    1|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9|         array|
|SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1             |  out|   16|   ap_memory|       SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1  |  out|    2|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24|         array|
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.90>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_ROW_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_load"   --->   Operation 33 'read' 'B_ROW_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln140 = store i7 0, i7 %j" [fixed_point_stream_convolution.cpp:140]   --->   Operation 34 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %phi_mul"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %phi_urem"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body82"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [fixed_point_stream_convolution.cpp:140]   --->   Operation 38 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.87ns)   --->   "%icmp_ln140 = icmp_eq  i7 %j_1, i7 75" [fixed_point_stream_convolution.cpp:140]   --->   Operation 39 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln140 = add i7 %j_1, i7 1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 40 'add' 'add_ln140' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %for.body82.split, void %L3.preheader.exitStub" [fixed_point_stream_convolution.cpp:140]   --->   Operation 41 'br' 'br_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%phi_urem_load_1 = load i7 %phi_urem" [fixed_point_stream_convolution.cpp:140]   --->   Operation 42 'load' 'phi_urem_load_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%phi_mul_load = load i14 %phi_mul" [fixed_point_stream_convolution.cpp:140]   --->   Operation 43 'load' 'phi_mul_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i7 %j_1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 44 'zext' 'zext_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [fixed_point_stream_convolution.cpp:142]   --->   Operation 45 'specpipeline' 'specpipeline_ln142' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 75, i64 75, i64 75" [fixed_point_stream_convolution.cpp:140]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fixed_point_stream_convolution.cpp:140]   --->   Operation 47 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i7 %phi_urem_load_1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 48 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 49 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 50 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 51 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 52 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 53 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 54 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 55 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 56 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 57 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 58 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 59 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 60 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 61 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 62 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 63 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 64 'getelementptr' 'SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 65 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 66 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 67 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 68 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 69 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 70 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 71 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 72 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i64 0, i64 %zext_ln140_1" [fixed_point_stream_convolution.cpp:145]   --->   Operation 73 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.81ns)   --->   "%add_ln140_1 = add i14 %phi_mul_load, i14 171" [fixed_point_stream_convolution.cpp:140]   --->   Operation 74 'add' 'add_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i14.i32.i32, i14 %phi_mul_load, i32 9, i32 13" [fixed_point_stream_convolution.cpp:140]   --->   Operation 75 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.55ns)   --->   "%icmp_ln143 = icmp_ult  i32 %zext_ln140, i32 %B_ROW_load_read" [fixed_point_stream_convolution.cpp:143]   --->   Operation 76 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln140)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %if.else92, void %if.then84" [fixed_point_stream_convolution.cpp:143]   --->   Operation 77 'br' 'br_ln143' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.89ns)   --->   "%switch_ln148 = switch i5 %trunc_ln2, void %arrayidx973.case.24, i5 0, void %arrayidx973.case.0, i5 1, void %arrayidx973.case.1, i5 2, void %arrayidx973.case.2, i5 3, void %arrayidx973.case.3, i5 4, void %arrayidx973.case.4, i5 5, void %arrayidx973.case.5, i5 6, void %arrayidx973.case.6, i5 7, void %arrayidx973.case.7, i5 8, void %arrayidx973.case.8, i5 9, void %arrayidx973.case.9, i5 10, void %arrayidx973.case.10, i5 11, void %arrayidx973.case.11, i5 12, void %arrayidx973.case.12, i5 13, void %arrayidx973.case.13, i5 14, void %arrayidx973.case.14, i5 15, void %arrayidx973.case.15, i5 16, void %arrayidx973.case.16, i5 17, void %arrayidx973.case.17, i5 18, void %arrayidx973.case.18, i5 19, void %arrayidx973.case.19, i5 20, void %arrayidx973.case.20, i5 21, void %arrayidx973.case.21, i5 22, void %arrayidx973.case.22, i5 23, void %arrayidx973.case.23" [fixed_point_stream_convolution.cpp:148]   --->   Operation 78 'switch' 'switch_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 1.89>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 79 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 23)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 80 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 81 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 22)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 82 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 83 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 21)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 84 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 85 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 20)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 86 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 87 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 19)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 88 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 89 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 18)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 90 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 91 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 17)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 92 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 93 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 16)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 94 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A" [fixed_point_stream_convolution.cpp:148]   --->   Operation 95 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 15)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 96 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 97 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 14)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 98 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 99 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 13)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 100 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 101 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 12)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 102 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 103 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 11)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 104 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 105 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 106 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 107 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 108 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 109 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 110 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 111 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 112 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 113 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 114 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 115 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 116 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 117 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 118 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 119 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 120 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 121 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 122 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 123 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 124 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 125 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 126 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln148 = store i16 0, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr" [fixed_point_stream_convolution.cpp:148]   --->   Operation 127 'store' 'store_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 24)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln148 = br void %arrayidx973.exit" [fixed_point_stream_convolution.cpp:148]   --->   Operation 128 'br' 'br_ln148' <Predicate = (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & !icmp_ln143 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc99"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln140 & !icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:144]   --->   Operation 130 'read' 'in_stream_a_read' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:145]   --->   Operation 131 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.89ns)   --->   "%switch_ln145 = switch i5 %trunc_ln2, void %arrayidx914.case.24, i5 0, void %arrayidx914.case.0, i5 1, void %arrayidx914.case.1, i5 2, void %arrayidx914.case.2, i5 3, void %arrayidx914.case.3, i5 4, void %arrayidx914.case.4, i5 5, void %arrayidx914.case.5, i5 6, void %arrayidx914.case.6, i5 7, void %arrayidx914.case.7, i5 8, void %arrayidx914.case.8, i5 9, void %arrayidx914.case.9, i5 10, void %arrayidx914.case.10, i5 11, void %arrayidx914.case.11, i5 12, void %arrayidx914.case.12, i5 13, void %arrayidx914.case.13, i5 14, void %arrayidx914.case.14, i5 15, void %arrayidx914.case.15, i5 16, void %arrayidx914.case.16, i5 17, void %arrayidx914.case.17, i5 18, void %arrayidx914.case.18, i5 19, void %arrayidx914.case.19, i5 20, void %arrayidx914.case.20, i5 21, void %arrayidx914.case.21, i5 22, void %arrayidx914.case.22, i5 23, void %arrayidx914.case.23" [fixed_point_stream_convolution.cpp:145]   --->   Operation 132 'switch' 'switch_ln145' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 1.89>
ST_1 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 133 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 23)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 134 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 23)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 135 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 22)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 136 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 22)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 137 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 21)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 138 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 21)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 139 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 20)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 140 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 20)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 141 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 19)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 142 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 19)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 143 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 18)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 144 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 18)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 145 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 17)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 146 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 17)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 147 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 16)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 148 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 16)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A" [fixed_point_stream_convolution.cpp:145]   --->   Operation 149 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 15)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 150 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 151 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 14)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 152 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 153 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 13)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 154 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 155 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 12)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 156 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 157 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 11)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 158 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 159 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 10)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 160 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 161 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 162 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 163 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 164 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 165 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 166 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 167 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 168 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 169 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 170 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 171 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 172 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 173 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 174 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 175 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 176 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 177 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 178 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 179 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 180 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i2 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr" [fixed_point_stream_convolution.cpp:145]   --->   Operation 181 'store' 'store_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 24)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx914.exit" [fixed_point_stream_convolution.cpp:145]   --->   Operation 182 'br' 'br_ln145' <Predicate = (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 31) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 30) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 29) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 28) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 27) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 26) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 25) | (!icmp_ln140 & icmp_ln143 & trunc_ln2 == 24)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc99" [fixed_point_stream_convolution.cpp:146]   --->   Operation 183 'br' 'br_ln146' <Predicate = (!icmp_ln140 & icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%phi_urem_load = load i7 %phi_urem" [fixed_point_stream_convolution.cpp:140]   --->   Operation 184 'load' 'phi_urem_load' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.87ns)   --->   "%add_ln140_2 = add i7 %phi_urem_load, i7 1" [fixed_point_stream_convolution.cpp:140]   --->   Operation 185 'add' 'add_ln140_2' <Predicate = (!icmp_ln140)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.87ns)   --->   "%icmp_ln140_1 = icmp_ult  i7 %add_ln140_2, i7 3" [fixed_point_stream_convolution.cpp:140]   --->   Operation 186 'icmp' 'icmp_ln140_1' <Predicate = (!icmp_ln140)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.99ns)   --->   "%select_ln140 = select i1 %icmp_ln140_1, i7 %add_ln140_2, i7 0" [fixed_point_stream_convolution.cpp:140]   --->   Operation 187 'select' 'select_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln140 = store i7 %add_ln140, i7 %j" [fixed_point_stream_convolution.cpp:140]   --->   Operation 188 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 189 [1/1] (1.58ns)   --->   "%store_ln140 = store i14 %add_ln140_1, i14 %phi_mul" [fixed_point_stream_convolution.cpp:140]   --->   Operation 189 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln140 = store i7 %select_ln140, i7 %phi_urem" [fixed_point_stream_convolution.cpp:140]   --->   Operation 190 'store' 'store_ln140' <Predicate = (!icmp_ln140)> <Delay = 1.58>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln140 = br void %for.body82" [fixed_point_stream_convolution.cpp:140]   --->   Operation 191 'br' 'br_ln140' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln140)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_ROW_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                    (alloca           ) [ 01]
phi_mul                                                     (alloca           ) [ 01]
j                                                           (alloca           ) [ 01]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specmemcore_ln0                                             (specmemcore      ) [ 00]
specinterface_ln0                                           (specinterface    ) [ 00]
B_ROW_load_read                                             (read             ) [ 00]
store_ln140                                                 (store            ) [ 00]
store_ln0                                                   (store            ) [ 00]
store_ln0                                                   (store            ) [ 00]
br_ln0                                                      (br               ) [ 00]
j_1                                                         (load             ) [ 00]
icmp_ln140                                                  (icmp             ) [ 01]
add_ln140                                                   (add              ) [ 00]
br_ln140                                                    (br               ) [ 00]
phi_urem_load_1                                             (load             ) [ 00]
phi_mul_load                                                (load             ) [ 00]
zext_ln140                                                  (zext             ) [ 00]
specpipeline_ln142                                          (specpipeline     ) [ 00]
speclooptripcount_ln140                                     (speclooptripcount) [ 00]
specloopname_ln140                                          (specloopname     ) [ 00]
zext_ln140_1                                                (zext             ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr        (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr      (getelementptr    ) [ 00]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr      (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr (getelementptr    ) [ 00]
SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A     (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr (getelementptr    ) [ 00]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr (getelementptr    ) [ 00]
add_ln140_1                                                 (add              ) [ 00]
trunc_ln2                                                   (partselect       ) [ 01]
icmp_ln143                                                  (icmp             ) [ 01]
br_ln143                                                    (br               ) [ 00]
switch_ln148                                                (switch           ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
store_ln148                                                 (store            ) [ 00]
br_ln148                                                    (br               ) [ 00]
br_ln0                                                      (br               ) [ 00]
in_stream_a_read                                            (read             ) [ 00]
trunc_ln145                                                 (trunc            ) [ 00]
switch_ln145                                                (switch           ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
store_ln145                                                 (store            ) [ 00]
br_ln145                                                    (br               ) [ 00]
br_ln146                                                    (br               ) [ 00]
phi_urem_load                                               (load             ) [ 00]
add_ln140_2                                                 (add              ) [ 00]
icmp_ln140_1                                                (icmp             ) [ 00]
select_ln140                                                (select           ) [ 00]
store_ln140                                                 (store            ) [ 00]
store_ln140                                                 (store            ) [ 00]
store_ln140                                                 (store            ) [ 00]
br_ln140                                                    (br               ) [ 00]
ret_ln0                                                     (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_ROW_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="phi_urem_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_mul_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="B_ROW_load_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_ROW_load_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="in_stream_a_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="7" slack="0"/>
<pin id="195" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="7" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="0"/>
<pin id="364" dir="0" index="4" bw="2" slack="0"/>
<pin id="365" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="366" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="367" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="0"/>
<pin id="375" dir="0" index="4" bw="2" slack="0"/>
<pin id="376" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="378" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="0"/>
<pin id="386" dir="0" index="4" bw="2" slack="0"/>
<pin id="387" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="388" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="389" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="0" slack="0"/>
<pin id="397" dir="0" index="4" bw="2" slack="0"/>
<pin id="398" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="400" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="0"/>
<pin id="408" dir="0" index="4" bw="2" slack="0"/>
<pin id="409" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="410" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="411" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="0"/>
<pin id="419" dir="0" index="4" bw="2" slack="0"/>
<pin id="420" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="422" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="0"/>
<pin id="430" dir="0" index="4" bw="2" slack="0"/>
<pin id="431" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="432" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="433" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="0" slack="0"/>
<pin id="441" dir="0" index="4" bw="2" slack="0"/>
<pin id="442" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="443" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="444" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="449" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="0" slack="0"/>
<pin id="452" dir="0" index="4" bw="2" slack="0"/>
<pin id="453" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="454" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="455" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="0" slack="0"/>
<pin id="463" dir="0" index="4" bw="2" slack="0"/>
<pin id="464" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="465" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="466" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="0" slack="0"/>
<pin id="474" dir="0" index="4" bw="2" slack="0"/>
<pin id="475" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="476" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="477" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="0"/>
<pin id="485" dir="0" index="4" bw="2" slack="0"/>
<pin id="486" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="487" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="488" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="493" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="0"/>
<pin id="496" dir="0" index="4" bw="2" slack="0"/>
<pin id="497" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="498" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="499" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="0" slack="0"/>
<pin id="507" dir="0" index="4" bw="2" slack="0"/>
<pin id="508" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="510" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_access_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="515" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="0" slack="0"/>
<pin id="518" dir="0" index="4" bw="2" slack="0"/>
<pin id="519" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="520" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="521" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="0" slack="0"/>
<pin id="529" dir="0" index="4" bw="2" slack="0"/>
<pin id="530" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="531" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="532" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="0" slack="0"/>
<pin id="540" dir="0" index="4" bw="2" slack="0"/>
<pin id="541" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="542" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="543" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="548" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="0" slack="0"/>
<pin id="551" dir="0" index="4" bw="2" slack="0"/>
<pin id="552" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="553" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="554" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_access_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="559" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="0" slack="0"/>
<pin id="562" dir="0" index="4" bw="2" slack="0"/>
<pin id="563" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="564" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="565" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="570" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="0"/>
<pin id="573" dir="0" index="4" bw="2" slack="0"/>
<pin id="574" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="575" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="576" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_access_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="581" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="0" slack="0"/>
<pin id="584" dir="0" index="4" bw="2" slack="0"/>
<pin id="585" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="586" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="587" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="grp_access_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="592" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="593" dir="0" index="2" bw="0" slack="0"/>
<pin id="595" dir="0" index="4" bw="2" slack="0"/>
<pin id="596" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="597" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="598" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_access_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="603" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="0" slack="0"/>
<pin id="606" dir="0" index="4" bw="2" slack="0"/>
<pin id="607" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="608" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="609" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_access_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="614" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="0" slack="0"/>
<pin id="617" dir="0" index="4" bw="2" slack="0"/>
<pin id="618" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="619" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="620" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_access_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="625" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="0" slack="0"/>
<pin id="628" dir="0" index="4" bw="2" slack="0"/>
<pin id="629" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="630" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="631" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 store_ln145/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="store_ln140_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="7" slack="0"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="store_ln0_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="14" slack="0"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln0_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="7" slack="0"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="j_1_load_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="0"/>
<pin id="651" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln140_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="0"/>
<pin id="654" dir="0" index="1" bw="7" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln140_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="phi_urem_load_1_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load_1/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="phi_mul_load_load_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="0"/>
<pin id="669" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln140_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln140_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/1 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln140_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="14" slack="0"/>
<pin id="705" dir="0" index="1" bw="9" slack="0"/>
<pin id="706" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="14" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="0" index="3" bw="5" slack="0"/>
<pin id="714" dir="1" index="4" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="icmp_ln143_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="trunc_ln145_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="64" slack="0"/>
<pin id="727" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="phi_urem_load_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="7" slack="0"/>
<pin id="756" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln140_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_2/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="icmp_ln140_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="0" index="1" bw="7" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140_1/1 "/>
</bind>
</comp>

<comp id="769" class="1004" name="select_ln140_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="7" slack="0"/>
<pin id="772" dir="0" index="2" bw="7" slack="0"/>
<pin id="773" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln140/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln140_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="0" index="1" bw="7" slack="0"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln140_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="14" slack="0"/>
<pin id="784" dir="0" index="1" bw="14" slack="0"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="store_ln140_store_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="0" index="1" bw="7" slack="0"/>
<pin id="790" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="phi_urem_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="0"/>
<pin id="794" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="800" class="1005" name="phi_mul_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="14" slack="0"/>
<pin id="802" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="807" class="1005" name="j_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="156" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="96" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="96" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="96" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="96" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="96" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="96" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="96" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="96" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="96" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="96" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="96" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="96" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="96" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="96" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="96" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="96" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="96" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="96" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="96" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="96" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="52" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="368"><net_src comp="154" pin="0"/><net_sink comp="359" pin=4"/></net>

<net id="369"><net_src comp="345" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="379"><net_src comp="154" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="380"><net_src comp="338" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="390"><net_src comp="154" pin="0"/><net_sink comp="381" pin=4"/></net>

<net id="391"><net_src comp="331" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="401"><net_src comp="154" pin="0"/><net_sink comp="392" pin=4"/></net>

<net id="402"><net_src comp="324" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="412"><net_src comp="154" pin="0"/><net_sink comp="403" pin=4"/></net>

<net id="413"><net_src comp="317" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="423"><net_src comp="154" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="424"><net_src comp="310" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="434"><net_src comp="154" pin="0"/><net_sink comp="425" pin=4"/></net>

<net id="435"><net_src comp="303" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="445"><net_src comp="154" pin="0"/><net_sink comp="436" pin=4"/></net>

<net id="446"><net_src comp="296" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="456"><net_src comp="154" pin="0"/><net_sink comp="447" pin=4"/></net>

<net id="457"><net_src comp="289" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="467"><net_src comp="154" pin="0"/><net_sink comp="458" pin=4"/></net>

<net id="468"><net_src comp="282" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="478"><net_src comp="154" pin="0"/><net_sink comp="469" pin=4"/></net>

<net id="479"><net_src comp="275" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="489"><net_src comp="154" pin="0"/><net_sink comp="480" pin=4"/></net>

<net id="490"><net_src comp="268" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="500"><net_src comp="154" pin="0"/><net_sink comp="491" pin=4"/></net>

<net id="501"><net_src comp="261" pin="3"/><net_sink comp="491" pin=2"/></net>

<net id="511"><net_src comp="154" pin="0"/><net_sink comp="502" pin=4"/></net>

<net id="512"><net_src comp="254" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="522"><net_src comp="154" pin="0"/><net_sink comp="513" pin=4"/></net>

<net id="523"><net_src comp="247" pin="3"/><net_sink comp="513" pin=2"/></net>

<net id="533"><net_src comp="154" pin="0"/><net_sink comp="524" pin=4"/></net>

<net id="534"><net_src comp="240" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="544"><net_src comp="154" pin="0"/><net_sink comp="535" pin=4"/></net>

<net id="545"><net_src comp="233" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="555"><net_src comp="154" pin="0"/><net_sink comp="546" pin=4"/></net>

<net id="556"><net_src comp="226" pin="3"/><net_sink comp="546" pin=2"/></net>

<net id="566"><net_src comp="154" pin="0"/><net_sink comp="557" pin=4"/></net>

<net id="567"><net_src comp="219" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="577"><net_src comp="154" pin="0"/><net_sink comp="568" pin=4"/></net>

<net id="578"><net_src comp="212" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="588"><net_src comp="154" pin="0"/><net_sink comp="579" pin=4"/></net>

<net id="589"><net_src comp="205" pin="3"/><net_sink comp="579" pin=2"/></net>

<net id="599"><net_src comp="154" pin="0"/><net_sink comp="590" pin=4"/></net>

<net id="600"><net_src comp="198" pin="3"/><net_sink comp="590" pin=2"/></net>

<net id="610"><net_src comp="154" pin="0"/><net_sink comp="601" pin=4"/></net>

<net id="611"><net_src comp="191" pin="3"/><net_sink comp="601" pin=2"/></net>

<net id="621"><net_src comp="154" pin="0"/><net_sink comp="612" pin=4"/></net>

<net id="622"><net_src comp="184" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="632"><net_src comp="154" pin="0"/><net_sink comp="623" pin=4"/></net>

<net id="633"><net_src comp="352" pin="3"/><net_sink comp="623" pin=2"/></net>

<net id="638"><net_src comp="78" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="80" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="78" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="649" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="84" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="673"><net_src comp="649" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="664" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="683"><net_src comp="674" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="685"><net_src comp="674" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="686"><net_src comp="674" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="687"><net_src comp="674" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="688"><net_src comp="674" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="689"><net_src comp="674" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="690"><net_src comp="674" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="691"><net_src comp="674" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="692"><net_src comp="674" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="693"><net_src comp="674" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="694"><net_src comp="674" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="695"><net_src comp="674" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="696"><net_src comp="674" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="697"><net_src comp="674" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="698"><net_src comp="674" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="699"><net_src comp="674" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="700"><net_src comp="674" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="701"><net_src comp="674" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="702"><net_src comp="674" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="707"><net_src comp="667" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="98" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="100" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="667" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="102" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="104" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="723"><net_src comp="670" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="172" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="178" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="425" pin=4"/></net>

<net id="736"><net_src comp="725" pin="1"/><net_sink comp="436" pin=4"/></net>

<net id="737"><net_src comp="725" pin="1"/><net_sink comp="447" pin=4"/></net>

<net id="738"><net_src comp="725" pin="1"/><net_sink comp="458" pin=4"/></net>

<net id="739"><net_src comp="725" pin="1"/><net_sink comp="469" pin=4"/></net>

<net id="740"><net_src comp="725" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="741"><net_src comp="725" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="742"><net_src comp="725" pin="1"/><net_sink comp="502" pin=4"/></net>

<net id="743"><net_src comp="725" pin="1"/><net_sink comp="513" pin=4"/></net>

<net id="744"><net_src comp="725" pin="1"/><net_sink comp="524" pin=4"/></net>

<net id="745"><net_src comp="725" pin="1"/><net_sink comp="535" pin=4"/></net>

<net id="746"><net_src comp="725" pin="1"/><net_sink comp="546" pin=4"/></net>

<net id="747"><net_src comp="725" pin="1"/><net_sink comp="557" pin=4"/></net>

<net id="748"><net_src comp="725" pin="1"/><net_sink comp="568" pin=4"/></net>

<net id="749"><net_src comp="725" pin="1"/><net_sink comp="579" pin=4"/></net>

<net id="750"><net_src comp="725" pin="1"/><net_sink comp="590" pin=4"/></net>

<net id="751"><net_src comp="725" pin="1"/><net_sink comp="601" pin=4"/></net>

<net id="752"><net_src comp="725" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="753"><net_src comp="725" pin="1"/><net_sink comp="623" pin=4"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="84" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="158" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="757" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="78" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="658" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="703" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="769" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="160" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="799"><net_src comp="792" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="803"><net_src comp="164" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="810"><net_src comp="168" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="777" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_a | {}
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8 | {1 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23 | {1 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24 | {1 }
 - Input state : 
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : in_stream_a | {1 }
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : B_ROW_load | {1 }
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23 | {}
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24 | {}
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln140 : 2
		add_ln140 : 2
		br_ln140 : 3
		phi_urem_load_1 : 1
		phi_mul_load : 1
		zext_ln140 : 2
		zext_ln140_1 : 2
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_addr : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_addr : 3
		SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_addr : 3
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_addr : 3
		add_ln140_1 : 2
		trunc_ln2 : 2
		icmp_ln143 : 3
		br_ln143 : 4
		switch_ln148 : 3
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		store_ln148 : 4
		switch_ln145 : 3
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		store_ln145 : 4
		phi_urem_load : 1
		add_ln140_2 : 2
		icmp_ln140_1 : 3
		select_ln140 : 4
		store_ln140 : 3
		store_ln140 : 3
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln140_fu_652      |    0    |    14   |
|   icmp   |       icmp_ln143_fu_719      |    0    |    39   |
|          |      icmp_ln140_1_fu_763     |    0    |    14   |
|----------|------------------------------|---------|---------|
|          |       add_ln140_fu_658       |    0    |    14   |
|    add   |      add_ln140_1_fu_703      |    0    |    17   |
|          |      add_ln140_2_fu_757      |    0    |    14   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln140_fu_769     |    0    |    7    |
|----------|------------------------------|---------|---------|
|   read   |  B_ROW_load_read_read_fu_172 |    0    |    0    |
|          | in_stream_a_read_read_fu_178 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln140_fu_670      |    0    |    0    |
|          |      zext_ln140_1_fu_674     |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       trunc_ln2_fu_709       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln145_fu_725      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   119   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    j_reg_807   |    7   |
| phi_mul_reg_800|   14   |
|phi_urem_reg_792|    7   |
+----------------+--------+
|      Total     |   28   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_359 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_370 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_381 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_392 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_403 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_414 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_425 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_436 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_447 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_458 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_469 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_480 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_491 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_502 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_513 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_524 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_535 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_546 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_557 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_568 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_579 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_590 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_601 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_612 |  p4  |   2  |   2  |    4   ||    9    |
| grp_access_fu_623 |  p4  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||   39.7  ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   39   |    -   |   225  |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |   39   |   28   |   344  |
+-----------+--------+--------+--------+
