{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518283487792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518283487816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 10 11:24:47 2018 " "Processing started: Sat Feb 10 11:24:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518283487816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283487816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jaggy -c jaggy " "Command: quartus_map --read_settings_files=on --write_settings_files=off jaggy -c jaggy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283487816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518283488293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518283488293 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"(\", or an identifier, or  unary operator jaggy.vhd(16) " "VHDL syntax error at jaggy.vhd(16) near text \";\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "jaggy.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/jaggy.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jaggy.vhd 0 0 " "Found 0 design units, including 0 entities, in source file jaggy.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examples.vhd 9 3 " "Found 9 design units, including 3 entities, in source file examples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-dataflow " "Found design unit 1: half_adder-dataflow" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 half_adder-dataflow2 " "Found design unit 2: half_adder-dataflow2" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 half_adder-behavior " "Found design unit 3: half_adder-behavior" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 xor_2-dataflow " "Found design unit 4: xor_2-dataflow" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 and_2-dataflow " "Found design unit 5: and_2-dataflow" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 half_adder-structure " "Found design unit 6: half_adder-structure" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_2 " "Found entity 2: xor_2" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_2 " "Found entity 3: and_2" {  } { { "examples.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/examples.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadderex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadderex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_addertb-dataflow " "Found design unit 1: half_addertb-dataflow" {  } { { "halfadderex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/halfadderex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498551 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_addertb " "Found entity 1: half_addertb" {  } { { "halfadderex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/halfadderex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-behavior " "Found design unit 1: testbench-behavior" {  } { { "testbenchex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/testbenchex.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498553 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbenchex.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/testbenchex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_count-struct " "Found design unit 1: prog_count-struct" {  } { { "prog_count.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/prog_count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498556 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_count " "Found entity 1: prog_count" {  } { { "prog_count.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/prog_count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_mem-struct " "Found design unit 1: instr_mem-struct" {  } { { "instr_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/instr_mem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498559 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/instr_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contr_unit-struct " "Found design unit 1: contr_unit-struct" {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498561 ""} { "Info" "ISGN_ENTITY_NAME" "1 contr_unit " "Found entity 1: contr_unit" {  } { { "contr_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/contr_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_log_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arith_log_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arith_log_unit-struct " "Found design unit 1: arith_log_unit-struct" {  } { { "arith_log_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/arith_log_unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498563 ""} { "Info" "ISGN_ENTITY_NAME" "1 arith_log_unit " "Found entity 1: arith_log_unit" {  } { { "arith_log_unit.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/arith_log_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-struct " "Found design unit 1: data_mem-struct" {  } { { "data_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/data_mem.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498566 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "D:/Google Drive/Schoolwork/Computer Architecture/Jaggy/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518283498566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518283498758 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 10 11:24:58 2018 " "Processing ended: Sat Feb 10 11:24:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518283498758 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518283498758 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518283498758 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283498758 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518283499398 ""}
