I 000053 55 1438          1726080210667 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726080210668 2024.09.11 15:43:30)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 1a18481d4d4d480c1f1d0c404d1c1e1c1c1c1c1c1e)
	(_ent
		(_time 1726080210665)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1438          1726080310704 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726080310705 2024.09.11 15:45:10)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code e9bbe8bae6bebbffeceeffb3beefedefefefefefed)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1438          1726080341136 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726080341137 2024.09.11 15:45:41)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code bfbde8ebefe8eda9bab8a9e5e8b9bbb9b9b9b9b9bb)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726080341142 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726080341143 2024.09.11 15:45:41)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code cfcc989a9c9998d8ca9f89959ac9c9c9c9c8cbc9ca)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726102542491 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726102542492 2024.09.11 21:55:42)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code cec9ca9b9d999cd8cbc9d89499c8cac8c8c8c8c8ca)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726102542498 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726102542499 2024.09.11 21:55:42)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code ded8da8c8e8889c9db8e98848bd8d8d8d8d9dad8db)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726102576182 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726102576183 2024.09.11 21:56:16)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 66696666663134706361703c316062606060606062)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726102576188 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726102576189 2024.09.11 21:56:16)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 66686666653031716336203c336060606061626063)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726102634221 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726102634222 2024.09.11 21:57:14)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 25242621267277332022337f722321232323232321)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726102634227 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726102634228 2024.09.11 21:57:14)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 25252621257372322075637f702323232322212320)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726102675310 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726102675311 2024.09.11 21:57:55)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code abaca8fcfffcf9bdaeacbdf1fcadafadadadadadaf)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726102675316 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726102675317 2024.09.11 21:57:55)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code abada8fcfcfdfcbcaefbedf1feadadadadacafadae)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726102870322 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726102870323 2024.09.11 22:01:10)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 636466636634317566647539346567656565656567)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726102870328 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726102870329 2024.09.11 22:01:10)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 636566636535347466332539366565656564676566)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726102979332 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726102979333 2024.09.11 22:02:59)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 3a6e6c3f6d6d682c3f3d2c606d3c3e3c3c3c3c3c3e)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726102979338 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726102979339 2024.09.11 22:02:59)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 3a6f6c3f6e6c6d2d3f6a7c606f3c3c3c3c3d3e3c3f)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726103218328 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726103218329 2024.09.11 22:06:58)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code d2d2d680d68580c4d7d5c48885d4d6d4d4d4d4d4d6)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726103218334 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726103218335 2024.09.11 22:06:58)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code d2d3d680d58485c5d782948887d4d4d4d4d5d6d4d7)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2514          1726103218342 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726103218343 2024.09.11 22:06:58)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code e2e2b1b1e1b4b2f4e0e6fabdbbe4b1e4e3e5e6e4e1)
	(_ent
		(_time 1726103218340)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1424          1726103218348 Driver
(_unit VHDL(test_latch8 0 26(driver 0 28))
	(_version vf5)
	(_time 1726103218349 2024.09.11 22:06:58)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code e2e3e6b1e5b4b5f5e7b2a4b8e0e4e3e5e6e4e1e4ea)
	(_ent
		(_time 1726103218346)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int Pre -1 0 30(_ent (_in))))
				(_port(_int Clr -1 0 30(_ent (_in))))
				(_port(_int Q 0 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 32(_arch(_uni))))
		(_sig(_int Q 1 0 32(_arch(_uni))))
		(_sig(_int Clk -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726160962077 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726160962078 2024.09.12 14:09:22)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 58590d5b560f0a4e5d5f4e020f5e5c5e5e5e5e5e5c)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726160962087 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726160962088 2024.09.12 14:09:22)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 58580d5b550e0f4f5d081e020d5e5e5e5e5f5c5e5d)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2514          1726160962123 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726160962124 2024.09.12 14:09:22)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 8786858981d1d79185839fd8de81d4818680838184)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1424          1726160962129 Driver
(_unit VHDL(test_latch8 0 26(driver 0 28))
	(_version vf5)
	(_time 1726160962130 2024.09.12 14:09:22)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 8787d28985d1d09082d7c1dd85818680838184818f)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int Pre -1 0 30(_ent (_in))))
				(_port(_int Clr -1 0 30(_ent (_in))))
				(_port(_int Q 0 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 32(_arch(_uni))))
		(_sig(_int Q 1 0 32(_arch(_uni))))
		(_sig(_int Clk -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726170541094 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726170541095 2024.09.12 16:49:01)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 60376060663732766567763a376664666666666664)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726170541100 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726170541101 2024.09.12 16:49:01)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 60366060653637776530263a356666666667646665)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726170576961 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726170576962 2024.09.12 16:49:36)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 737677727624216576746529247577757575757577)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726170576967 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726170576968 2024.09.12 16:49:36)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 737777727525246476233529267575757574777576)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726170620621 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726170620622 2024.09.12 16:50:20)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code fba9aeabafaca9edfefceda1acfdfffdfdfdfdfdff)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726170620627 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726170620628 2024.09.12 16:50:20)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 0b585d0d5c5d5c1c0e5b4d515e0d0d0d0d0c0f0d0e)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726170640669 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726170640670 2024.09.12 16:50:40)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 5a5e57590d0d084c5f5d4c000d5c5e5c5c5c5c5c5e)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726170640675 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726170640676 2024.09.12 16:50:40)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 5a5f57590e0c0d4d5f0a1c000f5c5c5c5c5d5e5c5f)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726170933208 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726170933209 2024.09.12 16:55:33)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 0d5a090b5f5a5f1b080a1b575a0b090b0b0b0b0b09)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726170933214 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726170933215 2024.09.12 16:55:33)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 0d5b090b5c5b5a1a085d4b57580b0b0b0b0a090b08)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1431          1726171006653 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 6))
	(_version vf5)
	(_time 1726171006654 2024.09.12 16:56:46)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code faaeabaaadada8ecfffdeca0adfcfefcfcfcfcfcfe)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 7(_arch(_uni))))
		(_sig(_int B -1 0 7(_arch(_uni))))
		(_sig(_int C -1 0 7(_arch(_uni))))
		(_sig(_int D -1 0 7(_arch(_uni))))
		(_sig(_int Qint -1 0 8(_arch(_uni))))
		(_sig(_int QbarInt -1 0 8(_arch(_uni))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__13(_arch 3 0 13(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__14(_arch 4 0 14(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__15(_arch 5 0 15(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__16(_arch 6 0 16(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__17(_arch 7 0 17(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726171006660 Driver
(_unit VHDL(test_dff 0 26(driver 0 24))
	(_version vf5)
	(_time 1726171006661 2024.09.12 16:56:46)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code faafabaaaeacadedfcadbca0affcfcfcfcfdfefcff)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 26(_ent (_in))))
				(_port(_int Clear -1 0 26(_ent (_in))))
				(_port(_int Clock -1 0 26(_ent (_in))))
				(_port(_int Data -1 0 26(_ent (_in))))
				(_port(_int Q -1 0 26(_ent (_out))))
				(_port(_int Qbar -1 0 26(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(QBar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 29(_arch(_uni((i 0))))))
		(_sig(_int Clear -1 0 29(_arch(_uni((i 0))))))
		(_sig(_int Clock -1 0 30(_arch(_uni))))
		(_sig(_int Data -1 0 30(_arch(_uni))))
		(_sig(_int Q -1 0 30(_arch(_uni))))
		(_sig(_int QBar -1 0 30(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1438          1726171207747 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1726171207748 2024.09.12 17:00:07)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 80d2848e86d7d296858796dad78684868686868684)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1726171207753 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1726171207754 2024.09.12 17:00:07)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code 80d3848e85d6d79785d0c6dad58686868687848685)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2514          1726179715401 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1726179715402 2024.09.12 19:21:55)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 792e2b78712f296f7b7d6126207f2a7f787e7d7f7a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1424          1726179715407 Driver
(_unit VHDL(test_latch8 0 26(driver 0 28))
	(_version vf5)
	(_time 1726179715408 2024.09.12 19:21:55)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 792f7c78752f2e6e7c293f237b7f787e7d7f7a7f71)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int Pre -1 0 30(_ent (_in))))
				(_port(_int Clr -1 0 30(_ent (_in))))
				(_port(_int Q 0 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 32(_arch(_uni))))
		(_sig(_int Q 1 0 32(_arch(_uni))))
		(_sig(_int Clk -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000049 55 693           1730238978509 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730238978510 2024.10.29 18:56:18)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 93c1929d95c49485c09d82c9c69597959694919595)
	(_ent
		(_time 1730238978502)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1546          1730238978520 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1730238978521 2024.10.29 18:56:18)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code a3f0a0f4a5f5f4b4a5a0e5f8f1a4a6a5f7a5a2a5a7)
	(_ent
		(_time 1730238978517)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1764          1730238978529 Behave_1
(_unit VHDL(test_16 0 64(behave_1 0 67))
	(_version vf5)
	(_time 1730238978530 2024.10.29 18:56:18)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code a3f0a0f4a5f5f4b4a5f0e5fcf3a0a5a4a7a5a6a4a0)
	(_ent
		(_time 1730238978527)
	)
	(_block Blck_Test_1 0 76
		(_object
			(_sig(_int GUARD -3 0 76(_arch(_uni(_code 8)))))
			(_prcs
				(line__76(_arch 0 0 76(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__79(_arch 1 0 79(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__80(_arch 2 0 80(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 83
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 84(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 83(_arch(_uni(_code 9)))))
			(_prcs
				(line__83(_arch 3 0 83(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__86(_arch 4 0 86(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__87(_arch 5 0 87(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 69(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 70(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 71(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 72(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 73(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 90(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 97(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000053 55 1438          1730238997025 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1730238997026 2024.10.29 18:56:37)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code e7e0b5b4e6b0b5f1e2e0f1bdb0e1e3e1e1e1e1e1e3)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1730238997032 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1730238997033 2024.10.29 18:56:37)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code f7f1a5a7f5a1a0e0f2a7b1ada2f1f1f1f1f0f3f1f2)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2514          1730238997061 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730238997062 2024.10.29 18:56:37)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 060255000150561004021e595f0055000701020005)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1424          1730238997067 Driver
(_unit VHDL(test_latch8 0 26(driver 0 28))
	(_version vf5)
	(_time 1730238997068 2024.10.29 18:56:37)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 06030200055051110356405c04000701020005000e)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int Pre -1 0 30(_ent (_in))))
				(_port(_int Clr -1 0 30(_ent (_in))))
				(_port(_int Q 0 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 32(_arch(_uni))))
		(_sig(_int Q 1 0 32(_arch(_uni))))
		(_sig(_int Clk -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000044 55 261           1730238997082 tp9
(_unit VHDL(tp9 0 27(tp9 0 32))
	(_version vf5)
	(_time 1730238997083 2024.10.29 18:56:37)
	(_source(\../src/tp9.vhd\))
	(_parameters tan)
	(_code 2623222320747b31222936797e21222126252f2122)
	(_ent
		(_time 1730238997080)
	)
	(_use(std(standard)))
)
I 000049 55 693           1730238997088 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730238997089 2024.10.29 18:56:37)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 26222023257121307528377c732022202321242020)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1546          1730238997094 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1730238997095 2024.10.29 18:56:37)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 26232222257071312025607d742123207220272022)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1764          1730238997100 Behave_1
(_unit VHDL(test_16 0 64(behave_1 0 67))
	(_version vf5)
	(_time 1730238997101 2024.10.29 18:56:37)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 262322222570713120756079762520212220232125)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 0 76
		(_object
			(_sig(_int GUARD -3 0 76(_arch(_uni(_code 8)))))
			(_prcs
				(line__76(_arch 0 0 76(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__79(_arch 1 0 79(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__80(_arch 2 0 80(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 83
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 84(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 83(_arch(_uni(_code 9)))))
			(_prcs
				(line__83(_arch 3 0 83(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__86(_arch 4 0 86(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__87(_arch 5 0 87(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 69(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 70(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 71(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 72(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 73(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 90(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 97(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000049 55 693           1730239003571 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730239003572 2024.10.29 18:56:43)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 7a7f757a2e2d7d6c29746b202f7c7e7c7f7d787c7c)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1546          1730239003577 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1730239003578 2024.10.29 18:56:43)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 7a7e777b2e2c2d6d7c793c21287d7f7c2e7c7b7c7e)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1764          1730239003583 Behave_1
(_unit VHDL(test_16 0 64(behave_1 0 64))
	(_version vf5)
	(_time 1730239003584 2024.10.29 18:56:43)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code 7a7e777b2e2c2d6d7c293c252a797c7d7e7c7f7d79)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 0 73
		(_object
			(_sig(_int GUARD -3 0 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 0 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 0 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 0 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 0 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 0 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 0 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1871          1730239049813 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1730239049814 2024.10.29 18:57:29)
	(_source(\../src/p5.vhd\))
	(_parameters tan)
	(_code 2477702024737432202b367b7d2225222022202221)
	(_ent
		(_time 1730239049811)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1375          1730239049820 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1730239049821 2024.10.29 18:57:29)
	(_source(\../src/p5.vhd\))
	(_parameters tan)
	(_code 24767520257273332128627e742220222022212326)
	(_ent
		(_time 1730239049818)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1307          1730239152764 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 22))
	(_version vf5)
	(_time 1730239152765 2024.10.29 18:59:12)
	(_source(\../src/p6.vhd\))
	(_parameters tan)
	(_code 4d424e4f111a105b494c5917494a4e4b454b444b4b)
	(_ent
		(_time 1730239152762)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1571          1730239152774 Driver
(_unit VHDL(test_shiftn 0 49(driver 0 51))
	(_version vf5)
	(_time 1730239152775 2024.10.29 18:59:12)
	(_source(\../src/p6.vhd\))
	(_parameters tan)
	(_code 4d42494f1c1b1a5a4b4a0b161f4b454b444b4b4a49)
	(_ent
		(_time 1730239152772)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 53(_ent (_in))))
				(_port(_int SH -1 0 54(_ent (_in))))
				(_port(_int DIR -1 0 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 57(_arch(_uni))))
		(_sig(_int CLR -1 0 57(_arch(_uni))))
		(_sig(_int LD -1 0 57(_arch(_uni))))
		(_sig(_int SH -1 0 57(_arch(_uni))))
		(_sig(_int DIR -1 0 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1159          1730239225651 FSM
(_unit VHDL(controller 0 5(fsm 0 10))
	(_version vf5)
	(_time 1730239225652 2024.10.29 19:00:25)
	(_source(\../src/p7.vhd\))
	(_parameters tan)
	(_code f8f7a8a8a6aff9effef6eaa2fffeabfeabfefdfffa)
	(_ent
		(_time 1730239225649)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 0 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 21(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1743          1730239225658 Driver
(_unit VHDL(test_controller 0 50(driver 0 52))
	(_version vf5)
	(_time 1730239225659 2024.10.29 19:00:25)
	(_source(\../src/p7.vhd\))
	(_parameters tan)
	(_code 0806580e055e5f1f0d5b4e525a0e5e0e5d0f0c0f0a)
	(_ent
		(_time 1730239225656)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int LSB -1 0 54(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_in))))
				(_port(_int Init -1 0 55(_ent (_out))))
				(_port(_int Shift -1 0 55(_ent (_out))))
				(_port(_int Add -1 0 55(_ent (_out))))
				(_port(_int Done -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 57(_arch(_uni))))
		(_sig(_int LSB -1 0 57(_arch(_uni))))
		(_sig(_int Done -1 0 57(_arch(_uni))))
		(_sig(_int Init -1 0 57(_arch(_uni))))
		(_sig(_int Shift -1 0 57(_arch(_uni))))
		(_sig(_int Add -1 0 57(_arch(_uni))))
		(_sig(_int Stop -1 0 57(_arch(_uni))))
		(_sig(_int CLK -1 0 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000051 55 2514          1730312164422 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730312164423 2024.10.30 15:16:04)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 151a44121143450317110d4a4c1346131412111316)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1424          1730312164428 Driver
(_unit VHDL(test_latch8 0 26(driver 0 28))
	(_version vf5)
	(_time 1730312164429 2024.10.30 15:16:04)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code 151b1312154342021045534f17131412111316131d)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int Pre -1 0 30(_ent (_in))))
				(_port(_int Clr -1 0 30(_ent (_in))))
				(_port(_int Q 0 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 32(_arch(_uni))))
		(_sig(_int Q 1 0 32(_arch(_uni))))
		(_sig(_int Clk -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000053 55 1438          1730312169193 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 0 10))
	(_version vf5)
	(_time 1730312169194 2024.10.30 15:16:09)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code b3e4b3e7b6e4e1a5b6b4a5e9e4b5b7b5b5b5b5b5b7)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 0 11(_arch(_uni))))
		(_sig(_int B -1 0 11(_arch(_uni))))
		(_sig(_int C -1 0 11(_arch(_uni))))
		(_sig(_int D -1 0 11(_arch(_uni))))
		(_sig(_int Qint -1 0 12(_arch(_uni))))
		(_sig(_int QbarInt -1 0 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 0 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 0 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 0 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 0 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1199          1730312169202 Driver
(_unit VHDL(test_dff 0 26(driver 0 28))
	(_version vf5)
	(_time 1730312169203 2024.10.30 15:16:09)
	(_source(\../src/p2.vhd\))
	(_parameters tan)
	(_code b3e5b3e7b5e5e4a4b6e3f5e9e6b5b5b5b5b4b7b5b6)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 30(_ent (_in))))
				(_port(_int Clear -1 0 30(_ent (_in))))
				(_port(_int Clock -1 0 30(_ent (_in))))
				(_port(_int Data -1 0 30(_ent (_in))))
				(_port(_int Q -1 0 30(_ent (_out))))
				(_port(_int Qbar -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 33(_arch(_uni))))
		(_sig(_int Data -1 0 33(_arch(_uni))))
		(_sig(_int Q -1 0 33(_arch(_uni))))
		(_sig(_int QBar -1 0 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2514          1730312169227 Estructura
(_unit VHDL(latch8 0 1(estructura 0 5))
	(_version vf5)
	(_time 1730312169228 2024.10.30 15:16:09)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code d2858580d18482c4d0d6ca8d8bd481d4d3d5d6d4d1)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 7(_ent (_in))))
				(_port(_int Clear -1 0 7(_ent (_in))))
				(_port(_int Clock -1 0 7(_ent (_in))))
				(_port(_int Data -1 0 7(_ent (_in))))
				(_port(_int Q -1 0 7(_ent (_out))))
				(_port(_int QBar -1 0 7(_ent (_out))))
			)
		)
	)
	(_inst F7 0 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1424          1730312169233 Driver
(_unit VHDL(test_latch8 0 26(driver 0 28))
	(_version vf5)
	(_time 1730312169234 2024.10.30 15:16:09)
	(_source(\../src/p3.vhd\))
	(_parameters tan)
	(_code d284d280d58485c5d7829488d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 30(_ent (_in))))
				(_port(_int Clk -1 0 30(_ent (_in))))
				(_port(_int Pre -1 0 30(_ent (_in))))
				(_port(_int Clr -1 0 30(_ent (_in))))
				(_port(_int Q 0 0 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 32(_arch(_uni))))
		(_sig(_int Q 1 0 32(_arch(_uni))))
		(_sig(_int Clk -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000044 55 261           1730312169239 tp9
(_unit VHDL(tp9 0 27(tp9 0 32))
	(_version vf5)
	(_time 1730312169240 2024.10.30 15:16:09)
	(_source(\../src/tp9.vhd\))
	(_parameters tan)
	(_code e2b4e2b0e0b0bff5e6edf2bdbae5e6e5e2e1ebe5e6)
	(_ent
		(_time 1730238997079)
	)
	(_use(std(standard)))
)
I 000049 55 693           1730312169245 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 0 5))
	(_version vf5)
	(_time 1730312169246 2024.10.30 15:16:09)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code e2b5e0b0e5b5e5f4b1ecf3b8b7e4e6e4e7e5e0e4e4)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 0 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1546          1730312169251 driver
(_unit VHDL(test_sumador 0 15(driver 0 18))
	(_version vf5)
	(_time 1730312169252 2024.10.30 15:16:09)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code e2b4e2b1e5b4b5f5e4e1a4b9b0e5e7e4b6e4e3e4e6)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 20(_ent (_in))))
				(_port(_int Y -1 0 20(_ent (_in))))
				(_port(_int Cin -1 0 20(_ent (_in))))
				(_port(_int Cout -1 0 20(_ent (_out))))
				(_port(_int Sum -1 0 20(_ent (_out))))
			)
		)
	)
	(_inst uut 0 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 0 22(_arch(_uni))))
		(_sig(_int Y -1 0 22(_arch(_uni))))
		(_sig(_int Cin -1 0 22(_arch(_uni))))
		(_sig(_int Cout -1 0 22(_arch(_uni))))
		(_sig(_int Sum -1 0 22(_arch(_uni))))
		(_type(_int Entry 0 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 0 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 0 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 0 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1764          1730312169257 Behave_1
(_unit VHDL(test_16 0 64(behave_1 0 64))
	(_version vf5)
	(_time 1730312169258 2024.10.30 15:16:09)
	(_source(\../src/p4.vhd\))
	(_parameters tan)
	(_code f1a7f1a1f5a7a6e6f7a2b7aea1f2f7f6f5f7f4f6f2)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 0 73
		(_object
			(_sig(_int GUARD -3 0 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 0 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 0 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 0 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 0 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 0 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 0 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 0 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 0 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 0 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 0 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 0 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 0 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 0 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 0 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 0 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 0 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 0 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1871          1730312169280 Estructura
(_unit VHDL(adder8 0 5(estructura 0 9))
	(_version vf5)
	(_time 1730312169281 2024.10.30 15:16:09)
	(_source(\../src/p5.vhd\))
	(_parameters tan)
	(_code 0156050704565117050e135e580700070507050704)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 0 11(_ent (_in))))
				(_port(_int Y -1 0 11(_ent (_in))))
				(_port(_int Cin -1 0 11(_ent (_in))))
				(_port(_int Cout -1 0 11(_ent (_out))))
				(_port(_int Sum -1 0 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 15(_for 2 )
		(_generate LowBit 0 17(_if 1)
			(_inst FA 0 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 0 22(_if 2)
			(_inst FA 0 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1375          1730312169287 Driver
(_unit VHDL(test_adder8 0 34(driver 0 36))
	(_version vf5)
	(_time 1730312169288 2024.10.30 15:16:09)
	(_source(\../src/p5.vhd\))
	(_parameters tan)
	(_code 1147101615474606141d574b411715171517141613)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 38(_ent (_in))))
				(_port(_int B 0 0 38(_ent (_in))))
				(_port(_int Cin -1 0 38(_ent (_in))))
				(_port(_int Cout -1 0 38(_ent (_out))))
				(_port(_int Sum 0 0 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 40(_arch(_uni))))
		(_sig(_int B 1 0 40(_arch(_uni))))
		(_sig(_int Sum 1 0 40(_arch(_uni))))
		(_sig(_int Cin -1 0 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1307          1730312169317 Behavior
(_unit VHDL(shiftn 0 8(behavior 0 22))
	(_version vf5)
	(_time 1730312169318 2024.10.30 15:16:09)
	(_source(\../src/p6.vhd\))
	(_parameters tan)
	(_code 3066363538676d263431246a343733363836393636)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 0 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 0 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 0 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 0 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 0 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1571          1730312169324 Driver
(_unit VHDL(test_shiftn 0 49(driver 0 51))
	(_version vf5)
	(_time 1730312169325 2024.10.30 15:16:09)
	(_source(\../src/p6.vhd\))
	(_parameters tan)
	(_code 30663135356667273637766b623638363936363734)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 53(_ent (_in))))
				(_port(_int CLR -1 0 53(_ent (_in))))
				(_port(_int LD -1 0 53(_ent (_in))))
				(_port(_int SH -1 0 54(_ent (_in))))
				(_port(_int DIR -1 0 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 0 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 0 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 0 57(_arch(_uni))))
		(_sig(_int CLR -1 0 57(_arch(_uni))))
		(_sig(_int LD -1 0 57(_arch(_uni))))
		(_sig(_int SH -1 0 57(_arch(_uni))))
		(_sig(_int DIR -1 0 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 0 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 0 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 0 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 0 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1159          1730312169350 FSM
(_unit VHDL(controller 0 5(fsm 0 10))
	(_version vf5)
	(_time 1730312169351 2024.10.30 15:16:09)
	(_source(\../src/p7.vhd\))
	(_parameters tan)
	(_code 4f18494d4f184e5849415d1548491c491c494a484d)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 0 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 0 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 0 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 0 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 0 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1743          1730312169357 Driver
(_unit VHDL(test_controller 0 50(driver 0 52))
	(_version vf5)
	(_time 1730312169358 2024.10.30 15:16:09)
	(_source(\../src/p7.vhd\))
	(_parameters tan)
	(_code 4f194e4d1c1918584a1c09151d4919491a484b484d)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 0 54(_ent (_in))))
				(_port(_int CLK -1 0 54(_ent (_in))))
				(_port(_int LSB -1 0 54(_ent (_in))))
				(_port(_int Stop -1 0 54(_ent (_in))))
				(_port(_int Init -1 0 55(_ent (_out))))
				(_port(_int Shift -1 0 55(_ent (_out))))
				(_port(_int Add -1 0 55(_ent (_out))))
				(_port(_int Done -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 0 57(_arch(_uni))))
		(_sig(_int LSB -1 0 57(_arch(_uni))))
		(_sig(_int Done -1 0 57(_arch(_uni))))
		(_sig(_int Init -1 0 57(_arch(_uni))))
		(_sig(_int Shift -1 0 57(_arch(_uni))))
		(_sig(_int Add -1 0 57(_arch(_uni))))
		(_sig(_int Stop -1 0 57(_arch(_uni))))
		(_sig(_int CLK -1 0 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 0 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 0 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 0 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 0 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 0 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
V 000043 55 258           1730312169381 p8
(_unit VHDL(p8 0 27(p8 0 32))
	(_version vf5)
	(_time 1730312169382 2024.10.30 15:16:09)
	(_source(\../src/p8.vhd\))
	(_parameters tan)
	(_code 6e386b6b33383a7d66617e3137696e6d66696e6d66)
	(_ent
		(_time 1730312169379)
	)
	(_use(std(standard)))
)
I 000053 55 1456          1730312614125 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730312614126 2024.10.30 15:23:34)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code bcbcede8e9ebeeaab9bbaae6ebbab8bababababab8)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730312614132 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730312614133 2024.10.30 15:23:34)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code bcbdede8eaeaebabb9ecfae6e9bababababbb8bab9)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730312614152 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730312614153 2024.10.30 15:23:34)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code ccccca999e9a9cdacec8d49395ca9fcacdcbc8cacf)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730312614158 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730312614159 2024.10.30 15:23:34)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code cccd9d999a9a9bdbc99c8a96cecacdcbc8cacfcac4)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000044 55 261           1730312614172 tp9
(_unit VHDL(tp9 0 27(tp9 0 32))
	(_version vf5)
	(_time 1730312614173 2024.10.30 15:23:34)
	(_source(\../src/tp9.vhd\))
	(_parameters tan)
	(_code dcdd8d8f8f8e81cbd8d3cc8384dbd8dbdcdfd5dbd8)
	(_ent
		(_time 1730238997079)
	)
	(_use(std(standard)))
)
I 000049 55 717           1730312614178 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730312614179 2024.10.30 15:23:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code ebebb8b9bcbcecfdb8e5fab1beedefedeeece9eded)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730312614184 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730312614185 2024.10.30 15:23:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code ebeabab8bcbdbcfcede8adb0b9eceeedbfedeaedef)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730312614190 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730312614191 2024.10.30 15:23:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code ebeabab8bcbdbcfcedb8adb4bbe8edecefedeeece8)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730312614207 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730312614208 2024.10.30 15:23:34)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 0b0b5c0d5d5c5b1d0f041954520d0a0d0f0d0f0d0e)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730312614213 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730312614214 2024.10.30 15:23:34)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 0b0a590d5c5d5c1c0e074d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730312614229 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730312614230 2024.10.30 15:23:34)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 1a1b4f1d434d470c1e1b0e401e1d191c121c131c1c)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730312614236 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730312614237 2024.10.30 15:23:34)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 2a2b782e7e7c7d3d2c2d6c71782c222c232c2c2d2e)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730312614255 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730312614256 2024.10.30 15:23:34)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 39396c3c666e382e3f372b633e3f6a3f6a3f3c3e3b)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730312614262 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730312614263 2024.10.30 15:23:34)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 39386b3c356f6e2e3c6a7f636b3f6f3f6c3e3d3e3b)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614277 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730312614280 2024.10.30 15:23:34)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 49481a4a441e145f18465a121d4e4d4f404f1a4e4a)
	(_ent
		(_time 1730312614277)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730312614287 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730312614288 2024.10.30 15:23:34)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 59580b5a550f0e4e5c0e1f020d5e5d5f505f0a5e5a)
	(_ent
		(_time 1730312614285)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1456          1730314710824 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730314710825 2024.10.30 15:58:30)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ececbbbfb9bbbefae9ebfab6bbeae8eaeaeaeaeae8)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730314710830 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730314710831 2024.10.30 15:58:30)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ecedbbbfbababbfbe9bcaab6b9eaeaeaeaebe8eae9)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730314710838 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730314710839 2024.10.30 15:58:30)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code fcfcfcacaeaaaceafef8e4a3a5faaffafdfbf8faff)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730314710844 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730314710845 2024.10.30 15:58:30)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code fcfdabacaaaaabebf9acbaa6fefafdfbf8fafffaf4)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 980           1730314710850 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730314710851 2024.10.30 15:58:30)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 0b0b5e0d5a5c5c1c0f044f505f0d580d0a0c0f0d5d)
	(_ent
		(_time 1730314710848)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int Accum 1 0 12(_arch(_uni((_others(i 0)))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Q)(Accum)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 2 -1)
)
I 000049 55 717           1730314710865 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730314710866 2024.10.30 15:58:30)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1b1b491d4c4c1c0d48150a414e1d1f1d1e1c191d1d)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730314710871 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730314710872 2024.10.30 15:58:30)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1b1a4b1c4c4d4c0c1d185d40491c1e1d4f1d1a1d1f)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730314710877 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730314710878 2024.10.30 15:58:30)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1b1a4b1c4c4d4c0c1d485d444b181d1c1f1d1e1c18)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730314710891 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730314710892 2024.10.30 15:58:30)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 3a3a6f3f6f6d6a2c3e352865633c3b3c3e3c3e3c3f)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730314710897 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730314710898 2024.10.30 15:58:30)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 3a3b6a3f6e6c6d2d3f367c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730314710913 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730314710914 2024.10.30 15:58:30)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4a4b1d48131d175c4e4b5e104e4d494c424c434c4c)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730314710919 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730314710920 2024.10.30 15:58:30)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4a4b1a481e1c1d5d4c4d0c11184c424c434c4c4d4e)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730314710935 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730314710936 2024.10.30 15:58:30)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 59590e5a060e584e5f574b035e5f0a5f0a5f5c5e5b)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730314710942 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730314710943 2024.10.30 15:58:30)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 69683969653f3e7e6c3a2f333b6f3f6f3c6e6d6e6b)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730314710959 2024.10.30 15:58:30)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 79782879742e246f28766a222d7e7d7f707f2a7e7a)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730314710966 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730314710967 2024.10.30 15:58:30)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 79782978752f2e6e7c2e3f222d7e7d7f707f2a7e7a)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 4511          1730314710976 Struct
(_unit VHDL(mul4 0 1(struct 0 10))
	(_version vf5)
	(_time 1730314710977 2024.10.30 15:58:30)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 8888888785df8f9b8a87ccd3dc8edb8b8c8edc8f8d)
	(_ent
		(_time 1730314710974)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 3(_ent(_in))))
		(_port(_int B 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A8 4 0 30(_arch(_uni))))
		(_sig(_int B8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
	)
	(_model . Struct 5 -1)
)
I 000053 55 1456          1730314871564 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730314871565 2024.10.30 16:01:11)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code da89de888d8d88ccdfddcc808ddcdedcdcdcdcdcde)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730314871570 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730314871571 2024.10.30 16:01:11)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code da88de888e8c8dcddf8a9c808fdcdcdcdcdddedcdf)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730314871578 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730314871579 2024.10.30 16:01:11)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code da8989888a8c8accd8dec28583dc89dcdbdddedcd9)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730314871584 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730314871585 2024.10.30 16:01:11)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code eab8eeb9bebcbdfdefbaacb0e8ecebedeeece9ece2)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 980           1730314871590 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730314871591 2024.10.30 16:01:11)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code eab9ebb9b8bdbdfdeee5aeb1beecb9ecebedeeecbc)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int Accum 1 0 12(_arch(_uni((_others(i 0)))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Q)(Accum)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 2 -1)
)
I 000049 55 717           1730314871597 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730314871598 2024.10.30 16:01:11)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f9aaffa8f5aefeefaaf7e8a3acfffdfffcfefbffff)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730314871603 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730314871604 2024.10.30 16:01:11)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f9abfda9f5afaeeefffabfa2abfefcffadfff8fffd)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730314871609 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730314871610 2024.10.30 16:01:11)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f9abfda9f5afaeeeffaabfa6a9fafffefdfffcfefa)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730314871615 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730314871616 2024.10.30 16:01:11)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 095a090f045e591f0d061b56500f080f0d0f0d0f0c)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730314871621 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730314871622 2024.10.30 16:01:11)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 095b0c0f055f5e1e0c054f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730314871627 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730314871628 2024.10.30 16:01:11)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 095b0b0f085e541f0d081d530d0e0a0f010f000f0f)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730314871633 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730314871634 2024.10.30 16:01:11)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 184a1d1f154e4f0f1e1f5e434a1e101e111e1e1f1c)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730314871643 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730314871644 2024.10.30 16:01:11)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 287b2a2c767f293f2e263a722f2e7b2e7b2e2d2f2a)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730314871649 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730314871650 2024.10.30 16:01:11)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 287a2d2c257e7f3f2d7b6e727a2e7e2e7d2f2c2f2a)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730314871656 2024.10.30 16:01:11)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 287a2c2d247f753e79273b737c2f2c2e212e7b2f2b)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730314871663 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730314871664 2024.10.30 16:01:11)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 386a3d3d356e6f2f3d6f7e636c3f3c3e313e6b3f3b)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 4511          1730314871673 Struct
(_unit VHDL(mul4 0 1(struct 0 10))
	(_version vf5)
	(_time 1730314871674 2024.10.30 16:01:11)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 47141244451040544548031c134114444341134042)
	(_ent
		(_time 1730314710973)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 3(_ent(_in))))
		(_port(_int B 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A8 4 0 30(_arch(_uni))))
		(_sig(_int B8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
	)
	(_model . Struct 5 -1)
)
I 000045 55 2082          1730314871683 Test
(_unit VHDL(test_mul4 0 1(test 0 4))
	(_version vf5)
	(_time 1730314871684 2024.10.30 16:01:11)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan)
	(_code 4715424545111050474a011d424042411444434043)
	(_ent
		(_time 1730314871681)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A 0 0 8(_ent (_in))))
				(_port(_int B 0 0 8(_ent (_in))))
				(_port(_int STB -1 0 9(_ent (_in))))
				(_port(_int CLK -1 0 9(_ent (_in))))
				(_port(_int Result 1 0 10(_ent (_out))))
				(_port(_int Done -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Mul4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 8(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 16(_arch(_uni))))
		(_sig(_int B 2 0 16(_arch(_uni))))
		(_sig(_int STB -1 0 17(_arch(_uni))))
		(_sig(_int CLK -1 0 17(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 18(_arch(_uni))))
		(_sig(_int Done -1 0 19(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 22(_array -1((_dto i 3 i 0)))))
		(_cnst(_int A_value 4 0 22(_arch(_string \"0110"\))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~138 0 23(_array -1((_dto i 3 i 0)))))
		(_cnst(_int B_value 5 0 23(_arch(_string \"0001"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~1310 0 26(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 6 0 26(_arch(_string \"00000110"\))))
		(_prcs
			(Clock_Process(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(Stimulus(_arch 1 0 49(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 2 -1)
)
I 000053 55 1456          1730314921159 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730314921160 2024.10.30 16:02:01)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 94c3929b96c3c682919382cec39290929292929290)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730314921165 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730314921166 2024.10.30 16:02:01)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 94c2929b95c2c38391c4d2cec19292929293909291)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730314921172 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730314921173 2024.10.30 16:02:01)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 94c3c59b91c2c48296908ccbcd92c7929593909297)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730314921178 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730314921179 2024.10.30 16:02:01)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code a3f5a5f4a5f5f4b4a6f3e5f9a1a5a2a4a7a5a0a5ab)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 980           1730314921184 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730314921185 2024.10.30 16:02:01)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code a3f4a0f4a3f4f4b4a7ace7f8f7a5f0a5a2a4a7a5f5)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_sig(_int Accum 1 0 12(_arch(_uni((_others(i 0)))))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Q)(Accum)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 2 -1)
)
I 000049 55 717           1730314921190 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730314921191 2024.10.30 16:02:01)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b3e4b7e6b5e4b4a5e0bda2e9e6b5b7b5b6b4b1b5b5)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730314921196 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730314921197 2024.10.30 16:02:01)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b3e5b5e7b5e5e4a4b5b0f5e8e1b4b6b5e7b5b2b5b7)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730314921202 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730314921203 2024.10.30 16:02:01)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b3e5b5e7b5e5e4a4b5e0f5ece3b0b5b4b7b5b6b4b0)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730314921208 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730314921209 2024.10.30 16:02:01)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code c394c096c49493d5c7ccd19c9ac5c2c5c7c5c7c5c6)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730314921214 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730314921215 2024.10.30 16:02:01)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code c395c596c59594d4c6cf859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730314921220 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730314921221 2024.10.30 16:02:01)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c395c296c8949ed5c7c2d799c7c4c0c5cbc5cac5c5)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730314921226 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730314921227 2024.10.30 16:02:01)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code d284d480d58485c5d4d5948980d4dad4dbd4d4d5d6)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730314921239 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730314921240 2024.10.30 16:02:01)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code e2b5e3b1b6b5e3f5e4ecf0b8e5e4b1e4b1e4e7e5e0)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730314921245 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730314921246 2024.10.30 16:02:01)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code e2b4e4b1e5b4b5f5e7b1a4b8b0e4b4e4b7e5e6e5e0)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730314921252 2024.10.30 16:02:01)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f1a7f6a0f4a6ace7a0fee2aaa5f6f5f7f8f7a2f6f2)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730314921259 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730314921260 2024.10.30 16:02:01)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f1a7f7a1f5a7a6e6f4a6b7aaa5f6f5f7f8f7a2f6f2)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000047 55 4511          1730314921269 Struct
(_unit VHDL(mul4 0 1(struct 0 10))
	(_version vf5)
	(_time 1730314921270 2024.10.30 16:02:01)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 0156560605560612030e455a550752020507550604)
	(_ent
		(_time 1730314710973)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 3(_ent(_in))))
		(_port(_int B 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A8 4 0 30(_arch(_uni))))
		(_sig(_int B8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
	)
	(_model . Struct 5 -1)
)
I 000045 55 2082          1730314921282 Test
(_unit VHDL(test_mul4 0 1(test 0 4))
	(_version vf5)
	(_time 1730314921283 2024.10.30 16:02:01)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan)
	(_code 1147161615474606111c574b141614174212151615)
	(_ent
		(_time 1730314871680)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A 0 0 8(_ent (_in))))
				(_port(_int B 0 0 8(_ent (_in))))
				(_port(_int STB -1 0 9(_ent (_in))))
				(_port(_int CLK -1 0 9(_ent (_in))))
				(_port(_int Result 1 0 10(_ent (_out))))
				(_port(_int Done -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Mul4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 8(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 16(_arch(_uni))))
		(_sig(_int B 2 0 16(_arch(_uni))))
		(_sig(_int STB -1 0 17(_arch(_uni))))
		(_sig(_int CLK -1 0 17(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 18(_arch(_uni))))
		(_sig(_int Done -1 0 19(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 22(_array -1((_dto i 3 i 0)))))
		(_cnst(_int A_value 4 0 22(_arch(_string \"0110"\))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~138 0 23(_array -1((_dto i 3 i 0)))))
		(_cnst(_int B_value 5 0 23(_arch(_string \"0001"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~1310 0 26(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 6 0 26(_arch(_string \"00000110"\))))
		(_prcs
			(Clock_Process(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(Stimulus(_arch 1 0 49(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 2 -1)
)
I 000045 55 2082          1730315063074 Test
(_unit VHDL(test_mul4 0 1(test 0 4))
	(_version vf5)
	(_time 1730315063075 2024.10.30 16:04:23)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan)
	(_code e6b2b1b5e5b0b1f1e6eba0bce3e1e3e0b5e5e2e1e2)
	(_ent
		(_time 1730314871680)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A 0 0 8(_ent (_in))))
				(_port(_int B 0 0 8(_ent (_in))))
				(_port(_int STB -1 0 9(_ent (_in))))
				(_port(_int CLK -1 0 9(_ent (_in))))
				(_port(_int Result 1 0 10(_ent (_out))))
				(_port(_int Done -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Mul4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 8(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 16(_arch(_uni))))
		(_sig(_int B 2 0 16(_arch(_uni))))
		(_sig(_int STB -1 0 17(_arch(_uni))))
		(_sig(_int CLK -1 0 17(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 18(_arch(_uni))))
		(_sig(_int Done -1 0 19(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 22(_array -1((_dto i 3 i 0)))))
		(_cnst(_int A_value 4 0 22(_arch(_string \"0110"\))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~138 0 23(_array -1((_dto i 3 i 0)))))
		(_cnst(_int B_value 5 0 23(_arch(_string \"0001"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~1310 0 26(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 6 0 26(_arch(_string \"00000110"\))))
		(_prcs
			(Clock_Process(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(Stimulus(_arch 1 0 49(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 2 -1)
)
I 000053 55 1456          1730315598947 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730315598948 2024.10.30 16:13:18)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 29797c2d267e7b3f2c2e3f737e2f2d2f2f2f2f2f2d)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730315598953 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730315598954 2024.10.30 16:13:18)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 29787c2d257f7e3e2c796f737c2f2f2f2f2e2d2f2c)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730315598960 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730315598961 2024.10.30 16:13:18)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 39693b3c316f692f3b3d2166603f6a3f383e3d3f3a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730315598966 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730315598967 2024.10.30 16:13:18)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 39686c3c356f6e2e3c697f633b3f383e3d3f3a3f31)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730315598972 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730315598973 2024.10.30 16:13:18)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 4818184a431f1f5f4c480c131c4e1b4e494f4c4e1e)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730315598987 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730315598988 2024.10.30 16:13:18)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 58080f5a550f5f4e0b5649020d5e5c5e5d5f5a5e5e)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730315598993 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730315598994 2024.10.30 16:13:18)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 58090d5b550e0f4f5e5b1e030a5f5d5e0c5e595e5c)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730315598999 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730315599000 2024.10.30 16:13:18)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 58090d5b550e0f4f5e0b1e07085b5e5f5c5e5d5f5b)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730315599013 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730315599014 2024.10.30 16:13:19)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 6737376764303771636875383e6166616361636162)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730315599019 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730315599020 2024.10.30 16:13:19)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 6736326765313070626b213d376163616361626065)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730315599025 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730315599026 2024.10.30 16:13:19)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 7726257678202a617376632d737074717f717e7171)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730315599031 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730315599032 2024.10.30 16:13:19)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 77262276752120607170312c25717f717e71717073)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730315599046 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730315599047 2024.10.30 16:13:19)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 87d7d589d6d08690818995dd8081d481d481828085)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730315599052 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730315599053 2024.10.30 16:13:19)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 96c7c39995c0c18193c5d0ccc490c090c391929194)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730315599063 2024.10.30 16:13:19)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 96c7c29894c1cb80c79985cdc29192909f90c59195)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730315599070 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730315599071 2024.10.30 16:13:19)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code a6f7f3f1a5f0f1b1a3f1e0fdf2a1a2a0afa0f5a1a5)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
V 000047 55 4511          1730315599095 Struct
(_unit VHDL(mul4 0 1(struct 0 10))
	(_version vf5)
	(_time 1730315599096 2024.10.30 16:13:19)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code c595c091c592c2d6c7ca819e91c396c6c1c391c2c0)
	(_ent
		(_time 1730314710973)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR1 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR2 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 3(_ent(_in))))
		(_port(_int B 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A8 4 0 30(_arch(_uni))))
		(_sig(_int B8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int vec_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
	)
	(_model . Struct 5 -1)
)
I 000045 55 2082          1730315599104 Test
(_unit VHDL(test_mul4 0 1(test 0 4))
	(_version vf5)
	(_time 1730315599105 2024.10.30 16:13:19)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan)
	(_code c5949090c59392d2c5c8839fc0c2c0c396c6c1c2c1)
	(_ent
		(_time 1730314871680)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A 0 0 8(_ent (_in))))
				(_port(_int B 0 0 8(_ent (_in))))
				(_port(_int STB -1 0 9(_ent (_in))))
				(_port(_int CLK -1 0 9(_ent (_in))))
				(_port(_int Result 1 0 10(_ent (_out))))
				(_port(_int Done -1 0 11(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Mul4)
		(_port
			((A)(A))
			((B)(B))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 8(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 10(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int A 2 0 16(_arch(_uni))))
		(_sig(_int B 2 0 16(_arch(_uni))))
		(_sig(_int STB -1 0 17(_arch(_uni))))
		(_sig(_int CLK -1 0 17(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 18(_arch(_uni))))
		(_sig(_int Done -1 0 19(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~136 0 22(_array -1((_dto i 3 i 0)))))
		(_cnst(_int A_value 4 0 22(_arch(_string \"0110"\))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~138 0 23(_array -1((_dto i 3 i 0)))))
		(_cnst(_int B_value 5 0 23(_arch(_string \"0001"\))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~1310 0 26(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 6 0 26(_arch(_string \"00000110"\))))
		(_prcs
			(Clock_Process(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(Stimulus(_arch 1 0 49(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 2 -1)
)
I 000053 55 1456          1730384016207 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384016208 2024.10.31 11:13:36)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b8e8baecb6efeaaebdbfaee2efbebcbebebebebebc)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384016214 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384016215 2024.10.31 11:13:36)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c899ca9dc59e9fdfcd988e929dcececececfcccecd)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384016242 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384016243 2024.10.31 11:13:36)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d7878285d18187c1d5d3cf888ed184d1d6d0d3d1d4)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384016248 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384016249 2024.10.31 11:13:36)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d786d585d58180c0d287918dd5d1d6d0d3d1d4d1df)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384016259 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384016260 2024.10.31 11:13:36)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code f7a7f0a7f3a0a0e0f3f7b3aca3f1a4f1f6f0f3f1a1)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384016276 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384016277 2024.10.31 11:13:36)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 06560701055101105508175c530002000301040000)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384016282 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384016283 2024.10.31 11:13:36)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 06570500055051110005405d540103005200070002)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384016289 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384016290 2024.10.31 11:13:36)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 065705000550511100554059560500010200030105)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384016316 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384016317 2024.10.31 11:13:36)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 2575232124727533212a377a7c2324232123212320)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384016322 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384016323 2024.10.31 11:13:36)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 35643630356362223039736f653331333133303237)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384016347 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384016348 2024.10.31 11:13:36)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 45144147481218534144511f414246434d434c4343)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384016353 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384016354 2024.10.31 11:13:36)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 54055757550203435253120f06525c525d52525350)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384016377 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384016378 2024.10.31 11:13:36)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 6434606436336573626a763e636237623762616366)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384016383 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384016384 2024.10.31 11:13:36)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 64356764653233736137223e366232623163606366)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384016406 2024.10.31 11:13:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 83d2818c84d4de95d28c90d8d78487858a85d08480)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384016413 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384016414 2024.10.31 11:13:36)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 83d2808d85d5d49486d4c5d8d78487858a85d08480)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1456          1730384058460 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384058461 2024.10.31 11:14:18)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c2cd9497c69590d4c7c5d49895c4c6c4c4c4c4c4c6)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384058466 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384058467 2024.10.31 11:14:18)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code d2dc8480d58485c5d782948887d4d4d4d4d5d6d4d7)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384058473 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384058474 2024.10.31 11:14:18)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d2ddd380d18482c4d0d6ca8d8bd481d4d3d5d6d4d1)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384058479 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384058480 2024.10.31 11:14:18)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d2dc8480d58485c5d7829488d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384058485 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384058486 2024.10.31 11:14:18)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code e1eeb2b2e3b6b6f6e5e1a5bab5e7b2e7e0e6e5e7b7)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384058491 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384058492 2024.10.31 11:14:18)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e1eeb5b3e5b6e6f7b2eff0bbb4e7e5e7e4e6e3e7e7)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384058497 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384058498 2024.10.31 11:14:18)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f1ffa7a1f5a7a6e6f7f2b7aaa3f6f4f7a5f7f0f7f5)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384058503 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384058504 2024.10.31 11:14:18)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f1ffa7a1f5a7a6e6f7a2b7aea1f2f7f6f5f7f4f6f2)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384058509 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384058510 2024.10.31 11:14:18)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f1fea2a1f4a6a1e7f5fee3aea8f7f0f7f5f7f5f7f4)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384058515 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384058516 2024.10.31 11:14:18)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 010f560705575616040d475b510705070507040603)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384058521 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384058522 2024.10.31 11:14:18)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 010f510708565c170500155b050602070907080707)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384058527 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384058528 2024.10.31 11:14:18)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 101e4717154647071617564b421618161916161714)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384058535 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384058536 2024.10.31 11:14:18)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 101f401746471107161e024a171643164316151712)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384058541 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384058542 2024.10.31 11:14:18)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 101e4717154647071543564a421646164517141712)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384058549 2024.10.31 11:14:18)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 202e762524777d36712f337b742724262926732723)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384058556 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384058557 2024.10.31 11:14:18)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 202e7724257677372577667b742724262926732723)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1456          1730384115213 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384115214 2024.10.31 11:15:15)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 80818d8e86d7d296858796dad78684868686868684)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384115219 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384115220 2024.10.31 11:15:15)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 80808d8e85d6d79785d0c6dad58686868687848685)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384115226 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384115227 2024.10.31 11:15:15)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 8081da8e81d6d096828498dfd986d3868187848683)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384115232 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384115233 2024.10.31 11:15:15)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 80808d8e85d6d79785d0c6da828681878486838688)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384115238 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384115239 2024.10.31 11:15:15)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 8f8e8781dad8d8988b8fcbd4db89dc898e888b89d9)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384115244 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384115245 2024.10.31 11:15:15)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 9f9e9091ccc89889cc918ec5ca999b999a989d9999)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384115250 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384115251 2024.10.31 11:15:15)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 9f9f9290ccc9c888999cd9c4cd989a99cb999e999b)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384115256 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384115257 2024.10.31 11:15:15)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 9f9f9290ccc9c88899ccd9c0cf9c99989b999a989c)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384115262 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384115263 2024.10.31 11:15:15)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code afaea7f8fdf8ffb9aba0bdf0f6a9aea9aba9aba9aa)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384115268 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384115269 2024.10.31 11:15:15)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code afafa2f8fcf9f8b8aaa3e9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384115274 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384115275 2024.10.31 11:15:15)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code afafa5f8f1f8f2b9abaebbf5aba8aca9a7a9a6a9a9)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384115280 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384115281 2024.10.31 11:15:15)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code bebeb3eaeee8e9a9b8b9f8e5ecb8b6b8b7b8b8b9ba)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384115289 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384115290 2024.10.31 11:15:15)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code bebfb4eabde9bfa9b8b0ace4b9b8edb8edb8bbb9bc)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384115295 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384115296 2024.10.31 11:15:15)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code cecec39b9e9899d9cb9d88949cc898c89bc9cac9cc)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384115302 2024.10.31 11:15:15)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code cecec29a9f9993d89fc1dd959ac9cac8c7c89dc9cd)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384115309 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384115310 2024.10.31 11:15:15)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code ddddd08f8c8b8acad88a9b8689dad9dbd4db8edade)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000053 55 1456          1730384329386 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384329387 2024.10.31 11:18:49)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 1c484d1b494b4e0a191b0a464b1a181a1a1a1a1a18)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384329392 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384329393 2024.10.31 11:18:49)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 1c494d1b4a4a4b0b194c5a46491a1a1a1a1b181a19)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384329399 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384329400 2024.10.31 11:18:49)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 2b7f2d2f787d7b3d292f3374722d782d2a2c2f2d28)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384329405 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384329406 2024.10.31 11:18:49)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 2b7e7a2f7c7d7c3c2e7b6d71292d2a2c2f2d282d23)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384329411 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384329412 2024.10.31 11:18:49)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 2b7f7f2f7a7c7c3c2f2b6f707f2d782d2a2c2f2d7d)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384329417 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384329418 2024.10.31 11:18:49)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 3b6f683f6c6c3c2d68352a616e3d3f3d3e3c393d3d)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384329423 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384329424 2024.10.31 11:18:49)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 3b6e6a3e6c6d6c2c3d387d60693c3e3d6f3d3a3d3f)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384329429 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384329430 2024.10.31 11:18:49)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 3b6e6a3e6c6d6c2c3d687d646b383d3c3f3d3e3c38)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384329435 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384329436 2024.10.31 11:18:49)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 4a1e1e481f1d1a5c4e455815134c4b4c4e4c4e4c4f)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384329441 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384329442 2024.10.31 11:18:49)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 4a1f1b481e1c1d5d4f460c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384329447 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384329448 2024.10.31 11:18:49)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4a1f1c48131d175c4e4b5e104e4d494c424c434c4c)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384329453 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384329454 2024.10.31 11:18:49)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 5a0f0b590e0c0d4d5c5d1c01085c525c535c5c5d5e)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384329460 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384329461 2024.10.31 11:18:49)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 5a0e0c595d0d5b4d5c5448005d5c095c095c5f5d58)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384329466 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384329467 2024.10.31 11:18:49)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 6a3f3b6a3e3c3d7d6f392c30386c3c6c3f6d6e6d68)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384329473 2024.10.31 11:18:49)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6a3f3a6b3f3d377c3b6579313e6d6e6c636c396d69)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384329480 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384329481 2024.10.31 11:18:49)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 792c2878752f2e6e7c2e3f222d7e7d7f707f2a7e7a)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000045 55 2329          1730384329491 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384329492 2024.10.31 11:18:49)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 792c2878752f2e6e797f3f237c7e7c7f2a7a7d7e7d)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 47(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 38(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 44(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730384345240 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384345241 2024.10.31 11:19:05)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ffafa9afafa8ade9faf8e9a5a8f9fbf9f9f9f9f9fb)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384345246 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384345247 2024.10.31 11:19:05)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ffaea9afaca9a8e8faafb9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384345253 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384345254 2024.10.31 11:19:05)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 0f5f0f0958595f190d0b175056095c090e080b090c)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384345259 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384345260 2024.10.31 11:19:05)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 0f5e58095c5958180a5f49550d090e080b090c0907)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384345265 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384345266 2024.10.31 11:19:05)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 1f4f4d184a4848081b1f5b444b194c191e181b1949)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384345271 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384345272 2024.10.31 11:19:05)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1f4f4a194c4818094c110e454a191b191a181d1919)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384345277 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384345278 2024.10.31 11:19:05)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1f4e48184c494808191c59444d181a194b191e191b)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384345283 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384345284 2024.10.31 11:19:05)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1f4e48184c494808194c59404f1c19181b191a181c)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384345289 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384345290 2024.10.31 11:19:05)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 2e7e7c2a7f797e382a213c7177282f282a282a282b)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384345295 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384345296 2024.10.31 11:19:05)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 2e7f792a7e7879392b2268747e282a282a282b292c)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384345301 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384345302 2024.10.31 11:19:05)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 3e6f6e3b636963283a3f2a643a393d383638373838)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384345307 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384345308 2024.10.31 11:19:05)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 3e6f693b6e686929383978656c383638373838393a)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384345315 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384345316 2024.10.31 11:19:05)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 4d1d1d4f4f1a4c5a4b435f174a4b1e4b1e4b484a4f)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384345321 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384345322 2024.10.31 11:19:05)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 4d1c1a4f1c1b1a5a481e0b171f4b1b4b184a494a4f)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384345327 2024.10.31 11:19:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5d0c0b5f0d0a004b0c524e06095a595b545b0e5a5e)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384345334 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384345335 2024.10.31 11:19:05)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5d0c0a5e0c0b0a4a580a1b06095a595b545b0e5a5e)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4530          1730384345344 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730384345345 2024.10.31 11:19:05)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 6d3d6a6c3c3a6a7e6f622936396b3e6e696b396a68)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2329          1730384345360 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384345361 2024.10.31 11:19:05)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7c2d2b7d2a2a2b6b7c7a3a26797b797a2f7f787b78)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 47(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 38(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 44(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730384391934 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384391935 2024.10.31 11:19:51)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 6e3a686e3d393c786b69783439686a68686868686a)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384391940 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384391941 2024.10.31 11:19:51)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 6e3b686e3e3839796b3e28343b68686868696a686b)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384391948 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384391949 2024.10.31 11:19:51)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 7e2a2f7f2a282e687c7a662127782d787f797a787d)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384391954 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384391955 2024.10.31 11:19:51)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 7e2b787f2e2829697b2e38247c787f797a787d7876)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384391960 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384391961 2024.10.31 11:19:51)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 7e2a7d7f282929697a7e3a252a782d787f797a7828)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384391966 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384391967 2024.10.31 11:19:51)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8eda8a81ded98998dd809fd4db888a888b898c8888)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384391972 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384391973 2024.10.31 11:19:51)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8edb8880ded8d999888dc8d5dc898b88da888f888a)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384391978 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384391979 2024.10.31 11:19:51)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8edb8880ded8d99988ddc8d1de8d88898a888b898d)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384391984 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384391985 2024.10.31 11:19:51)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 9dc99e92cdcacd8b99928fc2c49b9c9b999b999b98)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384391990 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384391991 2024.10.31 11:19:51)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 9dc89b92cccbca8a9891dbc7cd9b999b999b989a9f)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384391996 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384391997 2024.10.31 11:19:51)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code adf8acfaf1faf0bba9acb9f7a9aaaeaba5aba4abab)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384392002 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384392003 2024.10.31 11:19:51)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code adf8abfafcfbfabaabaaebf6ffaba5aba4ababaaa9)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384392012 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384392013 2024.10.31 11:19:52)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code bde9bce9bfeabcaabbb3afe7babbeebbeebbb8babf)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384392018 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384392019 2024.10.31 11:19:52)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code bde8bbe9ecebeaaab8eefbe7efbbebbbe8bab9babf)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384392024 2024.10.31 11:19:52)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code cc99cb989b9b91da9dc3df9798cbc8cac5ca9fcbcf)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384392032 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384392033 2024.10.31 11:19:52)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code cc99ca999a9a9bdbc99b8a9798cbc8cac5ca9fcbcf)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4530          1730384392042 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730384392043 2024.10.31 11:19:52)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code dc888a8f8a8bdbcfded3988788da8fdfd8da88dbd9)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000053 55 1456          1730384413916 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384413917 2024.10.31 11:20:13)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 4f49434d1f181d594a48591518494b49494949494b)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384413922 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384413923 2024.10.31 11:20:13)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 4f48434d1c1918584a1f09151a49494949484b494a)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384413930 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384413931 2024.10.31 11:20:13)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 4f49144d18191f594d4b571016491c494e484b494c)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384413936 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384413937 2024.10.31 11:20:13)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 5e59525d0e0809495b0e18045c585f595a585d5856)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384413942 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384413943 2024.10.31 11:20:13)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 5e58575d080909495a5e1a050a580d585f595a5808)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384413948 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384413949 2024.10.31 11:20:13)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 6e68606f3e3969783d607f343b686a686b696c6868)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384413954 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384413955 2024.10.31 11:20:13)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 6e69626e3e383979686d28353c696b683a686f686a)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384413960 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384413961 2024.10.31 11:20:13)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 6e69626e3e383979683d28313e6d68696a686b696d)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384413966 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384413967 2024.10.31 11:20:13)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 7e78777f2f292e687a716c2127787f787a787a787b)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384413972 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384413973 2024.10.31 11:20:13)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 7e79727f2e2829697b7238242e787a787a787b797c)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384413978 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384413979 2024.10.31 11:20:13)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 7e79757f232923687a7f6a247a797d787678777878)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384413984 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384413985 2024.10.31 11:20:13)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 8d8a8183dcdbda9a8b8acbd6df8b858b848b8b8a89)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384413992 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384413993 2024.10.31 11:20:13)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 8d8b86838fda8c9a8b839fd78a8bde8bde8b888a8f)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384413998 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384413999 2024.10.31 11:20:13)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 9d9a9192cccbca8a98cedbc7cf9bcb9bc89a999a9f)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384414004 2024.10.31 11:20:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 9d9a9093cdcac08bcc928ec6c99a999b949bce9a9e)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384414012 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384414013 2024.10.31 11:20:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code adaaa1fafcfbfabaa8faebf6f9aaa9aba4abfeaaae)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4530          1730384414021 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730384414022 2024.10.31 11:20:14)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code adabf1fbfcfaaabeafa2e9f6f9abfeaea9abf9aaa8)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000053 55 1456          1730384438317 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384438318 2024.10.31 11:20:38)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 9595969a96c2c783909283cfc29391939393939391)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384438323 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384438324 2024.10.31 11:20:38)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 9594969a95c3c28290c5d3cfc09393939392919390)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384438331 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384438332 2024.10.31 11:20:38)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code a5a5f1f2a1f3f5b3a7a1bdfafca3f6a3a4a2a1a3a6)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384438337 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384438338 2024.10.31 11:20:38)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code a5a4a6f2a5f3f2b2a0f5e3ffa7a3a4a2a1a3a6a3ad)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384438343 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384438344 2024.10.31 11:20:38)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code b5b5b3e1b3e2e2a2b1b5f1eee1b3e6b3b4b2b1b3e3)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384438349 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384438350 2024.10.31 11:20:38)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b5b5b4e0b5e2b2a3e6bba4efe0b3b1b3b0b2b7b3b3)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384438355 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384438356 2024.10.31 11:20:38)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b5b4b6e1b5e3e2a2b3b6f3eee7b2b0b3e1b3b4b3b1)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384438361 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384438362 2024.10.31 11:20:38)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b5b4b6e1b5e3e2a2b3e6f3eae5b6b3b2b1b3b0b2b6)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384438368 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384438369 2024.10.31 11:20:38)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code c4c4c291c49394d2c0cbd69b9dc2c5c2c0c2c0c2c1)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384438374 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384438375 2024.10.31 11:20:38)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code d4d5d786d58283c3d1d8928e84d2d0d2d0d2d1d3d6)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384438380 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384438381 2024.10.31 11:20:38)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code d4d5d086d88389c2d0d5c08ed0d3d7d2dcd2ddd2d2)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384438386 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384438387 2024.10.31 11:20:38)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code e4e5e7b7e5b2b3f3e2e3a2bfb6e2ece2ede2e2e3e0)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384438395 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384438396 2024.10.31 11:20:38)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code e4e4e0b7b6b3e5f3e2eaf6bee3e2b7e2b7e2e1e3e6)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384438401 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384438402 2024.10.31 11:20:38)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code e4e5e7b7e5b2b3f3e1b7a2beb6e2b2e2b1e3e0e3e6)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384438408 2024.10.31 11:20:38)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code f3f2f1a2f4a4aee5a2fce0a8a7f4f7f5faf5a0f4f0)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384438416 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384438417 2024.10.31 11:20:38)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 03020f050555541406544558570407050a05500400)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4530          1730384438425 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730384438426 2024.10.31 11:20:38)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 03035f0405540410010c4758570550000705570406)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2328          1730384438434 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384438435 2024.10.31 11:20:38)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 12131e151544450512175448171517144111161516)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 44(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 45(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(CLK1(_arch 0 0 38(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730384447814 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384447815 2024.10.31 11:20:47)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b1bfe6e5b6e6e3a7b4b6a7ebe6b7b5b7b7b7b7b7b5)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384447820 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384447821 2024.10.31 11:20:47)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b1bee6e5b5e7e6a6b4e1f7ebe4b7b7b7b7b6b5b7b4)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384447827 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384447828 2024.10.31 11:20:47)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code c1cfc194c19791d7c3c5d99e98c792c7c0c6c5c7c2)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384447833 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384447834 2024.10.31 11:20:47)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code c1ce9694c59796d6c491879bc3c7c0c6c5c7c2c7c9)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384447839 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384447840 2024.10.31 11:20:47)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code c1cf9394c39696d6c5c1859a95c792c7c0c6c5c797)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384447845 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384447846 2024.10.31 11:20:47)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code d1df8482d586d6c782dfc08b84d7d5d7d4d6d3d7d7)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384447851 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384447852 2024.10.31 11:20:47)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code d1de8683d58786c6d7d2978a83d6d4d785d7d0d7d5)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384447857 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384447858 2024.10.31 11:20:47)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code d1de8683d58786c6d782978e81d2d7d6d5d7d4d6d2)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384447863 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384447864 2024.10.31 11:20:47)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code e0eeb2b3e4b7b0f6e4eff2bfb9e6e1e6e4e6e4e6e5)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384447869 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384447870 2024.10.31 11:20:47)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code e0efb7b3e5b6b7f7e5eca6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384447875 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384447876 2024.10.31 11:20:47)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code f0ffa0a0f8a7ade6f4f1e4aaf4f7f3f6f8f6f9f6f6)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384447881 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384447882 2024.10.31 11:20:47)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code f0ffa7a0f5a6a7e7f6f7b6aba2f6f8f6f9f6f6f7f4)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384447889 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384447890 2024.10.31 11:20:47)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 000e570656570117060e125a070653065306050702)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384447895 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384447896 2024.10.31 11:20:47)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 000f5006055657170553465a520656065507040702)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384447905 2024.10.31 11:20:47)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 0f005e085d5852195e001c545b080b0906095c080c)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384447912 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384447913 2024.10.31 11:20:47)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0f005f095c5958180a5849545b080b0906095c080c)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4530          1730384447926 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730384447927 2024.10.31 11:20:47)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 1f111f194c48180c1d105b444b194c1c1b194b181a)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2330          1730384447935 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384447936 2024.10.31 11:20:47)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2e217e2a7e7879392e2b68742b292b287d2d2a292a)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 44(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 45(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(CLK_20(_arch 0 0 38(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730384533465 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730384533466 2024.10.31 11:22:13)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 4a181c481d1d185c4f4d5c101d4c4e4c4c4c4c4c4e)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730384533471 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384533472 2024.10.31 11:22:13)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 4a191c481e1c1d5d4f1a0c101f4c4c4c4c4d4e4c4f)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730384533482 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730384533483 2024.10.31 11:22:13)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 590b585a510f094f5b5d4106005f0a5f585e5d5f5a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730384533488 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730384533489 2024.10.31 11:22:13)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 590a0f5a550f0e4e5c091f035b5f585e5d5f5a5f51)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730384533494 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730384533495 2024.10.31 11:22:13)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 590b0a5a530e0e4e5d591d020d5f0a5f585e5d5f0f)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730384533500 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730384533501 2024.10.31 11:22:13)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 693b3d68653e6e7f3a6778333c6f6d6f6c6e6b6f6f)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730384533506 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730384533507 2024.10.31 11:22:13)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 693a3f69653f3e7e6f6a2f323b6e6c6f3d6f686f6d)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730384533512 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730384533513 2024.10.31 11:22:13)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 693a3f69653f3e7e6f3a2f36396a6f6e6d6f6c6e6a)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730384533518 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730384533519 2024.10.31 11:22:13)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 792b2a78742e296f7d766b26207f787f7d7f7d7f7c)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730384533524 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730384533525 2024.10.31 11:22:13)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 792a2f78752f2e6e7c753f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730384533530 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730384533531 2024.10.31 11:22:13)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 88dbd98688dfd59e8c899cd28c8f8b8e808e818e8e)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730384533536 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730384533537 2024.10.31 11:22:13)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 88dbde8685dedf9f8e8fced3da8e808e818e8e8f8c)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730384533543 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730384533544 2024.10.31 11:22:13)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 98cac997c6cf998f9e968ac29f9ecb9ecb9e9d9f9a)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730384533549 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730384533550 2024.10.31 11:22:13)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 98cbce9795cecf8f9dcbdec2ca9ece9ecd9f9c9f9a)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730384533555 2024.10.31 11:22:13)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code a7f4f0f1a4f0fab1f6a8b4fcf3a0a3a1aea1f4a0a4)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730384533563 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730384533564 2024.10.31 11:22:13)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code a7f4f1f0a5f1f0b0a2f0e1fcf3a0a3a1aea1f4a0a4)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4530          1730384533586 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730384533587 2024.10.31 11:22:13)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code c795c193c590c0d4c5c8839c93c194c4c3c193c0c2)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 60(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 74(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 83(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 92(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__71(_arch 2 0 71(_assignment(_trgt(15))(_sens(6)))))
			(line__104(_arch 3 0 104(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2329          1730384533596 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384533597 2024.10.31 11:22:13)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c7949192c59190d0c7c1819dc2c0c2c194c4c3c0c3)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 47(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 38(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 44(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000045 55 2329          1730384680957 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384680958 2024.10.31 11:24:40)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 66603066653031716662203c636163603565626162)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 47(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 38(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 44(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000045 55 2353          1730384944713 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730384944714 2024.10.31 11:29:04)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code bcb9b9e8eaeaebabbcb8fae6b9bbb9baefbfb8bbb8)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 47(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 38(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 44(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 2))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730385449919 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730385449920 2024.10.31 11:37:29)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 2f7d2c2b7f787d392a28397578292b29292929292b)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730385449925 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730385449926 2024.10.31 11:37:29)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 2f7c2c2b7c7978382a7f69757a29292929282b292a)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730385449936 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730385449937 2024.10.31 11:37:29)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 3e6c6a3b6a686e283c3a266167386d383f393a383d)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730385449942 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730385449943 2024.10.31 11:37:29)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 3e6d3d3b6e6869293b6e78643c383f393a383d3836)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730385449948 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730385449949 2024.10.31 11:37:29)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 3e6c383b686969293a3e7a656a386d383f393a3868)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730385449954 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730385449955 2024.10.31 11:37:29)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 4e1c4f4d1e1949581d405f141b484a484b494c4848)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730385449960 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730385449961 2024.10.31 11:37:29)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 4e1d4d4c1e181959484d08151c494b481a484f484a)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730385449966 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730385449967 2024.10.31 11:37:29)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 4e1d4d4c1e181959481d08111e4d48494a484b494d)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730385449972 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730385449973 2024.10.31 11:37:29)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 5e0c585d0f090e485a514c0107585f585a585a585b)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730385449978 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730385449979 2024.10.31 11:37:29)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 5e0d5d5d0e0809495b5218040e585a585a585b595c)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730385449990 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730385449991 2024.10.31 11:37:29)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 6d3e696d313a307b696c7937696a6e6b656b646b6b)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730385449996 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730385449997 2024.10.31 11:37:29)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 7d2e7e7c2c2b2a6a7b7a3b262f7b757b747b7b7a79)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730385450008 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730385450009 2024.10.31 11:37:30)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 7d2f797c7f2a7c6a7b736f277a7b2e7b2e7b787a7f)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730385450014 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730385450015 2024.10.31 11:37:30)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 8dde8e83dcdbda9a88decbd7df8bdb8bd88a898a8f)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730385450020 2024.10.31 11:37:30)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 8dde8f82dddad09bdc829ed6d98a898b848bde8a8e)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730385450027 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730385450028 2024.10.31 11:37:30)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9ccf9f93cacacb8b99cbdac7c89b989a959acf9b9f)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730385450039 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730385450040 2024.10.31 11:37:30)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code acfefffafafbabbfacaee8f7f8aaffafa8aaf8aba9)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2353          1730385450052 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730385450053 2024.10.31 11:37:30)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code acffaffbfafafbbbabf8eaf6a9aba9aaffafa8aba8)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 40(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 41(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 31(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 2))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730385921491 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730385921492 2024.10.31 11:45:21)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 393f343c366e6b2f3c3e2f636e3f3d3f3f3f3f3f3d)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730385921497 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730385921498 2024.10.31 11:45:21)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 494e444b451f1e5e4c190f131c4f4f4f4f4e4d4f4c)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730385921505 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730385921506 2024.10.31 11:45:21)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 494f134b411f195f4b4d5116104f1a4f484e4d4f4a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730385921511 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730385921512 2024.10.31 11:45:21)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 494e444b451f1e5e4c190f134b4f484e4d4f4a4f41)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730385921517 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730385921518 2024.10.31 11:45:21)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 595f515a530e0e4e5d591d020d5f0a5f585e5d5f0f)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730385921523 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730385921524 2024.10.31 11:45:21)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 595f565b550e5e4f0a5748030c5f5d5f5c5e5b5f5f)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730385921529 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730385921530 2024.10.31 11:45:21)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 686f6568653e3f7f6e6b2e333a6f6d6e3c6e696e6c)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730385921535 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730385921536 2024.10.31 11:45:21)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 686f6568653e3f7f6e3b2e37386b6e6f6c6e6d6f6b)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730385921541 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730385921542 2024.10.31 11:45:21)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 686e6068643f387e6c677a37316e696e6c6e6c6e6d)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730385921547 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730385921548 2024.10.31 11:45:21)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 787f7579752e2f6f7d743e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730385921553 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730385921554 2024.10.31 11:45:21)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 787f7279782f256e7c796c227c7f7b7e707e717e7e)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730385921559 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730385921560 2024.10.31 11:45:21)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 87808a8985d1d0908180c1dcd5818f818e81818083)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730385921567 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730385921568 2024.10.31 11:45:21)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 87818d89d6d08690818995dd8081d481d481828085)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730385921573 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730385921574 2024.10.31 11:45:21)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 87808a8985d1d09082d4c1ddd581d181d280838085)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730385921580 2024.10.31 11:45:21)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 97909b9994c0ca81c69884ccc39093919e91c49094)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730385921587 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730385921588 2024.10.31 11:45:21)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 97909a9895c1c08092c0d1ccc39093919e91c49094)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730385921596 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730385921597 2024.10.31 11:45:21)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code a7a1faf1a5f0a0b4a7a5e3fcf3a1f4a4a3a1f3a0a2)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2353          1730385921605 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730385921606 2024.10.31 11:45:21)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code b6b1bbe2b5e0e1a1b1e2f0ecb3b1b3b0e5b5b2b1b2)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 40(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 41(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 31(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 2))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730386354848 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730386354849 2024.10.31 11:52:34)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 095e0b0f065e5b1f0c0e1f535e0f0d0f0f0f0f0f0d)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730386354854 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386354855 2024.10.31 11:52:34)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 095f0b0f055f5e1e0c594f535c0f0f0f0f0e0d0f0c)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730386354864 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730386354865 2024.10.31 11:52:34)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 184f4d1f114e480e1a1c0047411e4b1e191f1c1e1b)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730386354870 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386354871 2024.10.31 11:52:34)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 184e1a1f154e4f0f1d485e421a1e191f1c1e1b1e10)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730386354876 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730386354877 2024.10.31 11:52:34)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 287f2f2c237f7f3f2c286c737c2e7b2e292f2c2e7e)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730386354883 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730386354884 2024.10.31 11:52:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 287f282d257f2f3e7b2639727d2e2c2e2d2f2a2e2e)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730386354889 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730386354890 2024.10.31 11:52:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 386e3a3d356e6f2f3e3b7e636a3f3d3e6c3e393e3c)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730386354895 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730386354896 2024.10.31 11:52:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 386e3a3d356e6f2f3e6b7e67683b3e3f3c3e3d3f3b)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730386354901 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730386354902 2024.10.31 11:52:34)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 386f3f3d346f682e3c372a67613e393e3c3e3c3e3d)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730386354907 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730386354908 2024.10.31 11:52:34)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 4711454545111050424b011d174143414341424045)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730386354913 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730386354914 2024.10.31 11:52:34)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4711424548101a514346531d434044414f414e4141)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730386354919 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730386354920 2024.10.31 11:52:34)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 57015554550100405150110c05515f515e51515053)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730386354925 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730386354926 2024.10.31 11:52:34)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 57005254060056405159450d505104510451525055)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730386354931 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730386354932 2024.10.31 11:52:34)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 57015554550100405204110d055101510250535055)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730386354939 2024.10.31 11:52:34)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6630656764313b703769753d326162606f60356165)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730386354946 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730386354947 2024.10.31 11:52:34)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 66306466653031716331203d326162606f60356165)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730386354956 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730386354957 2024.10.31 11:52:34)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 76212476752171657674322d227025757270227173)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2302          1730386354964 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730386354965 2024.10.31 11:52:34)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 86d0848885d0d1918185c0dc83818380d585828182)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 31(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~136 0 24(_array -1((_dto i 7 i 0)))))
		(_cnst(_int Expected_Result 4 0 24(_arch gms(_code 2))))
		(_type(_int ~BIT_VECTOR~137 0 38(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 39(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(line__28(_arch 0 0 28(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 35(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730386368131 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730386368132 2024.10.31 11:52:48)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code eab8e7b9bdbdb8fcefedfcb0bdeceeecececececee)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730386368138 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386368139 2024.10.31 11:52:48)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code faa9f7aaaeacadedffaabca0affcfcfcfcfdfefcff)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730386368149 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730386368150 2024.10.31 11:52:48)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code faa8a0aaaaacaaecf8fee2a5a3fca9fcfbfdfefcf9)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730386368155 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386368156 2024.10.31 11:52:48)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 095a5c0f055f5e1e0c594f530b0f080e0d0f0a0f01)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730386368161 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730386368162 2024.10.31 11:52:48)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 095b590f035e5e1e0d094d525d0f5a0f080e0d0f5f)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730386368167 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730386368168 2024.10.31 11:52:48)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 194b4e1f154e1e0f4a1708434c1f1d1f1c1e1b1f1f)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730386368173 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730386368174 2024.10.31 11:52:48)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 194a4c1e154f4e0e1f1a5f424b1e1c1f4d1f181f1d)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730386368179 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730386368180 2024.10.31 11:52:48)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 194a4c1e154f4e0e1f4a5f46491a1f1e1d1f1c1e1a)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730386368185 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730386368186 2024.10.31 11:52:48)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 287a782c247f783e2c273a77712e292e2c2e2c2e2d)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730386368191 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730386368192 2024.10.31 11:52:48)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 287b7d2c257e7f3f2d246e72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730386368197 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730386368198 2024.10.31 11:52:48)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 287b7a2c287f753e2c293c722c2f2b2e202e212e2e)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730386368203 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730386368204 2024.10.31 11:52:48)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 386b6d3d356e6f2f3e3f7e636a3e303e313e3e3f3c)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730386368209 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730386368210 2024.10.31 11:52:48)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 386a6a3d666f392f3e362a623f3e6b3e6b3e3d3f3a)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730386368215 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730386368216 2024.10.31 11:52:48)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 386b6d3d356e6f2f3d6b7e626a3e6e3e6d3f3c3f3a)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730386368221 2024.10.31 11:52:48)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 481b1c4b441f155e19475b131c4f4c4e414e1b4f4b)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730386368227 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730386368228 2024.10.31 11:52:48)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 481b1d4a451e1f5f4d1f0e131c4f4c4e414e1b4f4b)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730386368237 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730386368238 2024.10.31 11:52:48)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 57055255550050445755130c035104545351035052)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730386368245 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730386368246 2024.10.31 11:52:48)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 67343267653130706061213d626062613464636063)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730386523146 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730386523147 2024.10.31 11:55:23)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 727771737625206477756428257476747474747476)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730386523152 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386523153 2024.10.31 11:55:23)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 727671737524256577223428277474747475767477)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730386523162 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730386523163 2024.10.31 11:55:23)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 8184d58f81d7d197838599ded887d2878086858782)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730386523168 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386523169 2024.10.31 11:55:23)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 8185828f85d7d69684d1c7db838780868587828789)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730386523174 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730386523175 2024.10.31 11:55:23)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 9194979e93c6c6869591d5cac597c29790969597c7)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730386523185 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730386523186 2024.10.31 11:55:23)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a0a5a1f6a5f7a7b6f3aeb1faf5a6a4a6a5a7a2a6a6)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730386523191 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730386523192 2024.10.31 11:55:23)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a0a4a3f7a5f6f7b7a6a3e6fbf2a7a5a6f4a6a1a6a4)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730386523197 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730386523198 2024.10.31 11:55:23)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a0a4a3f7a5f6f7b7a6f3e6fff0a3a6a7a4a6a5a7a3)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730386523203 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730386523204 2024.10.31 11:55:23)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b0b5b6e4b4e7e0a6b4bfa2efe9b6b1b6b4b6b4b6b5)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730386523209 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730386523210 2024.10.31 11:55:23)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b0b4b3e4b5e6e7a7b5bcf6eae0b6b4b6b4b6b5b7b2)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730386523216 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730386523217 2024.10.31 11:55:23)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c0c4c495c8979dd6c4c1d49ac4c7c3c6c8c6c9c6c6)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730386523222 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730386523223 2024.10.31 11:55:23)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c0c4c395c59697d7c6c7869b92c6c8c6c9c6c6c7c4)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730386523238 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730386523239 2024.10.31 11:55:23)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code cfcacb9acf98ced8c9c1dd95c8c99cc99cc9cac8cd)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730386523244 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730386523245 2024.10.31 11:55:23)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code cfcbcc9a9c9998d8ca9c89959dc999c99ac8cbc8cd)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730386523254 2024.10.31 11:55:23)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code dfdbdd8c8d8882c98ed0cc848bd8dbd9d6d98cd8dc)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730386523261 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730386523262 2024.10.31 11:55:23)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code efebecbcbcb9b8f8eab8a9b4bbe8ebe9e6e9bce8ec)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730386523275 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730386523276 2024.10.31 11:55:23)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code fefbadafaea9f9edfefcbaa5aaf8adfdfaf8aaf9fb)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2034          1730386523284 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730386523285 2024.10.31 11:55:23)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code fefafdaeaea8a9e9f9f8b8a4fbf9fbf8adfdfaf9fa)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~13 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 3 -1)
)
I 000053 55 1456          1730386577405 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730386577406 2024.10.31 11:56:17)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 6b6d3d6b3f3c397d6e6c7d313c6d6f6d6d6d6d6d6f)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730386577411 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386577412 2024.10.31 11:56:17)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 6b6c3d6b3c3d3c7c6e3b2d313e6d6d6d6d6c6f6d6e)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730386577422 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730386577423 2024.10.31 11:56:17)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 7b7d7a7a282d2b6d797f6324227d287d7a7c7f7d78)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730386577428 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730386577429 2024.10.31 11:56:17)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 7b7c2d7a2c2d2c6c7e2b3d21797d7a7c7f7d787d73)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 764           1730386577434 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730386577435 2024.10.31 11:56:17)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 8a8cd984d8dddd9d8e8aced1de8cd98c8b8d8e8cdc)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730386577441 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730386577442 2024.10.31 11:56:17)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8a8cde85dedd8d9cd9849bd0df8c8e8c8f8d888c8c)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730386577447 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730386577448 2024.10.31 11:56:17)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8a8ddc84dedcdd9d8c89ccd1d88d8f8cde8c8b8c8e)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730386577453 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730386577454 2024.10.31 11:56:17)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8a8ddc84dedcdd9d8cd9ccd5da898c8d8e8c8f8d89)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730386577459 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730386577460 2024.10.31 11:56:17)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 9a9cc995cfcdca8c9e9588c5c39c9b9c9e9c9e9c9f)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730386577465 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730386577466 2024.10.31 11:56:17)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code aaadfcfdfefcfdbdafa6ecf0faacaeacaeacafada8)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730386577473 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730386577474 2024.10.31 11:56:17)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code aaadfbfdf3fdf7bcaeabbef0aeada9aca2aca3acac)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730386577480 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730386577481 2024.10.31 11:56:17)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code b9beefedb5efeeaebfbeffe2ebbfb1bfb0bfbfbebd)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730386577491 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730386577492 2024.10.31 11:56:17)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code b9bfe8ede6eeb8aebfb7abe3bebfeabfeabfbcbebb)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730386577497 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730386577498 2024.10.31 11:56:17)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code b9beefedb5efeeaebceaffe3ebbfefbfecbebdbebb)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730386577504 2024.10.31 11:56:17)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code c9ce9e9dc49e94df98c6da929dcecdcfc0cf9aceca)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730386577511 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730386577512 2024.10.31 11:56:17)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code d9de8f8bd58f8ecedc8e9f828ddedddfd0df8adeda)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730386577535 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730386577536 2024.10.31 11:56:17)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code e8eeeebae5bfeffbe8eaacb3bceebbebeceebcefed)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2034          1730386577549 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730386577550 2024.10.31 11:56:17)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code f8ffaea8f5aeafeffffebea2fdfffdfeabfbfcfffc)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~13 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{4,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 3 -1)
)
I 000045 55 2034          1730386661594 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730386661595 2024.10.31 11:57:41)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 47454745451110504041011d424042411444434043)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~13 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{4,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 3 -1)
)
I 000047 55 759           1730386688487 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730386688488 2024.10.31 11:58:08)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 51050452530606465551150a055702575056555707)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000053 55 1456          1730389708739 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730389708740 2024.10.31 12:48:28)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 2b792c2f7f7c793d2e2c3d717c2d2f2d2d2d2d2d2f)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730389708745 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389708746 2024.10.31 12:48:28)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 3b683c3e6c6d6c2c3e6b7d616e3d3d3d3d3c3f3d3e)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730389708760 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730389708761 2024.10.31 12:48:28)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 4b191b49181d1b5d494f5314124d184d4a4c4f4d48)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730389708766 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389708767 2024.10.31 12:48:28)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 4b184c491c1d1c5c4e1b0d11494d4a4c4f4d484d43)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730389708772 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730389708773 2024.10.31 12:48:28)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 4b1949491a1c1c5c4f4b0f101f4d184d4a4c4f4d1d)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730389708779 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730389708780 2024.10.31 12:48:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 5a085f580e0d5d4c09544b000f5c5e5c5f5d585c5c)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730389708785 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730389708786 2024.10.31 12:48:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 5a095d590e0c0d4d5c591c01085d5f5c0e5c5b5c5e)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730389708791 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730389708792 2024.10.31 12:48:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 5a095d590e0c0d4d5c091c050a595c5d5e5c5f5d59)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730389708798 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730389708799 2024.10.31 12:48:28)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 6a38686a3f3d3a7c6e657835336c6b6c6e6c6e6c6f)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730389708804 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730389708805 2024.10.31 12:48:28)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 6a396d6a3e3c3d7d6f662c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730389708810 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730389708811 2024.10.31 12:48:28)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 792a7978782e246f7d786d237d7e7a7f717f707f7f)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730389708817 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730389708818 2024.10.31 12:48:28)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 792a7e78752f2e6e7f7e3f222b7f717f707f7f7e7d)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730389708827 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730389708828 2024.10.31 12:48:28)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 89db8987d6de889e8f879bd38e8fda8fda8f8c8e8b)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730389708833 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730389708834 2024.10.31 12:48:28)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 89da8e8785dfde9e8cdacfd3db8fdf8fdc8e8d8e8b)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730389708851 2024.10.31 12:48:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 99ca9f9794cec48fc8968ac2cd9e9d9f909fca9e9a)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730389708858 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730389708859 2024.10.31 12:48:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code a8fbafffa5feffbfadffeef3fcafacaea1aefbafab)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730389708881 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730389708882 2024.10.31 12:48:28)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code b8eaefedb5efbfabb8bafce3ecbeebbbbcbeecbfbd)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2034          1730389708894 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730389708895 2024.10.31 12:48:28)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code c89bcf9dc59e9fdfcfce8e92cdcfcdce9bcbcccfcc)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~13 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 3 -1)
)
I 000053 55 1456          1730389780570 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730389780571 2024.10.31 12:49:40)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code bfece9ebefe8eda9bab8a9e5e8b9bbb9b9b9b9b9bb)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730389780576 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389780577 2024.10.31 12:49:40)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code cf9d999a9c9998d8ca9f89959ac9c9c9c9c8cbc9ca)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730389780587 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730389780588 2024.10.31 12:49:40)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code cf9cce9a98999fd9cdcbd79096c99cc9cec8cbc9cc)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730389780593 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389780594 2024.10.31 12:49:40)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code df8d898d8c8988c8da8f9985ddd9ded8dbd9dcd9d7)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730389780599 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730389780600 2024.10.31 12:49:40)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code df8c8c8d8a8888c8dbdf9b848bd98cd9ded8dbd989)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730389780608 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730389780609 2024.10.31 12:49:40)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code eebdbabcbeb9e9f8bde0ffb4bbe8eae8ebe9ece8e8)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730389780614 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730389780615 2024.10.31 12:49:40)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code eebcb8bdbeb8b9f9e8eda8b5bce9ebe8bae8efe8ea)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730389780620 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730389780621 2024.10.31 12:49:40)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code eebcb8bdbeb8b9f9e8bda8b1beede8e9eae8ebe9ed)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730389780626 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730389780627 2024.10.31 12:49:40)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code feadadaeafa9aee8faf1eca1a7f8fff8faf8faf8fb)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730389780632 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730389780633 2024.10.31 12:49:40)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code feaca8aeaea8a9e9fbf2b8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730389780638 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730389780639 2024.10.31 12:49:40)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 0e5c5e08535953180a0f1a540a090d080608070808)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730389780644 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730389780645 2024.10.31 12:49:40)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 0e5c59085e585919080948555c080608070808090a)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730389780652 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730389780653 2024.10.31 12:49:40)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 1d4e4d1a1f4a1c0a1b130f471a1b4e1b4e1b181a1f)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730389780658 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730389780659 2024.10.31 12:49:40)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 1d4f4a1a4c4b4a0a184e5b474f1b4b1b481a191a1f)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730389780664 2024.10.31 12:49:40)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1d4f4b1b4d4a400b4c120e46491a191b141b4e1a1e)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730389780671 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730389780672 2024.10.31 12:49:40)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2d7f7a297c7b7a3a287a6b76792a292b242b7e2a2e)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730389780680 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730389780681 2024.10.31 12:49:40)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 3c6f3b386a6b3b2f3c3e7867683a6f3f383a683b39)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000053 55 1456          1730389796807 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730389796808 2024.10.31 12:49:56)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 393d6f3c366e6b2f3c3e2f636e3f3d3f3f3f3f3f3d)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730389796813 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389796814 2024.10.31 12:49:56)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 393c6f3c356f6e2e3c697f636c3f3f3f3f3e3d3f3c)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730389796820 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730389796821 2024.10.31 12:49:56)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 393d383c316f692f3b3d2166603f6a3f383e3d3f3a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730389796826 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389796827 2024.10.31 12:49:56)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 393c6f3c356f6e2e3c697f633b3f383e3d3f3a3f31)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730389796832 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730389796833 2024.10.31 12:49:56)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 494d1a4b431e1e5e4d490d121d4f1a4f484e4d4f1f)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730389796838 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730389796839 2024.10.31 12:49:56)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 595d0d5b550e5e4f0a5748030c5f5d5f5c5e5b5f5f)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730389796844 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730389796845 2024.10.31 12:49:56)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 595c0f5a550f0e4e5f5a1f020b5e5c5f0d5f585f5d)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730389796850 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730389796851 2024.10.31 12:49:56)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 595c0f5a550f0e4e5f0a1f06095a5f5e5d5f5c5e5a)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730389796856 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730389796857 2024.10.31 12:49:56)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 686c3b68643f387e6c677a37316e696e6c6e6c6e6d)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730389796862 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730389796863 2024.10.31 12:49:56)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 686d3e68653e3f7f6d642e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730389796868 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730389796869 2024.10.31 12:49:56)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 686d3968683f357e6c697c326c6f6b6e606e616e6e)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730389796874 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730389796875 2024.10.31 12:49:56)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 787d2e79752e2f6f7e7f3e232a7e707e717e7e7f7c)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730389796881 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730389796882 2024.10.31 12:49:56)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 787c2979262f796f7e766a227f7e2b7e2b7e7d7f7a)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730389796887 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730389796888 2024.10.31 12:49:56)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 787d2e79752e2f6f7d2b3e222a7e2e7e2d7f7c7f7a)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730389796893 2024.10.31 12:49:56)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 888ddf8784dfd59ed9879bd3dc8f8c8e818edb8f8b)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730389796901 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730389796902 2024.10.31 12:49:56)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9792c19895c1c08092c0d1ccc39093919e91c49094)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730389796911 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730389796912 2024.10.31 12:49:56)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 9793919995c090849795d3ccc391c4949391c39092)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000053 55 1456          1730389803244 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730389803245 2024.10.31 12:50:03)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 5f5d5f5c0f080d495a58490508595b59595959595b)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730389803250 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389803251 2024.10.31 12:50:03)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 5f5c5f5c0c0908485a0f19050a59595959585b595a)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730389803257 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730389803258 2024.10.31 12:50:03)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 5f5d085c08090f495d5b470006590c595e585b595c)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730389803263 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389803264 2024.10.31 12:50:03)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 5f5c5f5c0c0908485a0f19055d595e585b595c5957)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730389803269 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730389803270 2024.10.31 12:50:03)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 6f6d6a6f3a3838786b6f2b343b693c696e686b6939)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730389803275 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730389803276 2024.10.31 12:50:03)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 6f6d6d6e3c3868793c617e353a696b696a686d6969)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730389803281 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730389803282 2024.10.31 12:50:03)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 7e7d7e7f2e282969787d38252c797b782a787f787a)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730389803287 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730389803288 2024.10.31 12:50:03)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 7e7d7e7f2e282969782d38212e7d78797a787b797d)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730389803293 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730389803294 2024.10.31 12:50:03)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 7e7c7b7f2f292e687a716c2127787f787a787a787b)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730389803299 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730389803300 2024.10.31 12:50:03)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 8e8d8e80ded8d9998b82c8d4de888a888a888b898c)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730389803305 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730389803306 2024.10.31 12:50:03)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 8e8d8980d3d9d3988a8f9ad48a898d888688878888)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730389803311 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730389803312 2024.10.31 12:50:03)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 8e8d8e80ded8d9998889c8d5dc888688878888898a)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730389803317 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730389803318 2024.10.31 12:50:03)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 9d9f9a929fca9c8a9b938fc79a9bce9bce9b989a9f)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730389803323 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730389803324 2024.10.31 12:50:03)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 9d9e9d92cccbca8a98cedbc7cf9bcb9bc89a999a9f)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730389803329 2024.10.31 12:50:03)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code adaeacfbfdfaf0bbfca2bef6f9aaa9aba4abfeaaae)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730389803336 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730389803337 2024.10.31 12:50:03)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code adaeadfafcfbfabaa8faebf6f9aaa9aba4abfeaaae)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730389803346 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730389803347 2024.10.31 12:50:03)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code bdbfede8eceabaaebdbff9e6e9bbeebeb9bbe9bab8)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730389803354 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730389803355 2024.10.31 12:50:03)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code cccfcc999a9a9bdbcbca8a96c9cbc9ca9fcfc8cbc8)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{4,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000045 55 2165          1730389930519 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730389930520 2024.10.31 12:52:10)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8185808f85d7d6968687c7db84868487d282858685)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{5,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730389934422 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730389934423 2024.10.31 12:52:14)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c3c1c396c69491d5c6c4d59994c5c7c5c5c5c5c5c7)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730389934428 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389934429 2024.10.31 12:52:14)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c3c0c396c59594d4c693859996c5c5c5c5c4c7c5c6)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730389934439 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730389934440 2024.10.31 12:52:14)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d2d08580d18482c4d0d6ca8d8bd481d4d3d5d6d4d1)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730389934445 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730389934446 2024.10.31 12:52:14)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d2d1d280d58485c5d7829488d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730389934451 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730389934452 2024.10.31 12:52:14)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code e2e0e7b1e3b5b5f5e6e2a6b9b6e4b1e4e3e5e6e4b4)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730389934457 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730389934458 2024.10.31 12:52:14)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e2e0e0b0e5b5e5f4b1ecf3b8b7e4e6e4e7e5e0e4e4)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730389934463 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730389934464 2024.10.31 12:52:14)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e2e1e2b1e5b4b5f5e4e1a4b9b0e5e7e4b6e4e3e4e6)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730389934469 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730389934470 2024.10.31 12:52:14)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e2e1e2b1e5b4b5f5e4b1a4bdb2e1e4e5e6e4e7e5e1)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730389934475 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730389934476 2024.10.31 12:52:14)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f2f0f7a2f4a5a2e4f6fde0adabf4f3f4f6f4f6f4f7)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730389934481 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730389934482 2024.10.31 12:52:14)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f2f1f2a2f5a4a5e5f7feb4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730389934487 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730389934488 2024.10.31 12:52:14)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 0102070708565c170500155b050602070907080707)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730389934493 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730389934494 2024.10.31 12:52:14)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 01020007055756160706475a530709070807070605)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730389934500 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730389934501 2024.10.31 12:52:14)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 1113171646461006171f034b161742174217141613)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730389934506 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730389934507 2024.10.31 12:52:14)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 11121016154746061442574b431747174416151613)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730389934512 2024.10.31 12:52:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2122212424767c37702e327a752625272827722622)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730389934519 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730389934520 2024.10.31 12:52:14)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 21222025257776362476677a752625272827722622)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730389934528 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730389934529 2024.10.31 12:52:14)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 30326134356737233032746b643663333436643735)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730389934537 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730389934538 2024.10.31 12:52:14)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 30333135356667273736766a353735366333343734)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{5,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730390488704 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730390488705 2024.10.31 13:01:28)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ecb8e1bfb9bbbefae9ebfab6bbeae8eaeaeaeaeae8)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730390488710 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390488711 2024.10.31 13:01:28)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code ecb9e1bfbababbfbe9bcaab6b9eaeaeaeaebe8eae9)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730390488720 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730390488721 2024.10.31 13:01:28)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code fca8a6acaeaaaceafef8e4a3a5faaffafdfbf8faff)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730390488726 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390488727 2024.10.31 13:01:28)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code fca9f1acaaaaabebf9acbaa6fefafdfbf8fafffaf4)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730390488732 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730390488733 2024.10.31 13:01:28)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 0b5f5b0d5a5c5c1c0f0b4f505f0d580d0a0c0f0d5d)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730390488738 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730390488739 2024.10.31 13:01:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 0b5f5c0c5c5c0c1d58051a515e0d0f0d0e0c090d0d)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730390488744 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730390488745 2024.10.31 13:01:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 0b5e5e0d5c5d5c1c0d084d50590c0e0d5f0d0a0d0f)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730390488750 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730390488751 2024.10.31 13:01:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 0b5e5e0d5c5d5c1c0d584d545b080d0c0f0d0e0c08)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730390488756 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730390488757 2024.10.31 13:01:28)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 1b4f4b1c4d4c4b0d1f140944421d1a1d1f1d1f1d1e)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730390488762 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730390488763 2024.10.31 13:01:28)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 1b4e4e1c4c4d4c0c1e175d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730390488768 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730390488769 2024.10.31 13:01:28)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 2b7e792f717c763d2f2a3f712f2c282d232d222d2d)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730390488774 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730390488775 2024.10.31 13:01:28)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 2b7e7e2f7c7d7c3c2d2c6d70792d232d222d2d2c2f)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730390488782 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730390488783 2024.10.31 13:01:28)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 3a6e683f3d6d3b2d3c3428603d3c693c693c3f3d38)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730390488788 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730390488789 2024.10.31 13:01:28)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 3a6f6f3f6e6c6d2d3f697c60683c6c3c6f3d3e3d38)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730390488795 2024.10.31 13:01:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 4a1f1e491f1d175c1b4559111e4d4e4c434c194d49)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730390488802 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730390488803 2024.10.31 13:01:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4a1f1f481e1c1d5d4f1d0c111e4d4e4c434c194d49)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730390488811 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730390488812 2024.10.31 13:01:28)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 590d5c5b550e5e4a595b1d020d5f0a5a5d5f0d5e5c)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730390488820 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730390488821 2024.10.31 13:01:28)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 590c0c5a550f0e4e5e5f1f035c5e5c5f0a5a5d5e5d)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730390681493 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730390681494 2024.10.31 13:04:41)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 095e5f0f065e5b1f0c0e1f535e0f0d0f0f0f0f0f0d)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730390681499 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390681500 2024.10.31 13:04:41)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 095f5f0f055f5e1e0c594f535c0f0f0f0f0e0d0f0c)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730390681510 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730390681511 2024.10.31 13:04:41)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 194e181e114f490f1b1d0146401f4a1f181e1d1f1a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730390681516 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390681517 2024.10.31 13:04:41)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 194f4f1e154f4e0e1c495f431b1f181e1d1f1a1f11)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730390681522 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730390681523 2024.10.31 13:04:41)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 194e4a1e134e4e0e1d195d424d1f4a1f181e1d1f4f)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730390681529 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730390681530 2024.10.31 13:04:41)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 287f7c2d257f2f3e7b2639727d2e2c2e2d2f2a2e2e)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730390681535 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730390681536 2024.10.31 13:04:41)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 287e7e2c257e7f3f2e2b6e737a2f2d2e7c2e292e2c)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730390681541 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730390681542 2024.10.31 13:04:41)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 287e7e2c257e7f3f2e7b6e77782b2e2f2c2e2d2f2b)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730390681547 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730390681548 2024.10.31 13:04:41)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 386f6b3d346f682e3c372a67613e393e3c3e3c3e3d)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730390681553 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730390681554 2024.10.31 13:04:41)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 386e6e3d356e6f2f3d347e62683e3c3e3c3e3d3f3a)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730390681559 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730390681560 2024.10.31 13:04:41)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4711164548101a514346531d434044414f414e4141)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730390681565 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730390681566 2024.10.31 13:04:41)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 47111145451110504140011c15414f414e41414043)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730390681573 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730390681574 2024.10.31 13:04:41)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 57000654060056405159450d505104510451525055)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730390681579 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730390681580 2024.10.31 13:04:41)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 57010154550100405204110d055101510250535055)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730390681586 2024.10.31 13:04:41)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5701005554000a410658440c035053515e51045054)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730390681594 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730390681595 2024.10.31 13:04:41)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 67313167653130706230213c336063616e61346064)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730390681608 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730390681609 2024.10.31 13:04:41)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 76217076752171657674322d227025757270227173)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730390681617 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730390681618 2024.10.31 13:04:41)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 76202077752021617170302c737173702575727172)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730390756178 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730390756179 2024.10.31 13:05:56)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b9ece8edb6eeebafbcbeafe3eebfbdbfbfbfbfbfbd)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730390756184 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390756185 2024.10.31 13:05:56)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b9ede8edb5efeeaebce9ffe3ecbfbfbfbfbebdbfbc)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730390756195 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730390756196 2024.10.31 13:05:56)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code c89dce9dc19e98decaccd09791ce9bcec9cfcccecb)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730390756201 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390756202 2024.10.31 13:05:56)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code c89c999dc59e9fdfcd988e92cacec9cfcccecbcec0)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730390756208 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730390756209 2024.10.31 13:05:56)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code d88d8c8ad38f8fcfdcd89c838cde8bded9dfdcde8e)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730390756217 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730390756218 2024.10.31 13:05:56)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e8bdbbbae5bfeffebbe6f9b2bdeeeceeedefeaeeee)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730390756223 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730390756224 2024.10.31 13:05:56)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e8bcb9bbe5bebfffeeebaeb3baefedeebceee9eeec)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730390756229 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730390756230 2024.10.31 13:05:56)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e8bcb9bbe5bebfffeebbaeb7b8ebeeefeceeedefeb)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730390756235 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730390756236 2024.10.31 13:05:56)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f7a2a3a7f4a0a7e1f3f8e5a8aef1f6f1f3f1f3f1f2)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730390756241 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730390756242 2024.10.31 13:05:56)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f7a3a6a7f5a1a0e0f2fbb1ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730390756247 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730390756248 2024.10.31 13:05:56)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 0753520108505a110306135d030004010f010e0101)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730390756253 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730390756254 2024.10.31 13:05:56)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 07535501055150100100415c55010f010e01010003)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730390756261 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730390756262 2024.10.31 13:05:56)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 17424210464016001119054d101144114411121015)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730390756267 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730390756268 2024.10.31 13:05:56)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 17434510154140001244514d451141114210131015)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730390756274 2024.10.31 13:05:56)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1743441114404a014618044c431013111e11441014)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730390756281 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730390756282 2024.10.31 13:05:56)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 26727422257071312371607d722122202f20752125)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730390756294 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730390756295 2024.10.31 13:05:56)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 36633432356131253634726d623065353230623133)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730390756303 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730390756304 2024.10.31 13:05:56)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 36626433356061213130706c333133306535323132)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730390900224 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730390900225 2024.10.31 13:08:20)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 686e6d68663f3a7e6d6f7e323f6e6c6e6e6e6e6e6c)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730390900230 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390900231 2024.10.31 13:08:20)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 686f6d68653e3f7f6d382e323d6e6e6e6e6f6c6e6d)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730390900240 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730390900241 2024.10.31 13:08:20)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 777125767121276175736f282e7124717670737174)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730390900246 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730390900247 2024.10.31 13:08:20)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 77707276752120607227312d75717670737174717f)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730390900252 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730390900253 2024.10.31 13:08:20)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 8781878983d0d0908387c3dcd381d48186808381d1)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730390900258 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730390900259 2024.10.31 13:08:20)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 8781808885d08091d48996ddd28183818280858181)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730390900264 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730390900265 2024.10.31 13:08:20)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 9790929895c1c0809194d1ccc5909291c391969193)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730390900270 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730390900271 2024.10.31 13:08:20)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 9790929895c1c08091c4d1c8c79491909391929094)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730390900276 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730390900277 2024.10.31 13:08:20)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 9791979894c0c781939885c8ce9196919391939192)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730390900282 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730390900283 2024.10.31 13:08:20)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code a6a1a3f1a5f0f1b1a3aae0fcf6a0a2a0a2a0a3a1a4)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730390900288 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730390900289 2024.10.31 13:08:20)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code a6a1a4f1a8f1fbb0a2a7b2fca2a1a5a0aea0afa0a0)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730390900294 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730390900295 2024.10.31 13:08:20)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code b6b1b3e2b5e0e1a1b0b1f0ede4b0beb0bfb0b0b1b2)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730390900306 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730390900307 2024.10.31 13:08:20)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code c5c3c7909692c4d2c3cbd79fc2c396c396c3c0c2c7)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(8)(0)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730390900313 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730390900314 2024.10.31 13:08:20)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code c5c2c090c59392d2c096839f97c393c390c2c1c2c7)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730390900328 2024.10.31 13:08:20)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code d5d2d186d48288c384dac68e81d2d1d3dcd386d2d6)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730390900335 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730390900336 2024.10.31 13:08:20)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code d5d2d087d58382c2d082938e81d2d1d3dcd386d2d6)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730390900345 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730390900346 2024.10.31 13:08:20)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code e5e3b0b7e5b2e2f6e5e7a1beb1e3b6e6e1e3b1e2e0)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730390900354 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730390900355 2024.10.31 13:08:20)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code f4f3f1a4f5a2a3e3f3f2b2aef1f3f1f2a7f7f0f3f0)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730391088161 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730391088162 2024.10.31 13:11:28)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 89dbdb8786dedb9f8c8e9fd3de8f8d8f8f8f8f8f8d)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730391088167 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730391088168 2024.10.31 13:11:28)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 89dadb8785dfde9e8cd9cfd3dc8f8f8f8f8e8d8f8c)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730391088177 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730391088178 2024.10.31 13:11:28)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 99cb9c9691cfc98f9b9d81c6c09fca9f989e9d9f9a)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730391088183 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730391088184 2024.10.31 13:11:28)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 99cacb9695cfce8e9cc9dfc39b9f989e9d9f9a9f91)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730391088189 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730391088190 2024.10.31 13:11:28)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code a8faffffa3ffffbfaca8ecf3fcaefbaea9afacaefe)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730391088195 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730391088196 2024.10.31 13:11:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a8faf8fea5ffafbefba6b9f2fdaeacaeadafaaaeae)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730391088201 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730391088202 2024.10.31 13:11:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b8ebeaecb5eeefafbebbfee3eabfbdbeecbeb9bebc)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730391088207 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730391088208 2024.10.31 13:11:28)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code b8ebeaecb5eeefafbeebfee7e8bbbebfbcbebdbfbb)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730391088213 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730391088214 2024.10.31 13:11:28)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b8eaefecb4efe8aebcb7aae7e1beb9bebcbebcbebd)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730391088219 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730391088220 2024.10.31 13:11:28)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code c89b9a9dc59e9fdfcdc48e9298cecccecccecdcfca)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730391088225 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730391088226 2024.10.31 13:11:28)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c89b9d9dc89f95deccc9dc92cccfcbcec0cec1cece)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730391088231 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730391088232 2024.10.31 13:11:28)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c89b9a9dc59e9fdfcecf8e939acec0cec1cececfcc)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730391088238 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730391088239 2024.10.31 13:11:28)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code d78582858680d6c0d1d9c58dd0d184d184d1d2d0d5)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730391088244 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730391088245 2024.10.31 13:11:28)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code d7848585d58180c0d284918d85d181d182d0d3d0d5)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730391088251 2024.10.31 13:11:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code e7b4b4b5e4b0baf1b6e8f4bcb3e0e3e1eee1b4e0e4)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730391088258 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730391088259 2024.10.31 13:11:28)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e7b4b5b4e5b1b0f0e2b0a1bcb3e0e3e1eee1b4e0e4)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730391088272 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730391088273 2024.10.31 13:11:28)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code f7a5f5a6f5a0f0e4f7f5b3aca3f1a4f4f3f1a3f0f2)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730391088280 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730391088281 2024.10.31 13:11:28)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 06540200055051110100405c030103005505020102)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730391786831 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730391786832 2024.10.31 13:23:06)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b9b7b5edb6eeebafbcbeafe3eebfbdbfbfbfbfbfbd)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730391786837 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730391786838 2024.10.31 13:23:06)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code b9b6b5edb5efeeaebce9ffe3ecbfbfbfbfbebdbfbc)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730391786848 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730391786849 2024.10.31 13:23:06)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code c9c7929cc19f99dfcbcdd19690cf9acfc8cecdcfca)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730391786854 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730391786855 2024.10.31 13:23:06)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code c9c6c59cc59f9edecc998f93cbcfc8cecdcfcacfc1)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730391786860 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730391786861 2024.10.31 13:23:06)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code d8d6d18ad38f8fcfdcd89c838cde8bded9dfdcde8e)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730391786867 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730391786868 2024.10.31 13:23:06)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code d8d6d68bd58fdfce8bd6c9828ddedcdedddfdadede)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730391786873 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730391786874 2024.10.31 13:23:06)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e8e7e4bbe5bebfffeeebaeb3baefedeebceee9eeec)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730391786879 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730391786880 2024.10.31 13:23:06)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e8e7e4bbe5bebfffeebbaeb7b8ebeeefeceeedefeb)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730391786885 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730391786886 2024.10.31 13:23:06)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f8f6f1a8f4afa8eefcf7eaa7a1fef9fefcfefcfefd)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730391786891 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730391786892 2024.10.31 13:23:06)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f8f7f4a8f5aeafeffdf4bea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730391786897 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730391786898 2024.10.31 13:23:06)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code f8f7f3a8f8afa5eefcf9eca2fcfffbfef0fef1fefe)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730391786903 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730391786904 2024.10.31 13:23:06)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 07080a01055150100100415c55010f010e01010003)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730391786913 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730391786914 2024.10.31 13:23:06)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 07090d01565006100109155d000154015401020005)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730391786919 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730391786920 2024.10.31 13:23:06)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 17181a10154140001244514d451141114210131015)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730391786926 2024.10.31 13:23:06)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 17181b1114404a014618044c431013111e11441014)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730391786933 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730391786934 2024.10.31 13:23:06)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 26292b22257071312371607d722122202f20752125)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730391786946 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730391786947 2024.10.31 13:23:06)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 36386b32356131253634726d623065353230623133)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000053 55 1456          1730392005739 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392005740 2024.10.31 13:26:45)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code d3818181d68481c5d6d4c58984d5d7d5d5d5d5d5d7)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392005745 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392005746 2024.10.31 13:26:45)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code d3808181d58584c4d683958986d5d5d5d5d4d7d5d6)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392005753 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392005754 2024.10.31 13:26:45)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code e3b1e6b0e1b5b3f5e1e7fbbcbae5b0e5e2e4e7e5e0)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392005759 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392005760 2024.10.31 13:26:45)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code e3b0b1b0e5b5b4f4e6b3a5b9e1e5e2e4e7e5e0e5eb)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392005765 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392005766 2024.10.31 13:26:45)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code f3a1a4a3f3a4a4e4f7f3b7a8a7f5a0f5f2f4f7f5a5)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392005771 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392005772 2024.10.31 13:26:45)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f3a1a3a2f5a4f4e5a0fde2a9a6f5f7f5f6f4f1f5f5)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392005777 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392005778 2024.10.31 13:26:45)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f3a0a1a3f5a5a4e4f5f0b5a8a1f4f6f5a7f5f2f5f7)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392005783 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392005784 2024.10.31 13:26:45)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code f3a0a1a3f5a5a4e4f5a0b5aca3f0f5f4f7f5f6f4f0)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392005789 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392005790 2024.10.31 13:26:45)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 0251030404555214060d105d5b0403040604060407)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392005795 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392005796 2024.10.31 13:26:45)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 0250060405545515070e4458520406040604070500)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392005801 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392005802 2024.10.31 13:26:45)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 1240111518454f0416130648161511141a141b1414)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392005807 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392005808 2024.10.31 13:26:45)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 12401615154445051415544940141a141b14141516)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392005813 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392005814 2024.10.31 13:26:45)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 2172222576762036272f337b262772277227242623)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392005819 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392005820 2024.10.31 13:26:45)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 21732525257776362472677b732777277426252623)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392005825 2024.10.31 13:26:45)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 3163343534666c27603e226a653635373837623632)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392005832 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392005833 2024.10.31 13:26:45)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 31633534356766263466776a653635373837623632)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392005841 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392005842 2024.10.31 13:26:45)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 41121542451646524143051a154712424547154644)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2165          1730392005850 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392005851 2024.10.31 13:26:45)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 41134543451716564647071b444644471242454645)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~13 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1953264973 1768714345 1768120675 1914728047 1768710501 1633968506 1852793632 1769497888 3043188)
	)
	(_model . Test 4 -1)
)
I 000053 55 1456          1730392425414 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392425415 2024.10.31 13:33:45)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 3b39383e6f6c692d3e3c2d616c3d3f3d3d3d3d3d3f)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392425420 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392425421 2024.10.31 13:33:45)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 3b38383e6c6d6c2c3e6b7d616e3d3d3d3d3c3f3d3e)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392425428 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392425429 2024.10.31 13:33:45)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 3b396f3e686d6b2d393f2364623d683d3a3c3f3d38)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392425434 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392425435 2024.10.31 13:33:45)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 3b38383e6c6d6c2c3e6b7d61393d3a3c3f3d383d33)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392425440 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392425441 2024.10.31 13:33:45)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 4a484c48181d1d5d4e4a0e111e4c194c4b4d4e4c1c)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392425446 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392425447 2024.10.31 13:33:45)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 4a484b491e1d4d5c19445b101f4c4e4c4f4d484c4c)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392425452 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392425453 2024.10.31 13:33:45)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 5a5959590e0c0d4d5c591c01085d5f5c0e5c5b5c5e)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392425458 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392425459 2024.10.31 13:33:45)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 5a5959590e0c0d4d5c091c050a595c5d5e5c5f5d59)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392425464 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392425465 2024.10.31 13:33:45)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 5a585c590f0d0a4c5e554805035c5b5c5e5c5e5c5f)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392425470 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392425471 2024.10.31 13:33:45)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 6a69696a3e3c3d7d6f662c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392425476 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392425477 2024.10.31 13:33:45)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 6a696e6a333d377c6e6b7e306e6d696c626c636c6c)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392425482 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392425483 2024.10.31 13:33:45)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 797a7a78752f2e6e7f7e3f222b7f717f707f7f7e7d)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392425489 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392425490 2024.10.31 13:33:45)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 797b7d78262e786e7f776b237e7f2a7f2a7f7c7e7b)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392425495 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392425496 2024.10.31 13:33:45)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 797a7a78752f2e6e7c2a3f232b7f2f7f2c7e7d7e7b)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392425501 2024.10.31 13:33:45)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 898a8b8684ded49fd8869ad2dd8e8d8f808fda8e8a)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392425509 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392425510 2024.10.31 13:33:45)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 999a9a9695cfce8e9ccedfc2cd9e9d9f909fca9e9a)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392425519 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392425520 2024.10.31 13:33:45)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 999bca9795ce9e8a999bddc2cd9fca9a9d9fcd9e9c)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2316          1730392425527 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392425528 2024.10.31 13:33:45)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code a8ababffa5feffbfafa9eef2adafadaefbabacafac)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 45(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{19,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730392475480 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392475481 2024.10.31 13:34:35)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c9cf9c9cc69e9bdfcccedf939ecfcdcfcfcfcfcfcd)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392475486 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392475487 2024.10.31 13:34:35)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code c9ce9c9cc59f9edecc998f939ccfcfcfcfcecdcfcc)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392475496 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392475497 2024.10.31 13:34:35)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d9dfdb8bd18f89cfdbddc18680df8adfd8dedddfda)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392475502 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392475503 2024.10.31 13:34:35)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code d9de8c8bd58f8ecedc899f83dbdfd8dedddfdadfd1)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392475508 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392475509 2024.10.31 13:34:35)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code d9df898bd38e8eceddd99d828ddf8adfd8dedddf8f)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392475515 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392475516 2024.10.31 13:34:35)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e9efbebbe5beeeffbae7f8b3bcefedefeceeebefef)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392475521 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392475522 2024.10.31 13:34:35)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e9eebcbae5bfbefeefeaafb2bbeeecefbdefe8efed)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392475527 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392475528 2024.10.31 13:34:35)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code e9eebcbae5bfbefeefbaafb6b9eaefeeedefeceeea)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392475533 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392475534 2024.10.31 13:34:35)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f8fea8a8f4afa8eefcf7eaa7a1fef9fefcfefcfefd)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392475539 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392475540 2024.10.31 13:34:35)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code f8ffada8f5aeafeffdf4bea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392475545 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392475546 2024.10.31 13:34:35)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 080f590e085f551e0c091c520c0f0b0e000e010e0e)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392475551 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392475552 2024.10.31 13:34:35)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 080f5e0e055e5f1f0e0f4e535a0e000e010e0e0f0c)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392475557 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392475558 2024.10.31 13:34:35)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 17114610464016001119054d101144114411121015)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392475563 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392475564 2024.10.31 13:34:35)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 17104110154140001244514d451141114210131015)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392475569 2024.10.31 13:34:35)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 1710401114404a014618044c431013111e11441014)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392475576 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392475577 2024.10.31 13:34:35)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 27207123257170302270617c732023212e21742024)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392475590 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392475591 2024.10.31 13:34:35)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 37313133356030243735736c633164343331633032)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2316          1730392475599 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392475600 2024.10.31 13:34:35)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 37306132356160203036716d323032316434333033)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 45(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{18,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730392534966 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392534967 2024.10.31 13:35:34)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 26762122267174302321307c712022202020202022)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392534972 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392534973 2024.10.31 13:35:34)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 26772122257071312376607c732020202021222023)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392534982 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392534983 2024.10.31 13:35:34)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 356565303163652337312d6a6c3366333432313336)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392534988 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392534989 2024.10.31 13:35:34)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 35643230356362223065736f37333432313336333d)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392534994 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392534995 2024.10.31 13:35:34)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 35653730336262223135716e613366333432313363)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392535001 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392535002 2024.10.31 13:35:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 4515404645124253164b541f104341434042474343)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392535007 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392535008 2024.10.31 13:35:34)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 45144247451312524346031e174240431143444341)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392535013 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392535014 2024.10.31 13:35:35)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 45144247451312524316031a154643424143404246)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392535019 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392535020 2024.10.31 13:35:35)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 5505575654020543515a470a0c5354535153515350)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392535025 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392535026 2024.10.31 13:35:35)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 55045256550302425059130f055351535153505257)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392535031 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392535032 2024.10.31 13:35:35)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 64356464683339726065703e606367626c626d6262)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392535037 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392535038 2024.10.31 13:35:35)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 64356364653233736263223f36626c626d62626360)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392535044 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392535045 2024.10.31 13:35:35)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 7424747526237563727a662e737227722772717376)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392535050 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392535051 2024.10.31 13:35:35)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 74257375752223637127322e267222722173707376)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392535057 2024.10.31 13:35:35)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 83d2858c84d4de95d28c90d8d78487858a85d08480)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392535064 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392535065 2024.10.31 13:35:35)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 83d2848d85d5d49486d4c5d8d78487858a85d08480)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392535074 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392535075 2024.10.31 13:35:35)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 93c3c49d95c494809391d7c8c795c0909795c79496)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2316          1730392535083 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392535084 2024.10.31 13:35:35)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 93c2949c95c5c4849492d5c996949695c090979497)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 35(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 36(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 45(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{18,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(Stimulus(_arch 1 0 32(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730392627873 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392627874 2024.10.31 13:37:07)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 10134117164742061517064a471614161616161614)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392627879 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392627880 2024.10.31 13:37:07)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 10124117154647071540564a451616161617141615)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392627889 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392627890 2024.10.31 13:37:07)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 20232624217670362224387f792673262127242623)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392627895 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392627896 2024.10.31 13:37:07)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 20227124257677372570667a222621272426232628)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392627901 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392627902 2024.10.31 13:37:07)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 20237424237777372420647b742673262127242676)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392627908 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392627909 2024.10.31 13:37:07)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 2f2c7c2a7c7828397c213e757a292b292a282d2929)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392627914 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392627915 2024.10.31 13:37:07)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 2f2d7e2b7c797838292c69747d282a297b292e292b)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392627920 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392627921 2024.10.31 13:37:07)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 2f2d7e2b7c797838297c69707f2c29282b292a282c)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392627926 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392627927 2024.10.31 13:37:07)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 3f3c6b3a6d686f293b302d6066393e393b393b393a)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392627932 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392627933 2024.10.31 13:37:07)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 3f3d6e3a6c6968283a3379656f393b393b393a383d)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392627938 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392627939 2024.10.31 13:37:07)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4e4c184c131913584a4f5a144a494d484648474848)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392627944 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392627945 2024.10.31 13:37:07)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4e4c1f4c1e181959484908151c484648474848494a)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392627956 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392627957 2024.10.31 13:37:07)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 5e5d085d5d095f4958504c0459580d580d585b595c)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392627962 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392627963 2024.10.31 13:37:07)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 5e5c0f5d0e0809495b0d18040c5808580b595a595c)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392627972 2024.10.31 13:37:07)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6e6c3e6f3f3933783f617d353a696a6867683d696d)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392627980 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392627981 2024.10.31 13:37:07)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7d7f2c7c2c2b2a6a782a3b26297a797b747b2e7a7e)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392627990 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392627991 2024.10.31 13:37:07)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 7d7e7c7d2c2a7a6e7d7f3926297b2e7e797b297a78)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2313          1730392627999 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392628000 2024.10.31 13:37:07)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8d8fdc83dcdbda9a8a8fcbd7888a888bde8e898a89)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 31(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 38(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 39(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{18,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 25(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 35(_prcs(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730392759443 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392759444 2024.10.31 13:39:19)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code faf9a8aaadada8ecfffdeca0adfcfefcfcfcfcfcfe)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392759449 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392759450 2024.10.31 13:39:19)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code faf8a8aaaeacadedffaabca0affcfcfcfcfdfefcff)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392759460 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392759461 2024.10.31 13:39:19)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 0a0a590c5a5c5a1c080e1255530c590c0b0d0e0c09)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392759466 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392759467 2024.10.31 13:39:19)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 0a0b0e0c5e5c5d1d0f5a4c50080c0b0d0e0c090c02)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392759472 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392759473 2024.10.31 13:39:19)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 1a1a1b1d484d4d0d1e1a5e414e1c491c1b1d1e1c4c)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392759479 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392759480 2024.10.31 13:39:19)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 29292f2c257e2e3f7a2738737c2f2d2f2c2e2b2f2f)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392759485 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392759486 2024.10.31 13:39:19)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 29282d2d257f7e3e2f2a6f727b2e2c2f7d2f282f2d)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392759491 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392759492 2024.10.31 13:39:19)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 29282d2d257f7e3e2f7a6f76792a2f2e2d2f2c2e2a)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392759497 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392759498 2024.10.31 13:39:19)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 3939383c346e692f3d362b66603f383f3d3f3d3f3c)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392759503 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392759504 2024.10.31 13:39:19)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 39383d3c356f6e2e3c357f63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392759509 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392759510 2024.10.31 13:39:19)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 39383a3c386e642f3d382d633d3e3a3f313f303f3f)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392759515 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392759516 2024.10.31 13:39:19)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 49484d4b451f1e5e4f4e0f121b4f414f404f4f4e4d)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392759524 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392759525 2024.10.31 13:39:19)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 49494a4b161e485e4f475b134e4f1a4f1a4f4c4e4b)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392759530 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392759531 2024.10.31 13:39:19)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 58595c5b550e0f4f5d0b1e020a5e0e5e0d5f5c5f5a)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392759537 2024.10.31 13:39:19)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 58595d5a540f054e09574b030c5f5c5e515e0b5f5b)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392759544 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392759545 2024.10.31 13:39:19)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 68696c68653e3f7f6d3f2e333c6f6c6e616e3b6f6b)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392759554 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392759555 2024.10.31 13:39:19)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 68683c69653f6f7b686a2c333c6e3b6b6c6e3c6f6d)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2324          1730392759563 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392759564 2024.10.31 13:39:19)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 77767376752120607023312d727072712474737073)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 31(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 38(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 39(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 51(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{18,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 25(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 35(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730392803980 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730392803981 2024.10.31 13:40:03)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code fdfbadadafaaafebf8faeba7aafbf9fbfbfbfbfbf9)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730392803986 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392803987 2024.10.31 13:40:03)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code fdfaadadacabaaeaf8adbba7a8fbfbfbfbfaf9fbf8)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730392804001 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730392804002 2024.10.31 13:40:03)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 0d0b0b0b585b5d1b0f091552540b5e0b0c0a090b0e)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730392804007 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730392804008 2024.10.31 13:40:03)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 0d0a5c0b5c5b5a1a085d4b570f0b0c0a090b0e0b05)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730392804013 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730392804014 2024.10.31 13:40:04)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 1d1b491a4a4a4a0a191d5946491b4e1b1c1a191b4b)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730392804019 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730392804020 2024.10.31 13:40:04)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1d1b4e1b4c4a1a0b4e130c47481b191b181a1f1b1b)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730392804025 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730392804026 2024.10.31 13:40:04)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1d1a4c1a4c4b4a0a1b1e5b464f1a181b491b1c1b19)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730392804031 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730392804032 2024.10.31 13:40:04)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1d1a4c1a4c4b4a0a1b4e5b424d1e1b1a191b181a1e)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730392804037 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730392804038 2024.10.31 13:40:04)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 2c2a78287b7b7c3a28233e73752a2d2a282a282a29)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730392804043 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730392804044 2024.10.31 13:40:04)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 2c2b7d287a7a7b3b29206a767c2a282a282a292b2e)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730392804049 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730392804050 2024.10.31 13:40:04)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 3c3b6a39676b612a383d2866383b3f3a343a353a3a)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730392804055 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730392804056 2024.10.31 13:40:04)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 3c3b6d396a6a6b2b3a3b7a676e3a343a353a3a3b38)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730392804063 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730392804064 2024.10.31 13:40:04)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 4b4d1d494f1c4a5c4d4559114c4d184d184d4e4c49)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730392804069 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730392804070 2024.10.31 13:40:04)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 4b4c1a491c1d1c5c4e180d11194d1d4d1e4c4f4c49)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730392804077 2024.10.31 13:40:04)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 5b5c0b590d0c064d0a5448000f5c5f5d525d085c58)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730392804084 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730392804085 2024.10.31 13:40:04)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5b5c0a580c0d0c4c5e0c1d000f5c5f5d525d085c58)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730392804099 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730392804100 2024.10.31 13:40:04)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 6b6d6a6a3c3c6c786b692f303f6d38686f6d3f6c6e)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2324          1730392804108 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730392804109 2024.10.31 13:40:04)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7a7d2b7b2e2c2d6d7d2e3c207f7d7f7c29797e7d7e)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 31(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 38(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 39(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 51(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{19,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 25(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 35(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730415264230 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730415264231 2024.10.31 19:54:24)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 57025654560005415250410d005153515151515153)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730415264236 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730415264237 2024.10.31 19:54:24)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 57035654550100405207110d025151515150535152)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730415264252 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730415264253 2024.10.31 19:54:24)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 673231676131377165637f383e6134616660636164)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730415264258 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730415264259 2024.10.31 19:54:24)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 67336667653130706237213d65616660636164616f)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730415264270 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730415264271 2024.10.31 19:54:24)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 77227376732020607377332c237124717670737121)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730415264286 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730415264287 2024.10.31 19:54:24)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 86d3858985d18190d58897dcd38082808381848080)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730415264292 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730415264293 2024.10.31 19:54:24)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 86d2878885d0d1918085c0ddd4818380d280878082)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730415264298 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730415264299 2024.10.31 19:54:24)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 86d2878885d0d19180d5c0d9d68580818280838185)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730415264308 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730415264309 2024.10.31 19:54:24)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code a5f0a1f2a4f2f5b3a1aab7fafca3a4a3a1a3a1a3a0)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730415264314 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730415264315 2024.10.31 19:54:24)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code a5f1a4f2a5f3f2b2a0a9e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730415264325 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730415264326 2024.10.31 19:54:24)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code b5e1b3e1b8e2e8a3b1b4a1efb1b2b6b3bdb3bcb3b3)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730415264331 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730415264332 2024.10.31 19:54:24)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code b5e1b4e1b5e3e2a2b3b2f3eee7b3bdb3bcb3b3b2b1)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730415264350 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730415264351 2024.10.31 19:54:24)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code c590c3909692c4d2c3cbd79fc2c396c396c3c0c2c7)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730415264356 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730415264357 2024.10.31 19:54:24)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code c591c490c59392d2c096839f97c393c390c2c1c2c7)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730415264372 2024.10.31 19:54:24)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code e4b0e4b6e4b3b9f2b5ebf7bfb0e3e0e2ede2b7e3e7)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730415264379 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730415264380 2024.10.31 19:54:24)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e4b0e5b7e5b2b3f3e1b3a2bfb0e3e0e2ede2b7e3e7)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730415264393 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730415264394 2024.10.31 19:54:24)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code f4a1a5a5f5a3f3e7f4f6b0afa0f2a7f7f0f2a0f3f1)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2324          1730415264401 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730415264402 2024.10.31 19:54:24)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 035701050555541404574559060406055000070407)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 31(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 38(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 39(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 51(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{18,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 25(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 35(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730416248667 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730416248668 2024.10.31 20:10:48)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code cd9898989f9a9fdbc8cadb979acbc9cbcbcbcbcbc9)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730416248673 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730416248674 2024.10.31 20:10:48)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code cd9998989c9b9adac89d8b9798cbcbcbcbcac9cbc8)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730416248681 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730416248682 2024.10.31 20:10:48)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code dc89de8e8e8a8ccaded8c48385da8fdadddbd8dadf)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730416248687 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730416248688 2024.10.31 20:10:48)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code dc88898e8a8a8bcbd98c9a86dedadddbd8dadfdad4)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730416248695 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730416248696 2024.10.31 20:10:48)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code dc898c8e8c8b8bcbd8dc988788da8fdadddbd8da8a)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730416248706 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730416248707 2024.10.31 20:10:48)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code ecb9bbbebabbebfabfe2fdb6b9eae8eae9ebeeeaea)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730416248712 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730416248713 2024.10.31 20:10:48)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code ecb8b9bfbababbfbeaefaab7beebe9eab8eaedeae8)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730416248718 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730416248719 2024.10.31 20:10:48)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code fca8a9acaaaaabebfaafbaa3acfffafbf8faf9fbff)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730416248725 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730416248726 2024.10.31 20:10:48)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code fca9acacababaceaf8f3eea3a5fafdfaf8faf8faf9)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730416248731 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730416248732 2024.10.31 20:10:48)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 0b5f5d0d5c5d5c1c0e074d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730416248738 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730416248739 2024.10.31 20:10:48)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 0b5f5a0d515c561d0f0a1f510f0c080d030d020d0d)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730416248744 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730416248745 2024.10.31 20:10:48)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 1b4f4d1c4c4d4c0c1d1c5d40491d131d121d1d1c1f)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730416248755 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730416248756 2024.10.31 20:10:48)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 1b4e4a1c1f4c1a0c1d1509411c1d481d481d1e1c19)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730416248761 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730416248762 2024.10.31 20:10:48)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 1b4f4d1c4c4d4c0c1e485d41491d4d1d4e1c1f1c19)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730416248769 2024.10.31 20:10:48)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 2b7f7c2e7d7c763d7a2438707f2c2f2d222d782c28)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730416248777 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730416248778 2024.10.31 20:10:48)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3a6e6c3f6e6c6d2d3f6d7c616e3d3e3c333c693d39)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730416248788 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730416248789 2024.10.31 20:10:48)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 3a6f3c3e6e6d3d293a387e616e3c69393e3c6e3d3f)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2324          1730416248797 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730416248798 2024.10.31 20:10:48)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4a1e1c481e1c1d5d4d1e0c104f4d4f4c19494e4d4e)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 31(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 38(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 2))))
		(_type(_int ~BIT_VECTOR~136 0 39(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 3))))
		(_type(_int ~BIT_VECTOR~13 0 51(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{18,8}\ 6 0 0(_int gms(_code 4))))
		(_prcs
			(Clock_Generator(_arch 0 0 25(_prcs(_trgt(3)))))
			(Stimulus(_arch 1 0 35(_prcs(_wait_for)(_trgt(0)(1)(2))(_sens(5))(_mon)(_read(4)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1869771333 1377843826 1819636581 1868849524 1668180256 1701999215 544175203 1634886000 706756896 3031584)
	)
	(_model . Test 5 -1)
)
I 000053 55 1456          1730417656431 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730417656432 2024.10.31 20:34:16)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code e2e0e3b1e6b5b0f4e7e5f4b8b5e4e6e4e4e4e4e4e6)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730417656437 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730417656438 2024.10.31 20:34:16)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code e2e1e3b1e5b4b5f5e7b2a4b8b7e4e4e4e4e5e6e4e7)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730417656461 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730417656462 2024.10.31 20:34:16)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code f2f0a4a2f1a4a2e4f0f6eaadabf4a1f4f3f5f6f4f1)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730417656467 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730417656468 2024.10.31 20:34:16)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 02010004055455150752445800040305060401040a)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730417656475 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730417656476 2024.10.31 20:34:16)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 020005040355551506024659560451040305060454)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730417656487 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730417656488 2024.10.31 20:34:16)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 1113111715461607421f004b441715171416131717)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730417656493 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730417656494 2024.10.31 20:34:16)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 11121316154746061712574a431614174517101715)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730417656499 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730417656500 2024.10.31 20:34:16)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 11121316154746061742574e411217161517141612)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730417656507 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730417656508 2024.10.31 20:34:16)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 2123262524767137252e337e782720272527252724)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730417656513 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730417656514 2024.10.31 20:34:16)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 3132333435676626343d776b613735373537343633)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730417656526 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730417656527 2024.10.31 20:34:16)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 4043454248171d564441541a444743464846494646)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730417656537 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730417656538 2024.10.31 20:34:16)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 40434242451617574647061b124648464946464744)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730417656558 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730417656559 2024.10.31 20:34:16)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 5f5d5a5c5f085e4859514d0558590c590c595a585d)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730417656564 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730417656565 2024.10.31 20:34:16)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 5f5c5d5c0c0908485a0c19050d5909590a585b585d)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730417656575 2024.10.31 20:34:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 6f6c6c6e3d3832793e607c343b686b6966693c686c)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730417656584 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730417656585 2024.10.31 20:34:16)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6f6c6d6f3c3938786a3829343b686b6966693c686c)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730417656597 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730417656598 2024.10.31 20:34:16)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 7f7d2d7f2c28786c7f7d3b242b792c7c7b792b787a)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2277          1730417656608 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730417656609 2024.10.31 20:34:16)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8e8d8c80ded8d999888dc8d48b898b88dd8d8a898a)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 31(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(0)))))
			(line__32(_arch 2 0 32(_assignment(_trgt(1)))))
			(line__35(_arch 3 0 35(_assignment(_trgt(2)))))
			(line__37(_arch 4 0 37(_assertion(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test 7 -1)
)
I 000053 55 1456          1730417737081 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730417737082 2024.10.31 20:35:37)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code e3ede7b0e6b4b1f5e6e4f5b9b4e5e7e5e5e5e5e5e7)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730417737087 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730417737088 2024.10.31 20:35:37)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code e3ece7b0e5b5b4f4e6b3a5b9b6e5e5e5e5e4e7e5e6)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730417737102 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730417737103 2024.10.31 20:35:37)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code f3fda0a3f1a5a3e5f1f7ebacaaf5a0f5f2f4f7f5f0)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730417737108 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730417737109 2024.10.31 20:35:37)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 020d0704055455150752445800040305060401040a)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730417737114 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730417737115 2024.10.31 20:35:37)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 020c02040355551506024659560451040305060454)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730417737125 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730417737126 2024.10.31 20:35:37)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 121c151415451504411c0348471416141715101414)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730417737131 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730417737132 2024.10.31 20:35:37)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 121d17151544450514115449401517144614131416)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730417737137 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730417737138 2024.10.31 20:35:37)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code 121d1715154445051441544d421114151614171511)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730417737145 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730417737146 2024.10.31 20:35:37)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 222c222624757234262d307d7b2423242624262427)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730417737151 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730417737152 2024.10.31 20:35:37)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code 222d272625747535272e6478722426242624272520)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730417737160 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730417737161 2024.10.31 20:35:37)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 313e333438666c273530256b353632373937383737)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730417737169 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730417737170 2024.10.31 20:35:37)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code 414e4443451716564746071a134749474847474645)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730417737183 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730417737184 2024.10.31 20:35:37)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 505e525306075147565e420a575603560356555752)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730417737189 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730417737190 2024.10.31 20:35:37)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code 505f5553550607475503160a025606560557545752)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730417737203 2024.10.31 20:35:37)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code 606f646164373d76316f733b346764666966336763)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730417737212 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730417737213 2024.10.31 20:35:37)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code 707f7571752627677527362b247774767976237773)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730417737230 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730417737231 2024.10.31 20:35:37)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 7f712a7f2c28786c7f7d3b242b792c7c7b792b787a)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2277          1730417737246 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730417737247 2024.10.31 20:35:37)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8f808a81dcd9d898898cc9d58a888a89dc8c8b888b)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 31(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(0)))))
			(line__32(_arch 2 0 32(_assignment(_trgt(1)))))
			(line__35(_arch 3 0 35(_assignment(_trgt(2)))))
			(line__37(_arch 4 0 37(_assertion(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test 7 -1)
)
I 000053 55 1456          1730417981450 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730417981451 2024.10.31 20:39:41)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 7a7f2c7b2d2d286c7f7d6c202d7c7e7c7c7c7c7c7e)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1217          1730417981456 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730417981457 2024.10.31 20:39:41)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 7a7e2c7b2e2c2d6d7f2a3c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2535          1730417981472 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730417981473 2024.10.31 20:39:41)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 8a8f8b84dadcda9c888e92d5d38cd98c8b8d8e8c89)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1445          1730417981478 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730417981479 2024.10.31 20:39:41)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 8a8edc84dedcdd9d8fdaccd0888c8b8d8e8c898c82)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 759           1730417981484 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730417981485 2024.10.31 20:39:41)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 999cca9693cece8e9d99ddc2cd9fca9f989e9d9fcf)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
I 000049 55 717           1730417981495 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730417981496 2024.10.31 20:39:41)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a9acfdffa5feaebffaa7b8f3fcafadafacaeabafaf)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000047 55 1570          1730417981501 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730417981502 2024.10.31 20:39:41)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a9adfffea5fffebeafaaeff2fbaeacaffdafa8afad)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
I 000049 55 1788          1730417981507 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730417981508 2024.10.31 20:39:41)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a9adfffea5fffebeaffaeff6f9aaafaeadafacaeaa)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
I 000051 55 1892          1730417981514 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730417981515 2024.10.31 20:39:41)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b9bceaedb4eee9afbdb6abe6e0bfb8bfbdbfbdbfbc)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1396          1730417981520 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730417981521 2024.10.31 20:39:41)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b9bdefedb5efeeaebcb5ffe3e9bfbdbfbdbfbcbebb)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
I 000049 55 1328          1730417981529 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730417981530 2024.10.31 20:39:41)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c8cc999dc89f95deccc9dc92cccfcbcec0cec1cece)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
I 000047 55 1592          1730417981538 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730417981539 2024.10.31 20:39:41)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c8cc9e9dc59e9fdfcecf8e939acec0cec1cececfcc)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
I 000044 55 1184          1730417981551 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730417981552 2024.10.31 20:39:41)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code d8dd898a868fd9cfded6ca82dfde8bde8bdedddfda)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
I 000047 55 1768          1730417981557 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730417981558 2024.10.31 20:39:41)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code d8dc8e8ad58e8fcfdd8b9e828ade8ede8ddfdcdfda)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
I 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730417981567 2024.10.31 20:39:41)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code e7e3b0b5e4b0baf1b6e8f4bcb3e0e3e1eee1b4e0e4)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
I 000047 55 1056          1730417981576 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730417981577 2024.10.31 20:39:41)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code f7f3a1a7f5a1a0e0f2a0b1aca3f0f3f1fef1a4f0f4)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
I 000044 55 4528          1730417981589 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730417981590 2024.10.31 20:39:41)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code 07020000055000140705435c530154040301530002)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
I 000045 55 2277          1730417981601 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730417981602 2024.10.31 20:39:41)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code 07035001055150100104415d020002015404030003)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 31(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{3,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(0)))))
			(line__32(_arch 2 0 32(_assignment(_trgt(1)))))
			(line__35(_arch 3 0 35(_assignment(_trgt(2)))))
			(line__37(_arch 4 0 37(_assertion(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test 7 -1)
)
V 000053 55 1456          1730418106896 flujodedatos
(_unit VHDL(dff 0 5(flujodedatos 1 10))
	(_version vf5)
	(_time 1730418106897 2024.10.31 20:41:46)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 787c7979762f2a6e7d7f6e222f7e7c7e7e7e7e7e7c)
	(_ent
		(_time 1726080210664)
	)
	(_object
		(_port(_int Preset -1 0 6(_ent(_in))))
		(_port(_int Clear -1 0 6(_ent(_in))))
		(_port(_int Clock -1 0 6(_ent(_in))))
		(_port(_int Data -1 0 6(_ent(_in))))
		(_port(_int Q -1 0 6(_ent(_out))))
		(_port(_int QBar -1 0 7(_ent(_out))))
		(_sig(_int A -1 1 11(_arch(_uni))))
		(_sig(_int B -1 1 11(_arch(_uni))))
		(_sig(_int C -1 1 11(_arch(_uni))))
		(_sig(_int D -1 1 11(_arch(_uni))))
		(_sig(_int Qint -1 1 12(_arch(_uni))))
		(_sig(_int QbarInt -1 1 12(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(6))(_sens(7)(9)(0)))))
			(line__15(_arch 1 1 15(_assignment(_trgt(7))(_sens(6)(1)(2)))))
			(line__16(_arch 2 1 16(_assignment(_trgt(8))(_sens(7)(9)(2)))))
			(line__17(_arch 3 1 17(_assignment(_trgt(9))(_sens(8)(1)(3)))))
			(line__18(_arch 4 1 18(_assignment(_trgt(10))(_sens(7)(11)(0)))))
			(line__19(_arch 5 1 19(_assignment(_trgt(11))(_sens(8)(10)(1)))))
			(line__20(_arch 6 1 20(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__21(_arch 7 1 21(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000047 55 1217          1730418106902 Driver
(_unit VHDL(test_dff 0 26(driver 1 28))
	(_version vf5)
	(_time 1730418106903 2024.10.31 20:41:46)
	(_source(\../src/p2.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 787d7979752e2f6f7d283e222d7e7e7e7e7f7c7e7d)
	(_ent
		(_time 1726080210673)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 30(_ent (_in))))
				(_port(_int Clear -1 1 30(_ent (_in))))
				(_port(_int Clock -1 1 30(_ent (_in))))
				(_port(_int Data -1 1 30(_ent (_in))))
				(_port(_int Q -1 1 30(_ent (_out))))
				(_port(_int Qbar -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 1 32(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 1 33(_arch(_uni))))
		(_sig(_int Data -1 1 33(_arch(_uni))))
		(_sig(_int Q -1 1 33(_arch(_uni))))
		(_sig(_int QBar -1 1 33(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2535          1730418106914 Estructura
(_unit VHDL(latch8 0 1(estructura 1 5))
	(_version vf5)
	(_time 1730418106915 2024.10.31 20:41:46)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 8783d18981d1d79185839fd8de81d4818680838184)
	(_ent
		(_time 1726103218339)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 1 7(_ent (_in))))
				(_port(_int Clear -1 1 7(_ent (_in))))
				(_port(_int Clock -1 1 7(_ent (_in))))
				(_port(_int Data -1 1 7(_ent (_in))))
				(_port(_int Q -1 1 7(_ent (_out))))
				(_port(_int QBar -1 1 7(_ent (_out))))
			)
		)
	)
	(_inst F7 1 11(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 1 12(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 1 13(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 1 14(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 1 15(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 1 16(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 1 17(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 1 18(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 2(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 2(_ent(_in))))
		(_port(_int Clk -1 0 2(_ent(_in))))
		(_port(_int Pre -1 0 2(_ent(_in))))
		(_port(_int Clr -1 0 2(_ent(_in))))
		(_port(_int Q 0 0 2(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 9(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 1 9(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1445          1730418106920 Driver
(_unit VHDL(test_latch8 0 26(driver 1 28))
	(_version vf5)
	(_time 1730418106921 2024.10.31 20:41:46)
	(_source(\../src/p3.vhd\(\../src/Latch8.vhd\)))
	(_parameters tan)
	(_code 9792969895c1c08092c7d1cd95919690939194919f)
	(_ent
		(_time 1726103218345)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 1 30(_ent (_in))))
				(_port(_int Clk -1 1 30(_ent (_in))))
				(_port(_int Pre -1 1 30(_ent (_in))))
				(_port(_int Clr -1 1 30(_ent (_in))))
				(_port(_int Q 0 1 30(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 35(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 32(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 1 32(_arch(_uni))))
		(_sig(_int Q 1 1 32(_arch(_uni))))
		(_sig(_int Clk -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 1 33(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 1 33(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 37(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 37(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 36(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000047 55 759           1730418106926 Behave
(_unit VHDL(accumulator 0 1(behave 0 11))
	(_version vf5)
	(_time 1730418106927 2024.10.31 20:41:46)
	(_source(\../src/Accumulator.vhd\))
	(_parameters tan)
	(_code 9793939893c0c0809397d3ccc391c49196909391c1)
	(_ent
		(_time 1730314710847)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 3(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 3(_ent(_in))))
		(_port(_int Clk -1 0 4(_ent(_in)(_event))))
		(_port(_int Clr -1 0 5(_ent(_in))))
		(_port(_int LD -1 0 6(_ent(_in))))
		(_port(_int Q 0 0 7(_ent(_out))))
		(_prcs
			(acc(_arch 0 0 13(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
	)
	(_model . Behave 1 -1)
)
V 000049 55 717           1730418106934 ecuacion
(_unit VHDL(fulladder 0 1(ecuacion 1 5))
	(_version vf5)
	(_time 1730418106935 2024.10.31 20:41:46)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a6a2a5f0a5f1a1b0f5a8b7fcf3a0a2a0a3a1a4a0a0)
	(_ent
		(_time 1730238978501)
	)
	(_object
		(_port(_int X -1 0 2(_ent(_in))))
		(_port(_int Y -1 0 2(_ent(_in))))
		(_port(_int Cin -1 0 2(_ent(_in))))
		(_port(_int Cout -1 0 2(_ent(_out))))
		(_port(_int Sum -1 0 2(_ent(_out))))
		(_prcs
			(line__7(_arch 0 1 7(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__8(_arch 1 1 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000047 55 1570          1730418106940 driver
(_unit VHDL(test_sumador 0 15(driver 1 18))
	(_version vf5)
	(_time 1730418106941 2024.10.31 20:41:46)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a6a3a7f1a5f0f1b1a0a5e0fdf4a1a3a0f2a0a7a0a2)
	(_ent
		(_time 1730238978516)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 20(_ent (_in))))
				(_port(_int Y -1 1 20(_ent (_in))))
				(_port(_int Cin -1 1 20(_ent (_in))))
				(_port(_int Cout -1 1 20(_ent (_out))))
				(_port(_int Sum -1 1 20(_ent (_out))))
			)
		)
	)
	(_inst uut 1 24(_comp fulladder)
		(_port
			((X)(X))
			((Y)(Y))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . fulladder)
		)
	)
	(_object
		(_sig(_int X -1 1 22(_arch(_uni))))
		(_sig(_int Y -1 1 22(_arch(_uni))))
		(_sig(_int Cin -1 1 22(_arch(_uni))))
		(_sig(_int Cout -1 1 22(_arch(_uni))))
		(_sig(_int Sum -1 1 22(_arch(_uni))))
		(_type(_int Entry 1 26(_record(X -1)(Y -1)(Cin -1)(Cout -1)(Sum -1))))
		(_type(_int Table 1 30(_array 0((_to i 0 i 7)))))
		(_cnst(_int Tabla 1 1 31(_prcs 0((((i 0))((i 0))((i 0))((i 0))((i 0)))(((i 0))((i 0))((i 1))((i 0))((i 1)))(((i 0))((i 1))((i 0))((i 0))((i 1)))(((i 0))((i 1))((i 1))((i 1))((i 0)))(((i 1))((i 0))((i 0))((i 0))((i 1)))(((i 1))((i 0))((i 1))((i 1))((i 0)))(((i 1))((i 1))((i 0))((i 1))((i 0)))(((i 1))((i 1))((i 1))((i 1))((i 1)))))))
		(_prcs
			(estimulo(_arch 0 1 25(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . driver 1 -1)
)
V 000049 55 1788          1730418106946 Behave_1
(_unit VHDL(test_16 0 64(behave_1 1 64))
	(_version vf5)
	(_time 1730418106947 2024.10.31 20:41:46)
	(_source(\../src/p4.vhd\(\../src/fulladder.vhd\)))
	(_parameters tan)
	(_code a6a3a7f1a5f0f1b1a0f5e0f9f6a5a0a1a2a0a3a1a5)
	(_ent
		(_time 1730238978526)
	)
	(_block Blck_Test_1 1 73
		(_object
			(_sig(_int GUARD -3 1 73(_arch(_uni(_code 8)))))
			(_prcs
				(line__73(_arch 0 1 73(_prcs(_simple)(_trgt(6))(_sens(0)(5)))))
				(line__76(_arch 1 1 76(_assignment(_alias((Destination_1)(Source)))(_trgt(1))(_sens(0)(6)))))
				(line__77(_arch 2 1 77(_assignment(_alias((Destination_2)(Source)))(_trgt(2))(_sens(0)))))
			)
		)
	)
	(_block Blck_Test_2 1 80
		(_object
			(_sig (_stable Clock'STABLE~13 -3 1 81(_int(5)(d 0)(_event))))
			(_sig(_int GUARD -3 1 80(_arch(_uni(_code 9)))))
			(_prcs
				(line__80(_arch 3 1 80(_prcs(_simple)(_trgt(8))(_sens(0)(5)(7)))))
				(line__83(_arch 4 1 83(_assignment(_alias((Destination_3)(Source)))(_trgt(3))(_sens(0)(8)))))
				(line__84(_arch 5 1 84(_assignment(_alias((Destination_4)(Source)))(_trgt(4))(_sens(0)))))
			)
		)
	)
	(_object
		(_sig(_int Source -1 1 65(_arch(_uni((i 0))))))
		(_sig(_int Destination_1 -1 1 66(_arch(_uni((i 0))))))
		(_sig(_int Destination_2 -1 1 67(_arch(_uni((i 0))))))
		(_sig(_int Destination_3 -1 1 68(_arch(_uni((i 0))))))
		(_sig(_int Destination_4 -1 1 69(_arch(_uni((i 0))))))
		(_sig(_int Clock -2 1 70(_arch(_uni((i 0)))(_event))))
		(_prcs
			(Tick_Tock(_arch 6 1 87(_prcs(_wait_for)(_trgt(5))(_read(5)))))
			(Source_Wave(_arch 7 1 94(_assignment(_trgt(0)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard)))
	(_model . Behave_1 10 -1)
)
V 000051 55 1892          1730418106952 Estructura
(_unit VHDL(adder8 0 5(estructura 1 9))
	(_version vf5)
	(_time 1730418106953 2024.10.31 20:41:46)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b6b2b2e2b4e1e6a0b2b9a4e9efb0b7b0b2b0b2b0b3)
	(_ent
		(_time 1730239049810)
	)
	(_comp
		(fulladder
			(_object
				(_port(_int X -1 1 11(_ent (_in))))
				(_port(_int Y -1 1 11(_ent (_in))))
				(_port(_int Cin -1 1 11(_ent (_in))))
				(_port(_int Cout -1 1 11(_ent (_out))))
				(_port(_int Sum -1 1 11(_ent (_out))))
			)
		)
	)
	(_generate Stages 1 15(_for 2 )
		(_generate LowBit 1 17(_if 1)
			(_inst FA 1 19(_comp fulladder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_generate OtherBits 1 22(_if 2)
			(_inst FA 1 24(_comp fulladder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . fulladder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 1 16(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Cout -1 0 6(_ent(_out))))
		(_port(_int Sum 0 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 13(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 1 13(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 1 16(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__28(_arch 0 1 28(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000047 55 1396          1730418106958 Driver
(_unit VHDL(test_adder8 0 34(driver 1 36))
	(_version vf5)
	(_time 1730418106959 2024.10.31 20:41:46)
	(_source(\../src/p5.vhd\(\../src/Adder8.vhd\)))
	(_parameters tan)
	(_code b6b3b7e2b5e0e1a1b3baf0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1730239049817)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 1 38(_ent (_in))))
				(_port(_int B 0 1 38(_ent (_in))))
				(_port(_int Cin -1 1 38(_ent (_in))))
				(_port(_int Cout -1 1 38(_ent (_out))))
				(_port(_int Sum 0 1 38(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 43(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 1 40(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 1 40(_arch(_uni))))
		(_sig(_int B 1 1 40(_arch(_uni))))
		(_sig(_int Sum 1 1 40(_arch(_uni))))
		(_sig(_int Cin -1 1 41(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 1 41(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 1 45(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 1 45(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 1 44(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000049 55 1328          1730418106964 Behavior
(_unit VHDL(shiftn 0 8(behavior 1 22))
	(_version vf5)
	(_time 1730418106965 2024.10.31 20:41:46)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c6c3c093c8919bd0c2c7d29cc2c1c5c0cec0cfc0c0)
	(_ent
		(_time 1730239152761)
	)
	(_object
		(_port(_int CLK -1 0 9(_ent(_in)(_event))))
		(_port(_int CLR -1 0 10(_ent(_in))))
		(_port(_int LD -1 0 11(_ent(_in))))
		(_port(_int SH -1 0 12(_ent(_in))))
		(_port(_int DIR -1 0 13(_ent(_in))))
		(_type(_int ~BIT_VECTOR~12 0 14(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int D 0 0 14(_ent(_in))))
		(_type(_int ~BIT_VECTOR~121 0 15(_array -1((_uto i 0 i 2147483647)))))
		(_port(_int Q 1 0 15(_ent(_out))))
		(_type(_int InBits 1 25(_scalar (_dto c 2 i 0))))
		(_type(_int OutBits 1 26(_scalar (_dto c 3 i 0))))
		(_type(_int ~BIT_VECTOR{Q'LENGTH-1~downto~0}~13 1 27(_array -1((_dto c 4 i 0)))))
		(_var(_int State 4 1 27(_prcs 1)))
		(_prcs
			(line__17(_ent 0 0 17(_assertion(_mon))))
			(Shifter(_arch 1 1 24(_prcs(_simple)(_trgt(6))(_sens(0)(1))(_read(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(1920233029 543253601 1869488196 1650811936 1702043749 1634541682 1629954163 1634231150 1970348071 1634476133 1818325792 543253609 81)
	)
	(_model . Behavior 5 -1)
)
V 000047 55 1592          1730418106970 Driver
(_unit VHDL(test_shiftn 0 49(driver 1 51))
	(_version vf5)
	(_time 1730418106971 2024.10.31 20:41:46)
	(_source(\../src/p6.vhd\(\../src/ShiftN.vhd\)))
	(_parameters tan)
	(_code c6c3c793c59091d1c0c1809d94c0cec0cfc0c0c1c2)
	(_ent
		(_time 1730239152771)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 1 53(_ent (_in))))
				(_port(_int CLR -1 1 53(_ent (_in))))
				(_port(_int LD -1 1 53(_ent (_in))))
				(_port(_int SH -1 1 54(_ent (_in))))
				(_port(_int DIR -1 1 54(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 2 1 55(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 1 55(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 3 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 61(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((LD)(LD))
			((SH)(SH))
			((DIR)(DIR))
			((D)(D))
			((Q)(Q))
		)
		(_use(_ent . ShiftN)
		)
	)
	(_object
		(_sig(_int CLK -1 1 57(_arch(_uni))))
		(_sig(_int CLR -1 1 57(_arch(_uni))))
		(_sig(_int LD -1 1 57(_arch(_uni))))
		(_sig(_int SH -1 1 57(_arch(_uni))))
		(_sig(_int DIR -1 1 57(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{1~to~4}~13 1 58(_array -1((_to i 1 i 4)))))
		(_sig(_int D 0 1 58(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{8~downto~1}~13 1 59(_array -1((_dto i 8 i 1)))))
		(_sig(_int Q 1 1 59(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 1 62(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(65793)
	)
	(_model . Driver 1 -1)
)
V 000044 55 1184          1730418106983 FSM
(_unit VHDL(controller 0 5(fsm 1 10))
	(_version vf5)
	(_time 1730418106984 2024.10.31 20:41:46)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code d5d1d3878682d4c2d3dbc78fd2d386d386d3d0d2d7)
	(_ent
		(_time 1730239225648)
	)
	(_object
		(_port(_int STB -1 0 6(_ent(_in))))
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int LSB -1 0 6(_ent(_in))))
		(_port(_int Stop -1 0 6(_ent(_in))))
		(_port(_int Init -1 0 7(_ent(_out))))
		(_port(_int Shift -1 0 7(_ent(_out))))
		(_port(_int Add -1 0 7(_ent(_out))))
		(_port(_int Done -1 0 7(_ent(_out))))
		(_type(_int States 1 11(_enum1 InitS CheckS AddS ShiftS EndS (_to i 0 i 4))))
		(_sig(_int State 0 1 12(_arch(_uni((i 4))))))
		(_prcs
			(line__15(_arch 0 1 15(_assignment(_trgt(4))(_sens(8)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(6))(_sens(8)))))
			(line__17(_arch 2 1 17(_assignment(_trgt(5))(_sens(8)))))
			(line__18(_arch 3 1 18(_assignment(_trgt(7))(_sens(8)))))
			(StateMachine(_arch 4 1 21(_prcs(_trgt(8))(_sens(1)(0)(2)(3)(8))(_dssslsensitivity 1))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . FSM 5 -1)
)
V 000047 55 1768          1730418106989 Driver
(_unit VHDL(test_controller 0 50(driver 1 52))
	(_version vf5)
	(_time 1730418106990 2024.10.31 20:41:46)
	(_source(\../src/p7.vhd\(\../src/Controller.vhd\)))
	(_parameters tan)
	(_code d5d0d487d58382c2d086938f87d383d380d2d1d2d7)
	(_ent
		(_time 1730239225655)
	)
	(_comp
		(Controller
			(_object
				(_port(_int STB -1 1 54(_ent (_in))))
				(_port(_int CLK -1 1 54(_ent (_in))))
				(_port(_int LSB -1 1 54(_ent (_in))))
				(_port(_int Stop -1 1 54(_ent (_in))))
				(_port(_int Init -1 1 55(_ent (_out))))
				(_port(_int Shift -1 1 55(_ent (_out))))
				(_port(_int Add -1 1 55(_ent (_out))))
				(_port(_int Done -1 1 55(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 60(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(LSB))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_sig(_int STB -1 1 57(_arch(_uni))))
		(_sig(_int LSB -1 1 57(_arch(_uni))))
		(_sig(_int Done -1 1 57(_arch(_uni))))
		(_sig(_int Init -1 1 57(_arch(_uni))))
		(_sig(_int Shift -1 1 57(_arch(_uni))))
		(_sig(_int Add -1 1 57(_arch(_uni))))
		(_sig(_int Stop -1 1 57(_arch(_uni))))
		(_sig(_int CLK -1 1 58(_arch(_uni((i 1)))(_event))))
		(_sig(_int ENA -1 1 58(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 1 64(_array -1((_dto i 7 i 0)))))
		(_var(_int Val 0 1 64(_prcs 2)))
		(_prcs
			(Clock(_arch 0 1 61(_assignment(_trgt(7))(_sens(7)(8)))))
			(Enable(_arch 1 1 62(_assignment(_trgt(8)))))
			(Stimulus(_arch 2 1 63(_prcs(_trgt(0)(1)(6))(_sens(7))(_read(2)(4)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16843008 16777472)
	)
	(_model . Driver 3 -1)
)
V 000036 55 684 1730312614275 utils
(_unit VHDL(utils 0 8(utils 0 16))
	(_version vf5)
	(_time 1730418106996 2024.10.31 20:41:46)
	(_source(\../src/Utils.vhd\))
	(_parameters tan)
	(_code e5e0e5b7e4b2b8f3b4eaf6beb1e2e1e3ece3b6e2e6)
	(_ent
		(_time 1730312614275)
	)
	(_object
		(_subprogram
			(_int Clock 0 0 17(_ent(_proc)))
			(_int Convert 1 0 25(_ent(_func)))
			(_int Convert 2 0 36(_ent(_func -4 -3)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Utils 3 -1)
)
V 000047 55 1056          1730418107003 Driver
(_unit VHDL(test_utils 0 51(driver 0 55))
	(_version vf5)
	(_time 1730418107004 2024.10.31 20:41:47)
	(_source(\../src/Utils.vhd\))
	(_parameters tan usedpackagebody)
	(_code e5e0e4b6e5b3b2f2e0b2a3beb1e2e1e3ece3b6e2e6)
	(_ent
		(_time 1730312614284)
	)
	(_object
		(_sig(_int N -1 0 56(_arch(_uni))))
		(_type(_int ~BIT_VECTOR{5~downto~0}~13 0 57(_array -2((_dto i 5 i 0)))))
		(_sig(_int B 0 0 57(_arch(_uni))))
		(_sig(_int C -2 0 58(_arch(_uni)(_param_out))))
		(_prcs
			(CLK(_arch 0 0 64(_procedure_call(_trgt(2)))))
			(line__66(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)))))
			(line__76(_arch 2 0 76(_assignment(_trgt(0))(_sens(1)))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
			(_ext Convert(1 2))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(.(Utils)))
	(_model . Driver 3 -1)
)
V 000044 55 4528          1730418107013 mul
(_unit VHDL(mul4 0 1(mul 0 10))
	(_version vf5)
	(_time 1730418107014 2024.10.31 20:41:47)
	(_source(\../src/Mul4.vhd\))
	(_parameters tan)
	(_code f5f1a4a4f5a2f2e6f5f7b1aea1f3a6f6f1f3a1f2f0)
	(_ent
		(_time 1730384016441)
	)
	(_comp
		(ShiftN
			(_object
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int CLR -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 14(_ent (_in))))
				(_port(_int SH -1 0 14(_ent (_in))))
				(_port(_int DIR -1 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~13 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int D 5 0 14(_ent (_in))))
				(_type(_int ~BIT_VECTOR~131 0 14(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int Q 6 0 14(_ent (_out))))
			)
		)
		(Adder8
			(_object
				(_port(_int A 2 0 18(_ent (_in))))
				(_port(_int B 2 0 18(_ent (_in))))
				(_port(_int Cin -1 0 18(_ent (_in))))
				(_port(_int Cout -1 0 18(_ent (_out))))
				(_port(_int Sum 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_port(_int D 3 0 26(_ent (_in))))
				(_port(_int Clk -1 0 26(_ent (_in))))
				(_port(_int Clr -1 0 26(_ent (_in))))
				(_port(_int LD -1 0 26(_ent (_in))))
				(_port(_int Q 3 0 26(_ent (_out))))
			)
		)
		(Controller
			(_object
				(_port(_int STB -1 0 22(_ent (_in))))
				(_port(_int CLK -1 0 22(_ent (_in))))
				(_port(_int LSB -1 0 22(_ent (_in))))
				(_port(_int Stop -1 0 22(_ent (_in))))
				(_port(_int Init -1 0 22(_ent (_out))))
				(_port(_int Shift -1 0 22(_ent (_out))))
				(_port(_int Add -1 0 22(_ent (_out))))
				(_port(_int Done -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst SR_A 0 49(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 0)))
			((D)(A_8))
			((Q)(QA))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst SR_B 0 52(_comp ShiftN)
		(_port
			((CLK)(CLK))
			((CLR)((i 0)))
			((LD)(Init))
			((SH)(Shift))
			((DIR)((i 1)))
			((D)(B_8))
			((Q)(QB))
		)
		(_use(_ent . ShiftN)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((LD)(LD))
				((SH)(SH))
				((DIR)(DIR))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst Adder 0 58(_comp Adder8)
		(_port
			((A)(Res))
			((B)(QB))
			((Cin)((i 0)))
			((Cout)(_open))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Cout)(Cout))
				((Sum)(Sum))
			)
		)
	)
	(_inst ACC 0 61(_comp Accumulator)
		(_port
			((D)(Sum))
			((Clk)(CLK))
			((Clr)(Init))
			((LD)(Add))
			((Q)(Res))
		)
		(_use(_ent . Accumulator)
		)
	)
	(_inst FSM 0 64(_comp Controller)
		(_port
			((STB)(STB))
			((CLK)(CLK))
			((LSB)(QA(0)))
			((Stop)(Stop))
			((Init)(Init))
			((Shift)(Shift))
			((Add)(Add))
			((Done)(Done))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~12 0 3(_array -1((_dto i 3 i 0)))))
		(_port(_int A_4 0 0 3(_ent(_in))))
		(_port(_int B_4 0 0 3(_ent(_in))))
		(_port(_int STB -1 0 4(_ent(_in))))
		(_port(_int CLK -1 0 4(_ent(_in))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 5(_array -1((_dto i 7 i 0)))))
		(_port(_int Result 1 0 5(_ent(_out))))
		(_port(_int Done -1 0 6(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~133 0 26(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~135 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int QA 4 0 30(_arch(_uni))))
		(_sig(_int QB 4 0 30(_arch(_uni))))
		(_sig(_int Sum 4 0 30(_arch(_uni))))
		(_sig(_int Res 4 0 30(_arch(_uni))))
		(_sig(_int A_8 4 0 30(_arch(_uni))))
		(_sig(_int B_8 4 0 30(_arch(_uni))))
		(_sig(_int Init -1 0 31(_arch(_uni))))
		(_sig(_int Shift -1 0 31(_arch(_uni))))
		(_sig(_int Add -1 0 31(_arch(_uni))))
		(_sig(_int Stop -1 0 31(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(10))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(11))(_sens(1)))))
			(line__55(_arch 2 0 55(_assignment(_trgt(15))(_sens(6)))))
			(line__67(_arch 3 0 67(_assignment(_alias((Result)(Res)))(_trgt(4))(_sens(9)))))
		)
		(_subprogram
			(_int compuerta_NOR 4 0 34(_arch(_func -1 -2)))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard)))
	(_static
		(0)
		(0 0)
	)
	(_model . mul 5 -1)
)
V 000045 55 2277          1730418107023 Test
(_unit VHDL(test_mul4 0 3(test 0 6))
	(_version vf5)
	(_time 1730418107024 2024.10.31 20:41:47)
	(_source(\../src/Test_Mul4.vhd\))
	(_parameters tan usedpackagebody)
	(_code f5f0f4a5f5a3a2e2f3f6b3aff0f2f0f3a6f6f1f2f1)
	(_ent
		(_time 1730384016444)
	)
	(_comp
		(Mul4
			(_object
				(_port(_int A_4 0 0 10(_ent (_in))))
				(_port(_int B_4 0 0 10(_ent (_in))))
				(_port(_int STB -1 0 11(_ent (_in))))
				(_port(_int CLK -1 0 11(_ent (_in))))
				(_port(_int Result 1 0 12(_ent (_out))))
				(_port(_int Done -1 0 13(_ent (_out))))
			)
		)
	)
	(_inst mul 0 28(_comp Mul4)
		(_port
			((A_4)(A_4))
			((B_4)(B_4))
			((STB)(STB))
			((CLK)(CLK))
			((Result)(Result))
			((Done)(Done))
		)
		(_use(_ent . Mul4)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{3~downto~0}~13 0 10(_array -1((_dto i 3 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 12(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{3~downto~0}~132 0 18(_array -1((_dto i 3 i 0)))))
		(_sig(_int A_4 2 0 18(_arch(_uni))))
		(_sig(_int B_4 2 0 18(_arch(_uni))))
		(_sig(_int STB -1 0 19(_arch(_uni))))
		(_sig(_int CLK -1 0 19(_arch(_uni)(_param_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 20(_array -1((_dto i 7 i 0)))))
		(_sig(_int Result 3 0 20(_arch(_uni))))
		(_sig(_int Done -1 0 21(_arch(_uni))))
		(_type(_int ~BIT_VECTOR~135 0 31(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{9,4}\ 4 0 0(_int gms(_code 5))))
		(_type(_int ~BIT_VECTOR~13 0 32(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \Convert{2,4}\ 5 0 0(_int gms(_code 6))))
		(_prcs
			(line__25(_arch 0 0 25(_procedure_call(_trgt(3)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(0)))))
			(line__32(_arch 2 0 32(_assignment(_trgt(1)))))
			(line__35(_arch 3 0 35(_assignment(_trgt(2)))))
			(line__37(_arch 4 0 37(_assertion(_sens(5))(_mon))))
		)
		(_subprogram
			(_ext Clock(1 0))
			(_ext Convert(1 1))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext std.standard.BIT_VECTOR(0 BIT_VECTOR)))
	)
	(_use(std(standard))(.(Utils)))
	(_static
		(1970104659 1768120684 1713401455 1818324585 1684109929 2109025)
	)
	(_model . Test 7 -1)
)
