
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986065 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986065 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9224794 heartbeat IPC: 1.90886 cumulative IPC: 1.90886 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13945380 heartbeat IPC: 2.11838 cumulative IPC: 2.00817 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18432304 heartbeat IPC: 2.2287 cumulative IPC: 2.07666 (Simulation time: 0 hr 4 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23569408 heartbeat IPC: 1.94662 cumulative IPC: 2.04255 (Simulation time: 0 hr 5 min 19 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27895007 heartbeat IPC: 2.31182 cumulative IPC: 2.09127 (Simulation time: 0 hr 6 min 22 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32216967 heartbeat IPC: 2.31377 cumulative IPC: 2.12533 (Simulation time: 0 hr 7 min 26 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36525477 heartbeat IPC: 2.32099 cumulative IPC: 2.15124 (Simulation time: 0 hr 8 min 29 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40843309 heartbeat IPC: 2.31598 cumulative IPC: 2.17054 (Simulation time: 0 hr 9 min 32 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45161801 heartbeat IPC: 2.31562 cumulative IPC: 2.18575 (Simulation time: 0 hr 10 min 34 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49487262 heartbeat IPC: 2.31189 cumulative IPC: 2.19774 (Simulation time: 0 hr 11 min 36 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45501198 cumulative IPC: 2.19774 (Simulation time: 0 hr 11 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19774 instructions: 100000002 cycles: 45501198
cpu0_DTLB TOTAL     ACCESS:   40544682  HIT:   40530529  MISS:      14153
cpu0_DTLB LOAD      ACCESS:   32389726  HIT:   32382011  MISS:       7715
cpu0_DTLB RFO       ACCESS:    8154956  HIT:    8148518  MISS:       6438
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.2633 cycles
cpu0_ITLB TOTAL     ACCESS:     801226  HIT:     801154  MISS:         72
cpu0_ITLB LOAD      ACCESS:     801226  HIT:     801154  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62154  HIT:      62049  MISS:        105
cpu0_L1I LOAD      ACCESS:      62154  HIT:      62049  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 99.619 cycles
cpu0_STLB TOTAL     ACCESS:      14225  HIT:      13770  MISS:        455
cpu0_STLB LOAD      ACCESS:       7787  HIT:       7779  MISS:          8
cpu0_STLB RFO       ACCESS:       6438  HIT:       5991  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 165.411 cycles
cpu0_L1D TOTAL     ACCESS:   33498404  HIT:   33028275  MISS:     470129
cpu0_L1D LOAD      ACCESS:   28671706  HIT:   28510308  MISS:     161398
cpu0_L1D RFO       ACCESS:    4826244  HIT:    4517536  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 233.628 cycles
cpu0_L2C TOTAL     ACCESS:     777324  HIT:     472401  MISS:     304923
cpu0_L2C LOAD      ACCESS:     161503  HIT:     149269  MISS:      12234
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307090  HIT:     307043  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 343.264 cycles
LLC TOTAL     ACCESS:     596483  HIT:     446467  MISS:     150016
LLC LOAD      ACCESS:      12233  HIT:      11129  MISS:       1104
LLC RFO       ACCESS:     292633  HIT:     211398  MISS:      81235
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291609  HIT:     223932  MISS:      67677
LLC TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 654.908 cycles
Insertion Distribution: 
	LOAD 0 0 3583 73 
	RFO 0 0 31217 80737 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 68528 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1164  ROW_BUFFER_MISS:      81174
 DBUS AVG_CONGESTED_CYCLE:    3.99305
 WQ ROW_BUFFER_HIT:       5206  ROW_BUFFER_MISS:      73162  FULL:      17857


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.367
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

