// Seed: 2839980748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_5;
  wire id_6;
  reg  id_7;
  reg  id_8;
  always_comb
  fork : SymbolIdentifier
    id_7 <= 1'h0;
    begin : LABEL_0
      id_8 <= 1;
    end
  join
endmodule
module module_0 #(
    parameter id_2 = 32'd41,
    parameter id_4 = 32'd50,
    parameter id_7 = 32'd93,
    parameter id_9 = 32'd0
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  input wire id_3;
  input wire _id_2;
  output reg id_1;
  localparam id_5 = 1 == 1 - 1;
  assign id_4 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
  logic [1 : id_4] _id_7 = id_7, id_8;
  logic [-1 'h0 : id_2] _id_9;
  ;
  supply0 id_10 = 1;
  logic [7:0] id_11, id_12, id_13, id_14, id_15[id_9 : module_1];
  integer [1 'b0 : id_7  <=  id_7] id_16;
  parameter id_17 = -1;
  uwire [1 : -1  !=  1] id_18;
  assign id_12[1'b0] = id_2;
  wire [-1 'b0 : (  id_7  )] id_19;
  assign id_18 = -1'b0;
  always @(posedge id_10) if (id_5) id_1 <= id_3 - id_8;
endmodule
