{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614641312987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614641312987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  1 20:28:32 2021 " "Processing started: Mon Mar  1 20:28:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614641312987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614641312987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwla_sigmoid -c pwla_sigmoid " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwla_sigmoid -c pwla_sigmoid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614641312987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614641313145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614641313146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwla_sigmoid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwla_sigmoid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwla_sigmoid_tb " "Found entity 1: pwla_sigmoid_tb" {  } { { "pwla_sigmoid_tb.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614641320354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614641320354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwla_sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwla_sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwla_sigmoid " "Found entity 1: pwla_sigmoid" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614641320355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614641320355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwla_sigmoid " "Elaborating entity \"pwla_sigmoid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614641320393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_int pwla_sigmoid.sv(5) " "Verilog HDL or VHDL warning at pwla_sigmoid.sv(5): object \"x_int\" assigned a value but never read" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614641320394 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwla_sigmoid.sv(8) " "Verilog HDL assignment warning at pwla_sigmoid.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614641320394 "|pwla_sigmoid"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "16'b......0000000000 pwla_sigmoid.sv(9) " "Verilog HDL Display System Task info at pwla_sigmoid.sv(9): 16'b......0000000000" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 9 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614641320394 "|pwla_sigmoid"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "x_int pwla_sigmoid.sv(7) " "Verilog HDL warning at pwla_sigmoid.sv(7): initial value for variable x_int should be constant" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1614641320394 "|pwla_sigmoid"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "f_x pwla_sigmoid.sv(3) " "Output port \"f_x\" at pwla_sigmoid.sv(3) has no driver" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1614641320394 "|pwla_sigmoid"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[0\] GND " "Pin \"f_x\[0\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[1\] GND " "Pin \"f_x\[1\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[2\] GND " "Pin \"f_x\[2\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[3\] GND " "Pin \"f_x\[3\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[4\] GND " "Pin \"f_x\[4\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[5\] GND " "Pin \"f_x\[5\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[6\] GND " "Pin \"f_x\[6\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[7\] GND " "Pin \"f_x\[7\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[8\] GND " "Pin \"f_x\[8\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[9\] GND " "Pin \"f_x\[9\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[10\] GND " "Pin \"f_x\[10\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[11\] GND " "Pin \"f_x\[11\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[12\] GND " "Pin \"f_x\[12\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[13\] GND " "Pin \"f_x\[13\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[14\] GND " "Pin \"f_x\[14\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_x\[15\] GND " "Pin \"f_x\[15\]\" is stuck at GND" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614641320740 "|pwla_sigmoid|f_x[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614641320740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614641320820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614641320820 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[10\] " "No output dependent on input pin \"x\[10\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[11\] " "No output dependent on input pin \"x\[11\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[12\] " "No output dependent on input pin \"x\[12\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[13\] " "No output dependent on input pin \"x\[13\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[14\] " "No output dependent on input pin \"x\[14\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[15\] " "No output dependent on input pin \"x\[15\]\"" {  } { { "pwla_sigmoid.sv" "" { Text "/home/daniel/Documents/GitHub/pwla_sigmoid/pwla_sigmoid.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614641320846 "|pwla_sigmoid|x[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614641320846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614641320847 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614641320847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614641320847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614641320853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  1 20:28:40 2021 " "Processing ended: Mon Mar  1 20:28:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614641320853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614641320853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614641320853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614641320853 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614641334336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614641334336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  1 20:28:54 2021 " "Processing started: Mon Mar  1 20:28:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614641334336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1614641334336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp pwla_sigmoid -c pwla_sigmoid --netlist_type=sgate " "Command: quartus_npp pwla_sigmoid -c pwla_sigmoid --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1614641334336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1614641334407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614641334411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  1 20:28:54 2021 " "Processing ended: Mon Mar  1 20:28:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614641334411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614641334411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614641334411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1614641334411 ""}
