Analysis & Synthesis report for DE2_115
Wed Jun 04 15:34:10 2025
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115|Top:top0|state_r
 12. State Machine - |DE2_115|Top:top0|AudPlayer:player0|state_r
 13. State Machine - |DE2_115|Top:top0|AudDSP:dsp|state_r
 14. State Machine - |DE2_115|Top:top0|AudRecorder:recorder0|state_r
 15. State Machine - |DE2_115|Top:top0|I2cInitializer:init0|state_r
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Altpll:pll0|Altpll_altpll_0:altpll_0
 23. Source assignments for Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_stdsync_sv6:stdsync2|Altpll_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for sld_signaltap:auto_signaltap_0
 27. Parameter Settings for User Entity Instance: Altpll:pll0|altera_reset_controller:rst_controller
 28. Parameter Settings for User Entity Instance: Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Parameter Settings for User Entity Instance: Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: Debounce:deb0
 31. Parameter Settings for User Entity Instance: Debounce:deb1
 32. Parameter Settings for User Entity Instance: Debounce:deb2
 33. Parameter Settings for User Entity Instance: Top:top0
 34. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec1
 35. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec2
 36. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec3
 37. Parameter Settings for User Entity Instance: FastSlow:fast_slow0
 38. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec4
 39. Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec5
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. Parameter Settings for Inferred Entity Instance: Top:top0|AudDSP:dsp|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: Top:top0|AudDSP:dsp|lpm_divide:Div0
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "SevenHexDecoder:seven_dec5"
 45. Port Connectivity Checks: "SevenHexDecoder:seven_dec4"
 46. Port Connectivity Checks: "SevenHexDecoder:seven_dec3"
 47. Port Connectivity Checks: "Top:top0|AudDSP:dsp"
 48. Port Connectivity Checks: "Top:top0|I2cInitializer:init0"
 49. Port Connectivity Checks: "Debounce:deb2"
 50. Port Connectivity Checks: "Debounce:deb1"
 51. Port Connectivity Checks: "Debounce:deb0"
 52. Port Connectivity Checks: "Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 53. Port Connectivity Checks: "Altpll:pll0|altera_reset_controller:rst_controller"
 54. Port Connectivity Checks: "Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1"
 55. Port Connectivity Checks: "Altpll:pll0|Altpll_altpll_0:altpll_0"
 56. Port Connectivity Checks: "Altpll:pll0"
 57. SignalTap II Logic Analyzer Settings
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Connections to In-System Debugging Instance "auto_signaltap_0"
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 04 15:34:10 2025       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,537                                       ;
;     Total combinational functions  ; 1,424                                       ;
;     Dedicated logic registers      ; 1,741                                       ;
; Total registers                    ; 1741                                        ;
; Total pins                         ; 480                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,856                                      ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; src/AudDSP_v2.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/AudDSP_v2.sv                                                   ;             ;
; src/AudPlayer.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/AudPlayer.sv                                                   ;             ;
; Altpll/synthesis/Altpll.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/Altpll/synthesis/Altpll.v                                          ; Altpll      ;
; Altpll/synthesis/submodules/altera_reset_controller.v              ; yes             ; User Verilog HDL File                        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/Altpll/synthesis/submodules/altera_reset_controller.v              ; Altpll      ;
; Altpll/synthesis/submodules/altera_reset_synchronizer.v            ; yes             ; User Verilog HDL File                        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/Altpll/synthesis/submodules/altera_reset_synchronizer.v            ; Altpll      ;
; Altpll/synthesis/submodules/Altpll_altpll_0.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/Altpll/synthesis/submodules/Altpll_altpll_0.v                      ; Altpll      ;
; src/DE2_115/SevenHexDecoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/DE2_115/SevenHexDecoder.sv                                     ;             ;
; src/DE2_115/FastSlow.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/DE2_115/FastSlow.sv                                            ;             ;
; src/DE2_115/Debounce.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/DE2_115/Debounce.sv                                            ;             ;
; src/DE2_115/DE2_115.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/DE2_115/DE2_115.sv                                             ;             ;
; src/Top.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/Top.sv                                                         ;             ;
; src/I2cInitializer.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/I2cInitializer.sv                                              ;             ;
; src/AudRecorder.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/src/AudRecorder.sv                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                              ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                           ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                            ;             ;
; db/sld_ela_trigger_flow_sel_3831.tdf                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/sld_ela_trigger_flow_sel_3831.tdf                               ;             ;
; db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v              ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_e124.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/altsyncram_e124.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                            ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                 ;             ;
; db/cntr_0ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cntr_0ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cntr_jgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/slda3c6ff0b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/ip/slda3c6ff0b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                            ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                                            ;             ;
; db/mult_h4t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/mult_h4t.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                     ;             ;
; db/lpm_divide_n0p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/lpm_divide_n0p.tdf                                              ;             ;
; db/abs_divider_ibg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/abs_divider_ibg.tdf                                             ;             ;
; db/alt_u_div_27f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/alt_u_div_27f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_abs_2v9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/lpm_abs_2v9.tdf                                                 ;             ;
; db/lpm_abs_g0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/lpm_abs_g0a.tdf                                                 ;             ;
; db/mult_f4t.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/db/mult_f4t.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,537                                                                                 ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 1424                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 443                                                                                   ;
;     -- 3 input functions                    ; 606                                                                                   ;
;     -- <=2 input functions                  ; 375                                                                                   ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 1125                                                                                  ;
;     -- arithmetic mode                      ; 299                                                                                   ;
;                                             ;                                                                                       ;
; Total registers                             ; 1741                                                                                  ;
;     -- Dedicated logic registers            ; 1741                                                                                  ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 480                                                                                   ;
; Total memory bits                           ; 57856                                                                                 ;
;                                             ;                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 2                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 988                                                                                   ;
; Total fan-out                               ; 12821                                                                                 ;
; Average fan-out                             ; 2.92                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                                                                ; 1424 (2)          ; 1741 (0)     ; 57856       ; 2            ; 0       ; 1         ; 480  ; 0            ; |DE2_115                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Altpll:pll0|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Altpll:pll0                                                                                                                                                                                                                                                                                                     ; Altpll       ;
;       |Altpll_altpll_0:altpll_0|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Altpll:pll0|Altpll_altpll_0:altpll_0                                                                                                                                                                                                                                                                            ; Altpll       ;
;          |Altpll_altpll_0_altpll_0eh2:sd1|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1                                                                                                                                                                                                                                            ; Altpll       ;
;    |Debounce:deb0|                                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb0                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Debounce:deb1|                                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb1                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Debounce:deb2|                                                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Debounce:deb2                                                                                                                                                                                                                                                                                                   ; work         ;
;    |SevenHexDecoder:seven_dec1|                                                                         ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder:seven_dec1                                                                                                                                                                                                                                                                                      ; work         ;
;    |SevenHexDecoder:seven_dec2|                                                                         ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder:seven_dec2                                                                                                                                                                                                                                                                                      ; work         ;
;    |SevenHexDecoder:seven_dec3|                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|SevenHexDecoder:seven_dec3                                                                                                                                                                                                                                                                                      ; work         ;
;    |Top:top0|                                                                                           ; 762 (110)         ; 211 (10)     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|Top:top0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |AudDSP:dsp|                                                                                      ; 498 (176)         ; 84 (84)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp                                                                                                                                                                                                                                                                                             ; work         ;
;          |lpm_divide:Div0|                                                                              ; 322 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_divide:Div0                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_divide_n0p:auto_generated|                                                             ; 322 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_divide:Div0|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                               ; work         ;
;                |abs_divider_ibg:divider|                                                                ; 322 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                       ; work         ;
;                   |alt_u_div_27f:divider|                                                               ; 255 (254)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                 ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                           ; work         ;
;                   |lpm_abs_g0a:my_abs_num|                                                              ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_g0a:my_abs_num                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult0|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_mult:Mult0                                                                                                                                                                                                                                                                              ; work         ;
;             |mult_h4t:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|Top:top0|AudDSP:dsp|lpm_mult:Mult0|mult_h4t:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;       |AudPlayer:player0|                                                                               ; 28 (28)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudPlayer:player0                                                                                                                                                                                                                                                                                      ; work         ;
;       |AudRecorder:recorder0|                                                                           ; 66 (66)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|AudRecorder:recorder0                                                                                                                                                                                                                                                                                  ; work         ;
;       |I2cInitializer:init0|                                                                            ; 60 (60)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|Top:top0|I2cInitializer:init0                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 118 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 118 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 117 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 117 (78)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                       ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                               ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                             ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 430 (2)           ; 1425 (226)   ; 57856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 428 (0)           ; 1199 (0)     ; 57856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                            ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 428 (87)          ; 1199 (530)   ; 57856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                      ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                  ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                        ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                          ; work         ;
;                   |mux_0tc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 57856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                     ; work         ;
;                |altsyncram_e124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 57856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated                                                                                                                      ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                        ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                          ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 347 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                 ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 339 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 339 (339)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                       ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                         ; work         ;
;                   |sld_ela_trigger_flow_sel_3831:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated                                                            ; work         ;
;                      |sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 191 (12)          ; 173 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                          ; work         ;
;                   |cntr_0ii:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0ii:auto_generated                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                   ; work         ;
;                   |cntr_h6j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                         ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                 ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                            ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 113 (113)         ; 113 (113)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                 ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 113          ; 512          ; 113          ; 57856 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                    ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                      ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                      ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |DE2_115|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_3831:auto_generated|sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
; N/A    ; Qsys                    ; 15.0    ; N/A          ; N/A          ; |DE2_115|Altpll:pll0                                                                                                                                                                                                                                                                                                     ; Altpll.qsys     ;
; Altera ; altpll                  ; 15.0    ; N/A          ; N/A          ; |DE2_115|Altpll:pll0|Altpll_altpll_0:altpll_0                                                                                                                                                                                                                                                                            ; Altpll.qsys     ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |DE2_115|Altpll:pll0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                              ; Altpll.qsys     ;
+--------+-------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Top:top0|state_r                                                                                                                   ;
+----------------------+----------------+----------------------+----------------------+----------------+---------------------+---------------+----------------+
; Name                 ; state_r.S_PLAY ; state_r.S_RECD_TAKEN ; state_r.S_RECD_PAUSE ; state_r.S_RECD ; state_r.S_RECD_WAIT ; state_r.S_I2C ; state_r.S_IDLE ;
+----------------------+----------------+----------------------+----------------------+----------------+---------------------+---------------+----------------+
; state_r.S_IDLE       ; 0              ; 0                    ; 0                    ; 0              ; 0                   ; 0             ; 0              ;
; state_r.S_I2C        ; 0              ; 0                    ; 0                    ; 0              ; 0                   ; 1             ; 1              ;
; state_r.S_RECD_WAIT  ; 0              ; 0                    ; 0                    ; 0              ; 1                   ; 0             ; 1              ;
; state_r.S_RECD       ; 0              ; 0                    ; 0                    ; 1              ; 0                   ; 0             ; 1              ;
; state_r.S_RECD_PAUSE ; 0              ; 0                    ; 1                    ; 0              ; 0                   ; 0             ; 1              ;
; state_r.S_RECD_TAKEN ; 0              ; 1                    ; 0                    ; 0              ; 0                   ; 0             ; 1              ;
; state_r.S_PLAY       ; 1              ; 0                    ; 0                    ; 0              ; 0                   ; 0             ; 1              ;
+----------------------+----------------+----------------------+----------------------+----------------+---------------------+---------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |DE2_115|Top:top0|AudPlayer:player0|state_r ;
+--------------+--------------+--------------+----------------+
; Name         ; state_r.LEFT ; state_r.WAIT ; state_r.IDLE   ;
+--------------+--------------+--------------+----------------+
; state_r.IDLE ; 0            ; 0            ; 0              ;
; state_r.LEFT ; 1            ; 0            ; 1              ;
; state_r.WAIT ; 0            ; 1            ; 1              ;
+--------------+--------------+--------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Top:top0|AudDSP:dsp|state_r                                  ;
+-----------------+-----------------+----------------+-----------------+----------------+
; Name            ; state_r.S_EMPTY ; state_r.S_PLAY ; state_r.S_PAUSE ; state_r.S_IDLE ;
+-----------------+-----------------+----------------+-----------------+----------------+
; state_r.S_IDLE  ; 0               ; 0              ; 0               ; 0              ;
; state_r.S_PAUSE ; 0               ; 0              ; 1               ; 1              ;
; state_r.S_PLAY  ; 0               ; 1              ; 0               ; 1              ;
; state_r.S_EMPTY ; 1               ; 0              ; 0               ; 1              ;
+-----------------+-----------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Top:top0|AudRecorder:recorder0|state_r                                                           ;
+---------------+--------------+--------------+---------------+--------------+---------------+---------------+--------------+
; Name          ; state_r.WAIT ; state_r.STOP ; state_r.PAUSE ; state_r.DONE ; state_r.STORE ; state_r.RIGHT ; state_r.IDLE ;
+---------------+--------------+--------------+---------------+--------------+---------------+---------------+--------------+
; state_r.IDLE  ; 0            ; 0            ; 0             ; 0            ; 0             ; 0             ; 0            ;
; state_r.RIGHT ; 0            ; 0            ; 0             ; 0            ; 0             ; 1             ; 1            ;
; state_r.STORE ; 0            ; 0            ; 0             ; 0            ; 1             ; 0             ; 1            ;
; state_r.DONE  ; 0            ; 0            ; 0             ; 1            ; 0             ; 0             ; 1            ;
; state_r.PAUSE ; 0            ; 0            ; 1             ; 0            ; 0             ; 0             ; 1            ;
; state_r.STOP  ; 0            ; 1            ; 0             ; 0            ; 0             ; 0             ; 1            ;
; state_r.WAIT  ; 1            ; 0            ; 0             ; 0            ; 0             ; 0             ; 1            ;
+---------------+--------------+--------------+---------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|Top:top0|I2cInitializer:init0|state_r                                                                                                                                                                                           ;
+----------------------+----------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+--------------------+
; Name                 ; state_r.STATE_FINISH ; state_r.STATE_F2 ; state_r.STATE_F1 ; state_r.STATE_F ; state_r.STATE_E ; state_r.STATE_D ; state_r.STATE_C ; state_r.STATE_B ; state_r.STATE_A ; state_r.STATE_S2 ; state_r.STATE_S1 ; state_r.STATE_IDLE ;
+----------------------+----------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+--------------------+
; state_r.STATE_IDLE   ; 0                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 0                  ;
; state_r.STATE_S1     ; 0                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 1                ; 1                  ;
; state_r.STATE_S2     ; 0                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                ; 0                ; 1                  ;
; state_r.STATE_A      ; 0                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                ; 0                ; 1                  ;
; state_r.STATE_B      ; 0                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_C      ; 0                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_D      ; 0                    ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_E      ; 0                    ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_F      ; 0                    ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_F1     ; 0                    ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_F2     ; 0                    ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
; state_r.STATE_FINISH ; 1                    ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                ; 0                ; 1                  ;
+----------------------+----------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------------+------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Top:top0|AudDSP:dsp|sram_data_next_w[15]            ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[14]            ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[13]            ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[12]            ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[11]            ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[10]            ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[9]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[8]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[7]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[6]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[5]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[4]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[3]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[2]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[1]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Top:top0|AudDSP:dsp|sram_data_next_w[0]             ; Top:top0|AudDSP:dsp|Selector61 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                          ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Top:top0|AudPlayer:player0|output_r[0]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; Altpll:pll0|Altpll_altpll_0:altpll_0|prev_reset                                                                                        ; Stuck at GND due to stuck port data_in ;
; Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; Lost fanout                            ;
; Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1] ; Lost fanout                            ;
; Top:top0|state_r~4                                                                                                                     ; Lost fanout                            ;
; Top:top0|state_r~5                                                                                                                     ; Lost fanout                            ;
; Top:top0|state_r~6                                                                                                                     ; Lost fanout                            ;
; Top:top0|AudDSP:dsp|state_r~4                                                                                                          ; Lost fanout                            ;
; Top:top0|AudDSP:dsp|state_r~5                                                                                                          ; Lost fanout                            ;
; Top:top0|AudDSP:dsp|state_r~6                                                                                                          ; Lost fanout                            ;
; Top:top0|AudRecorder:recorder0|state_r~4                                                                                               ; Lost fanout                            ;
; Top:top0|AudRecorder:recorder0|state_r~5                                                                                               ; Lost fanout                            ;
; Top:top0|AudRecorder:recorder0|state_r~6                                                                                               ; Lost fanout                            ;
; Top:top0|AudRecorder:recorder0|state_r~7                                                                                               ; Lost fanout                            ;
; Top:top0|AudRecorder:recorder0|state_r~8                                                                                               ; Lost fanout                            ;
; Top:top0|AudRecorder:recorder0|state_r~9                                                                                               ; Lost fanout                            ;
; Top:top0|I2cInitializer:init0|state_r~4                                                                                                ; Lost fanout                            ;
; Top:top0|I2cInitializer:init0|state_r~5                                                                                                ; Lost fanout                            ;
; Top:top0|I2cInitializer:init0|state_r~6                                                                                                ; Lost fanout                            ;
; Top:top0|I2cInitializer:init0|state_r~7                                                                                                ; Lost fanout                            ;
; Total Number of Removed Registers = 21                                                                                                 ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+-------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                 ;
+-------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Altpll:pll0|Altpll_altpll_0:altpll_0|prev_reset ; Stuck at GND              ; Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                 ; due to stuck port data_in ; Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                 ;                           ; Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ;
+-------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1741  ;
; Number of registers using Synchronous Clear  ; 89    ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 826   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 718   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Top:top0|AudDSP:dsp|is_pause_r                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 14                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115|Top:top0|AudRecorder:recorder0|addr_r[19]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|Top:top0|AudRecorder:recorder0|counter_r[2]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|Top:top0|I2cInitializer:init0|command_counter_r[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115|Top:top0|I2cInitializer:init0|bit_counter_r[0]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|Top:top0|I2cInitializer:init0|command_r[20]        ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |DE2_115|Top:top0|I2cInitializer:init0|command_r[5]         ;
; 19:1               ; 6 bits    ; 72 LEs        ; 42 LEs               ; 30 LEs                 ; Yes        ; |DE2_115|Top:top0|I2cInitializer:init0|command_r[1]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|Top:top0|AudDSP:dsp|slow_counter_w                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|Top:top0|AudDSP:dsp|o_data_w                       ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE2_115|Top:top0|AudDSP:dsp|temp_addr                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|Top:top0|AudDSP:dsp|sram_data_w                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|Top:top0|AudPlayer:player0|Selector2               ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; No         ; |DE2_115|Top:top0|Selector0                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE2_115|Top:top0|Selector3                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_115|Top:top0|AudRecorder:recorder0|Selector2           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2_115|Top:top0|AudRecorder:recorder0|Selector3           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for Altpll:pll0|Altpll_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------+
; Assignment     ; Value ; From ; To                          ;
+----------------+-------+------+-----------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                  ;
+----------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_stdsync_sv6:stdsync2|Altpll_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altpll:pll0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Debounce:deb2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; CNT_N          ; 7     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top:top0    ;
+-----------------+----------------------+-----------------+
; Parameter Name  ; Value                ; Type            ;
+-----------------+----------------------+-----------------+
; S_IDLE          ; 0                    ; Signed Integer  ;
; S_I2C           ; 1                    ; Signed Integer  ;
; S_RECD_WAIT     ; 2                    ; Signed Integer  ;
; S_RECD          ; 3                    ; Signed Integer  ;
; S_RECD_PAUSE    ; 4                    ; Signed Integer  ;
; S_RECD_TAKEN    ; 5                    ; Signed Integer  ;
; S_PLAY          ; 6                    ; Signed Integer  ;
; STOP_ADDR_COUNT ; 11111111111111111111 ; Unsigned Binary ;
+-----------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec1 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec2 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec3 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FastSlow:fast_slow0 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; F              ; 0001110 ; Unsigned Binary                       ;
; S              ; 0010010 ; Unsigned Binary                       ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec4 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SevenHexDecoder:seven_dec5 ;
+----------------+---------+----------------------------------------------+
; Parameter Name ; Value   ; Type                                         ;
+----------------+---------+----------------------------------------------+
; D0             ; 1000000 ; Unsigned Binary                              ;
; D1             ; 1111001 ; Unsigned Binary                              ;
; D2             ; 0100100 ; Unsigned Binary                              ;
; D3             ; 0110000 ; Unsigned Binary                              ;
; D4             ; 0011001 ; Unsigned Binary                              ;
; D5             ; 0010010 ; Unsigned Binary                              ;
; D6             ; 0000010 ; Unsigned Binary                              ;
; D7             ; 1011000 ; Unsigned Binary                              ;
; D8             ; 0000000 ; Unsigned Binary                              ;
; D9             ; 0010000 ; Unsigned Binary                              ;
+----------------+---------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 113                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 113                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 352                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 113                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|AudDSP:dsp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 17           ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Top:top0|AudDSP:dsp|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                                    ;
; LPM_WIDTHD             ; 5              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 1                                  ;
; Entity Instance                       ; Top:top0|AudDSP:dsp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                 ;
;     -- LPM_WIDTHB                     ; 5                                  ;
;     -- LPM_WIDTHP                     ; 22                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexDecoder:seven_dec5"                                                                                                                          ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; i_hex       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "i_hex[6..1]" will be connected to GND. ;
; o_seven_ten ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexDecoder:seven_dec4"                                                                                                                          ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; i_hex       ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "i_hex[6..1]" will be connected to GND. ;
; o_seven_ten ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenHexDecoder:seven_dec3"                                                                                                                                                               ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_hex       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_hex[6..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; o_seven_ten ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:top0|AudDSP:dsp"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_is_pause ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top:top0|I2cInitializer:init0"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; o_oen ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb2"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb1"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:deb0"                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_debounced ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; o_pos       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altpll:pll0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "Altpll:pll0|Altpll_altpll_0:altpll_0" ;
+-----------+--------+----------+----------------------------------+
; Port      ; Type   ; Severity ; Details                          ;
+-----------+--------+----------+----------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected           ;
; write     ; Input  ; Info     ; Explicitly unconnected           ;
; address   ; Input  ; Info     ; Explicitly unconnected           ;
; readdata  ; Output ; Info     ; Explicitly unconnected           ;
; writedata ; Input  ; Info     ; Explicitly unconnected           ;
; areset    ; Input  ; Info     ; Explicitly unconnected           ;
; locked    ; Output ; Info     ; Explicitly unconnected           ;
; phasedone ; Output ; Info     ; Explicitly unconnected           ;
+-----------+--------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Altpll:pll0"                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; altpll_800k_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 113                 ; 113              ; 512          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 591                         ;
; cycloneiii_ff         ; 226                         ;
;     CLR               ; 117                         ;
;     CLR SCLR          ; 2                           ;
;     ENA CLR           ; 59                          ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA CLR SLD       ; 9                           ;
; cycloneiii_io_obuf    ; 141                         ;
; cycloneiii_lcell_comb ; 883                         ;
;     arith             ; 214                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 159                         ;
;     normal            ; 669                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 207                         ;
;         4 data inputs ; 283                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 61.40                       ;
; Average LUT depth     ; 20.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                           ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                     ; Details                                                                                                                                                        ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top:top0|data_play[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[0]~0                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[0]~0                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[10]~1                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[10]~1                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[11]~2                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[11]~2                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[12]~3                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[12]~3                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[13]~4                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[13]~4                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[14]~5                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[14]~5                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[15]~6                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[15]~6                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[1]~7                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[1]~7                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[2]~8                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[2]~8                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[3]~9                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[3]~9                                                               ; N/A                                                                                                                                                            ;
; Top:top0|data_play[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[4]~10                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[4]~10                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[5]~11                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[5]~11                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[6]~12                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[6]~12                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[7]~13                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[7]~13                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[8]~14                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[8]~14                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[9]~15                                                              ; N/A                                                                                                                                                            ;
; Top:top0|data_play[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|data_play[9]~15                                                              ; N/A                                                                                                                                                            ;
; Top:top0|dsp_start_r           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|dsp_start_r                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|dsp_start_r           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|dsp_start_r                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|i2c_start_r           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|i2c_start_r                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|i2c_start_r           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|i2c_start_r                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_ADCDAT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCDAT                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_ADCDAT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCDAT                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_ADCLRCK         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_ADCLRCK         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_BCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                                                                              ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_BCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                                                                              ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_DACLRCK         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_DACLRCK                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|i_AUD_DACLRCK         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_DACLRCK                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|i_clk                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1|wire_pll7_clk[0] ; N/A                                                                                                                                                            ;
; Top:top0|i_clk_100k            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1|wire_pll7_clk[1] ; N/A                                                                                                                                                            ;
; Top:top0|i_clk_100k            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1|wire_pll7_clk[1] ; N/A                                                                                                                                                            ;
; Top:top0|i_is_slow             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_is_slow             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_key_0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debounce:deb0|neg_r                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|i_key_0               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debounce:deb0|neg_r                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|i_key_1               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debounce:deb1|neg_r                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|i_key_1               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debounce:deb1|neg_r                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|i_key_2               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debounce:deb2|neg_r                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|i_key_2               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Debounce:deb2|neg_r                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|i_remain_pitch        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_remain_pitch        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_rst_n               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]                                                                                ; N/A                                                                                                                                                            ;
; Top:top0|i_rst_n               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[3]                                                                                ; N/A                                                                                                                                                            ;
; Top:top0|i_slow_mode           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_slow_mode           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_speed[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_speed[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_speed[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_speed[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_speed[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|i_speed[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                 ; N/A                                                                                                                                                            ;
; Top:top0|io_I2C_SDAT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_SDAT                                                                              ; N/A                                                                                                                                                            ;
; Top:top0|io_I2C_SDAT           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_SDAT                                                                              ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[0]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[0]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[0]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[0]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[0]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[0]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[10]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[10]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[10]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[10]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[10]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[10]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[11]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[11]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[11]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[11]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[11]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[11]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[12]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[12]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[12]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[12]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[12]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[12]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[13]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[13]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[13]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[13]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[13]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[13]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[14]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[14]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[14]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[14]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[14]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[14]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[15]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[15]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[15]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[15]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[15]~direct ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[15]                                                                           ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[1]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[1]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[1]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[1]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[1]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[1]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[2]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[2]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[2]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[2]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[2]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[2]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[3]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[3]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[3]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[3]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[3]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[3]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[4]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[4]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[4]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[4]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[4]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[4]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[5]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[5]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[5]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[5]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[5]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[5]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[6]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[6]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[6]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[6]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[6]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[6]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[7]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[7]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[7]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[7]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[7]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[7]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[8]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[8]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[8]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[8]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[8]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[8]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[9]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[9]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[9]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[9]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|io_SRAM_DQ[9]~direct  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SRAM_DQ[9]                                                                            ; N/A                                                                                                                                                            ;
; Top:top0|o_AUD_DACDAT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|AudPlayer:player0|o_aud_dacdat~0                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_AUD_DACDAT          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|AudPlayer:player0|o_aud_dacdat~0                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_I2C_SCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|I2cInitializer:init0|o_sclk~2_wirecell                                       ; N/A                                                                                                                                                            ;
; Top:top0|o_I2C_SCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|I2cInitializer:init0|o_sclk~2_wirecell                                       ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[0]~0                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[0]~0                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[10]~10                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[10]~10                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[11]~11                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[11]~11                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[12]~12                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[12]~12                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[13]~13                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[13]~13                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[14]~14                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[14]~14                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[15]~15                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[15]~15                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[16]~16                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[16]~16                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[17]~17                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[17]~17                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[18]~18                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[18]~18                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[19]~19                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[19]~19                                                           ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[1]~1                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[1]~1                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[2]~2                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[2]~2                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[3]~3                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[3]~3                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[4]~4                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[4]~4                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[5]~5                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[5]~5                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[6]~6                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[6]~6                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[7]~7                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[7]~7                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[8]~8                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[8]~8                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[9]~9                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_ADDR[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_SRAM_ADDR[9]~9                                                             ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_CE_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_CE_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_LB_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_LB_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_OE_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_OE_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_UB_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_UB_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_WE_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|AudRecorder:recorder0|state_r.STORE~_wirecell                                ; N/A                                                                                                                                                            ;
; Top:top0|o_SRAM_WE_N           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|AudRecorder:recorder0|state_r.STORE~_wirecell                                ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[0]~2                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[0]~2                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[1]~3                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[1]~3                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[2]~4                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[2]~4                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[3]~5                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[3]~5                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[4]~6                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[4]~6                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[5]~7                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_ledg[5]~7                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|state_r.S_IDLE~_wirecell                                                     ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|state_r.S_IDLE~_wirecell                                                     ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|state_r.S_IDLE~_wirecell                                                     ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|state_r.S_IDLE~_wirecell                                                     ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|state_r.S_IDLE~_wirecell                                                     ; N/A                                                                                                                                                            ;
; Top:top0|o_ledg[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|state_r.S_IDLE~_wirecell                                                     ; N/A                                                                                                                                                            ;
; Top:top0|o_time[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[0]~2                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[0]~2                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[1]~3                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[1]~3                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[2]~4                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[2]~4                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[3]~5                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[3]~5                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[4]~6                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|o_time[4]~6                                                                  ; N/A                                                                                                                                                            ;
; Top:top0|o_time[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|o_time[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                   ; N/A                                                                                                                                                            ;
; Top:top0|state_r[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Top:top0|state_r[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Top:top0|state_r[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Top:top0|state_r[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Top:top0|state_r[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Top:top0|state_r[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Top:top0|stop_r                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|stop_r                                                                       ; N/A                                                                                                                                                            ;
; Top:top0|stop_r                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|stop_r                                                                       ; N/A                                                                                                                                                            ;
; Top:top0|stop_w                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|stop_w~0                                                                     ; N/A                                                                                                                                                            ;
; Top:top0|stop_w                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Top:top0|stop_w~0                                                                     ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                   ; N/A                                                                                                                                                            ;
+--------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Jun 04 15:33:42 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c DE2_115
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/auddsp_v2.sv
    Info (12023): Found entity 1: AudDSP
Info (12021): Found 1 design units, including 1 entities, in source file src/audplayer.sv
    Info (12023): Found entity 1: AudPlayer
Warning (12090): Entity "Altpll" obtained from "Altpll/synthesis/Altpll.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/altpll.v
    Info (12023): Found entity 1: Altpll
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file altpll/synthesis/submodules/altpll_altpll_0.v
    Info (12023): Found entity 1: Altpll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: Altpll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: Altpll_altpll_0_altpll_0eh2
    Info (12023): Found entity 4: Altpll_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/sevenhexdecoder.sv
    Info (12023): Found entity 1: SevenHexDecoder
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/fastslow.sv
    Info (12023): Found entity 1: FastSlow
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/debounce.sv
    Info (12023): Found entity 1: Debounce
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/de2_115.sv
    Info (12023): Found entity 1: DE2_115
Warning (10275): Verilog HDL Module Instantiation warning at Top.sv(159): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: Top
Info (12021): Found 1 design units, including 1 entities, in source file src/i2cinitializer.sv
    Info (12023): Found entity 1: I2cInitializer
Info (12021): Found 1 design units, including 1 entities, in source file src/audrecorder.sv
    Info (12023): Found entity 1: AudRecorder
Warning (10236): Verilog HDL Implicit Net warning at Top.sv(177): created implicit net for "dsp_oen"
Warning (10236): Verilog HDL Implicit Net warning at Top.sv(178): created implicit net for "is_player_pause"
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(68) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(84) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(94) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(101) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(102) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(108) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(118) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(135) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115.sv(20) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115.sv(22) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115.sv(23) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115.sv(24) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115.sv(25) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115.sv(29) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(52) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(56) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(58) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(60) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(69) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(70) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(72) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(74) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(76) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(85) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(86) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(91) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(95) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(96) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(97) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(99) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(103) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(104) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(105) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(106) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(109) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(110) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(119) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(121) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(122) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(124) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(125) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(130) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(131) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(132) has no driver
Info (12128): Elaborating entity "Altpll" for hierarchy "Altpll:pll0"
Info (12128): Elaborating entity "Altpll_altpll_0" for hierarchy "Altpll:pll0|Altpll_altpll_0:altpll_0"
Info (12128): Elaborating entity "Altpll_altpll_0_stdsync_sv6" for hierarchy "Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "Altpll_altpll_0_dffpipe_l2c" for hierarchy "Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_stdsync_sv6:stdsync2|Altpll_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "Altpll_altpll_0_altpll_0eh2" for hierarchy "Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Altpll:pll0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Altpll:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:deb0"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(23): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "Top" for hierarchy "Top:top0"
Warning (10230): Verilog HDL assignment warning at Top.sv(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Top.sv(72): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "I2cInitializer" for hierarchy "Top:top0|I2cInitializer:init0"
Warning (10036): Verilog HDL or VHDL warning at I2cInitializer.sv(43): object "i_data_r" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(52): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(53): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(54): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(62): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(95): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(96): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at I2cInitializer.sv(97): truncated value with size 32 to match size of target (4)
Warning (10270): Verilog HDL Case Statement warning at I2cInitializer.sv(89): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at I2cInitializer.sv(89): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at I2cInitializer.sv(111): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at I2cInitializer.sv(109): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at I2cInitializer.sv(109): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "AudRecorder" for hierarchy "Top:top0|AudRecorder:recorder0"
Info (12128): Elaborating entity "AudDSP" for hierarchy "Top:top0|AudDSP:dsp"
Warning (10036): Verilog HDL or VHDL warning at AudDSP_v2.sv(25): object "is_slow_w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AudDSP_v2.sv(26): object "slow_mode_w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at AudDSP_v2.sv(27): object "speed_w" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(77): truncated value with size 32 to match size of target (4)
Warning (10270): Verilog HDL Case Statement warning at AudDSP_v2.sv(71): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at AudDSP_v2.sv(71): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(90): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(146): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(148): truncated value with size 32 to match size of target (21)
Warning (10270): Verilog HDL Case Statement warning at AudDSP_v2.sv(141): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at AudDSP_v2.sv(141): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(153): truncated value with size 21 to match size of target (20)
Warning (10270): Verilog HDL Case Statement warning at AudDSP_v2.sv(160): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at AudDSP_v2.sv(160): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at AudDSP_v2.sv(158): inferring latch(es) for variable "sram_data_next_w", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(202): truncated value with size 33 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at AudDSP_v2.sv(203): truncated value with size 21 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at AudDSP_v2.sv(194): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at AudDSP_v2.sv(194): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "sram_data_next_w[0]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[1]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[2]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[3]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[4]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[5]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[6]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[7]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[8]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[9]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[10]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[11]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[12]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[13]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[14]" at AudDSP_v2.sv(158)
Info (10041): Inferred latch for "sram_data_next_w[15]" at AudDSP_v2.sv(158)
Info (12128): Elaborating entity "AudPlayer" for hierarchy "Top:top0|AudPlayer:player0"
Info (12128): Elaborating entity "SevenHexDecoder" for hierarchy "SevenHexDecoder:seven_dec1"
Info (12128): Elaborating entity "FastSlow" for hierarchy "FastSlow:fast_slow0"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_3831.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_3831
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab3_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_Lab3_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf
    Info (12023): Found entity 1: altsyncram_e124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf
    Info (12023): Found entity 1: cntr_0ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2025.06.04.15:34:01 Progress: Loading slda3c6ff0b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda3c6ff0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276004): RAM logic "SevenHexDecoder:seven_dec2|Ram1" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SevenHexDecoder:seven_dec2|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SevenHexDecoder:seven_dec1|Ram1" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SevenHexDecoder:seven_dec1|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SevenHexDecoder:seven_dec3|Ram1" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SevenHexDecoder:seven_dec4|Ram1" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "SevenHexDecoder:seven_dec5|Ram1" is uninferred due to inappropriate RAM size
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Top:top0|AudDSP:dsp|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Top:top0|AudDSP:dsp|Div0"
Info (12130): Elaborated megafunction instantiation "Top:top0|AudDSP:dsp|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Top:top0|AudDSP:dsp|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf
    Info (12023): Found entity 1: mult_h4t
Info (12130): Elaborated megafunction instantiation "Top:top0|AudDSP:dsp|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Top:top0|AudDSP:dsp|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n0p.tdf
    Info (12023): Found entity 1: lpm_divide_n0p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_g0a.tdf
    Info (12023): Found entity 1: lpm_abs_g0a
Warning (12069): Ignored assignment(s) for "state_r[0]" because "state_r" is not a bus or array
Warning (12069): Ignored assignment(s) for "state_r[1]" because "state_r" is not a bus or array
Warning (12069): Ignored assignment(s) for "state_r[2]" because "state_r" is not a bus or array
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 20 buffer(s)
    Info (13016): Ignored 20 CARRY_SUM buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[0]" has no driver
    Warning (13040): bidirectional pin "GPIO[1]" has no driver
    Warning (13040): bidirectional pin "GPIO[2]" has no driver
    Warning (13040): bidirectional pin "GPIO[3]" has no driver
    Warning (13040): bidirectional pin "GPIO[4]" has no driver
    Warning (13040): bidirectional pin "GPIO[5]" has no driver
    Warning (13040): bidirectional pin "GPIO[6]" has no driver
    Warning (13040): bidirectional pin "GPIO[7]" has no driver
    Warning (13040): bidirectional pin "GPIO[8]" has no driver
    Warning (13040): bidirectional pin "GPIO[9]" has no driver
    Warning (13040): bidirectional pin "GPIO[10]" has no driver
    Warning (13040): bidirectional pin "GPIO[11]" has no driver
    Warning (13040): bidirectional pin "GPIO[12]" has no driver
    Warning (13040): bidirectional pin "GPIO[13]" has no driver
    Warning (13040): bidirectional pin "GPIO[14]" has no driver
    Warning (13040): bidirectional pin "GPIO[15]" has no driver
    Warning (13040): bidirectional pin "GPIO[16]" has no driver
    Warning (13040): bidirectional pin "GPIO[17]" has no driver
    Warning (13040): bidirectional pin "GPIO[18]" has no driver
    Warning (13040): bidirectional pin "GPIO[19]" has no driver
    Warning (13040): bidirectional pin "GPIO[20]" has no driver
    Warning (13040): bidirectional pin "GPIO[21]" has no driver
    Warning (13040): bidirectional pin "GPIO[22]" has no driver
    Warning (13040): bidirectional pin "GPIO[23]" has no driver
    Warning (13040): bidirectional pin "GPIO[24]" has no driver
    Warning (13040): bidirectional pin "GPIO[25]" has no driver
    Warning (13040): bidirectional pin "GPIO[26]" has no driver
    Warning (13040): bidirectional pin "GPIO[27]" has no driver
    Warning (13040): bidirectional pin "GPIO[28]" has no driver
    Warning (13040): bidirectional pin "GPIO[29]" has no driver
    Warning (13040): bidirectional pin "GPIO[30]" has no driver
    Warning (13040): bidirectional pin "GPIO[31]" has no driver
    Warning (13040): bidirectional pin "GPIO[32]" has no driver
    Warning (13040): bidirectional pin "GPIO[33]" has no driver
    Warning (13040): bidirectional pin "GPIO[34]" has no driver
    Warning (13040): bidirectional pin "GPIO[35]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.top0_i_AUD_ADCLRCK" driven by bidirectional pin "AUD_ADCLRCK" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_i_AUD_BCLK" driven by bidirectional pin "AUD_BCLK" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_i_AUD_DACLRCK" driven by bidirectional pin "AUD_DACLRCK" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_I2C_SDAT" driven by bidirectional pin "I2C_SDAT" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_0_" driven by bidirectional pin "SRAM_DQ[0]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_0_~direct" driven by bidirectional pin "SRAM_DQ[0]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_1_" driven by bidirectional pin "SRAM_DQ[1]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_1_~direct" driven by bidirectional pin "SRAM_DQ[1]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_2_" driven by bidirectional pin "SRAM_DQ[2]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_2_~direct" driven by bidirectional pin "SRAM_DQ[2]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_3_" driven by bidirectional pin "SRAM_DQ[3]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_3_~direct" driven by bidirectional pin "SRAM_DQ[3]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_4_" driven by bidirectional pin "SRAM_DQ[4]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_4_~direct" driven by bidirectional pin "SRAM_DQ[4]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_5_" driven by bidirectional pin "SRAM_DQ[5]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_5_~direct" driven by bidirectional pin "SRAM_DQ[5]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_6_" driven by bidirectional pin "SRAM_DQ[6]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_6_~direct" driven by bidirectional pin "SRAM_DQ[6]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_7_" driven by bidirectional pin "SRAM_DQ[7]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_7_~direct" driven by bidirectional pin "SRAM_DQ[7]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_8_" driven by bidirectional pin "SRAM_DQ[8]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_8_~direct" driven by bidirectional pin "SRAM_DQ[8]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_9_" driven by bidirectional pin "SRAM_DQ[9]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_9_~direct" driven by bidirectional pin "SRAM_DQ[9]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_10_" driven by bidirectional pin "SRAM_DQ[10]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_10_~direct" driven by bidirectional pin "SRAM_DQ[10]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_11_" driven by bidirectional pin "SRAM_DQ[11]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_11_~direct" driven by bidirectional pin "SRAM_DQ[11]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_12_" driven by bidirectional pin "SRAM_DQ[12]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_12_~direct" driven by bidirectional pin "SRAM_DQ[12]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_13_" driven by bidirectional pin "SRAM_DQ[13]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_13_~direct" driven by bidirectional pin "SRAM_DQ[13]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_14_" driven by bidirectional pin "SRAM_DQ[14]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_14_~direct" driven by bidirectional pin "SRAM_DQ[14]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_15_" driven by bidirectional pin "SRAM_DQ[15]" cannot be tri-stated
Warning (14632): Output pin "pre_syn.bp.top0_io_SRAM_DQ_15_~direct" driven by bidirectional pin "SRAM_DQ[15]" cannot be tri-stated
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: pll0|altpll_0|sd1|pll7|clk[0] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/output_files/DE2_115.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 253 of its 259 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "Altpll:pll0|Altpll_altpll_0:altpll_0|Altpll_altpll_0_altpll_0eh2:sd1|pll7" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 79 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_MDIO"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 3227 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 94 input pins
    Info (21059): Implemented 249 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 2626 logic cells
    Info (21064): Implemented 113 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 503 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Wed Jun 04 15:34:10 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/0604_sound_test/output_files/DE2_115.map.smsg.


