m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Maven_Training/Verilog/Verilog_labs/lab4/Dflipflop/sim
vsr_latch
Z0 !s110 1602868831
!i10b 1
!s100 l>Fkk6j2h4zDDF794JQ[g2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:h<Sgbd6k]fOdEJWmL2VE1
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dF:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/sim
w1602067826
8F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/rtl/sr_latch.v
FF:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/rtl/sr_latch.v
!i122 4
L0 1 11
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1602868830.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/rtl/sr_latch.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/rtl/sr_latch.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_SR_latch
R0
!i10b 1
!s100 PXGzhJ9hc]ZKVB^DK8Y9U0
R1
ISQG97<K2AJSnIdK7`ehOo0
R2
R3
w1602067882
8F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/tb/tb_SR_latch.v
FF:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/tb/tb_SR_latch.v
!i122 5
L0 1 29
R4
r1
!s85 0
31
!s108 1602868831.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/tb/tb_SR_latch.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab4/Gate_level_SR_latch/tb/tb_SR_latch.v|
!i113 1
R5
R6
ntb_@s@r_latch
