
---------- Begin Simulation Statistics ----------
final_tick                               1472846048500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697164                       # Number of bytes of host memory used
host_op_rate                                   608835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14613.48                       # Real time elapsed on the host
host_tick_rate                              100786804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6159694173                       # Number of instructions simulated
sim_ops                                    8897197970                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.472846                       # Number of seconds simulated
sim_ticks                                1472846048500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                3185185743                       # number of cc regfile reads
system.cpu.cc_regfile_writes               2962216590                       # number of cc regfile writes
system.cpu.committedInsts                  6159694173                       # Number of Instructions Simulated
system.cpu.committedOps                    8897197970                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.478221                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.478221                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37815                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21633                       # number of floating regfile writes
system.cpu.idleCycles                          135626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               485267                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                628186348                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.022453                       # Inst execution rate
system.cpu.iew.exec_refs                   1347670433                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  673757241                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2205314                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             675453124                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                348                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            675075322                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          8917112944                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             673913192                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            526259                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            8903216627                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    926                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8012                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 440507                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10935                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            182                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       197930                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         287337                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                9974013397                       # num instructions consuming a value
system.cpu.iew.wb_count                    8903142467                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.598284                       # average fanout of values written-back
system.cpu.iew.wb_producers                5967292916                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.022428                       # insts written-back per cycle
system.cpu.iew.wb_sent                     8903154913                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              12329660447                       # number of integer regfile reads
system.cpu.int_regfile_writes              6254220654                       # number of integer regfile writes
system.cpu.ipc                               2.091086                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.091086                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            382793      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            7555512663     84.86%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   71      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3010      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2412      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 648      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1443      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4804      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4242      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2588      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                750      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              26      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            674036633      7.57%     92.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           673776501      7.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8933      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5349      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             8903742886                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   42013                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               75481                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28958                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              75725                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  2129533859                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.239173                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              2121216560     99.61%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     17      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     824      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2039      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   607      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1006      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    308      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    67      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   24      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  37160      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               8269690      0.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2057      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3478      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            11032851939                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        22886686748                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   8903113509                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        8936952365                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 8917112514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                8903742886                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 430                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19914967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4186126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             55                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     31750420                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2945556472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.022771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.242472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           152931753      5.19%      5.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           254555503      8.64%     13.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           131159123      4.45%     18.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          1669058801     56.66%     74.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           309668180     10.51%     85.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           428079023     14.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103768      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 277      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  44      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2945556472                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.022632                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3934                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40109                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            675453124                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           675075322                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             12854831825                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                       2945692098                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               630219097                       # Number of BP lookups
system.cpu.branchPred.condPredicted         629005171                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            458442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            627852651                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               627807873                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.992868                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  521667                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            7518                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1022                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6496                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          857                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        18397814                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            440081                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2943045759                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.023126                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.075504                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       919555066     31.25%     31.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       327872265     11.14%     42.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       359149814     12.20%     54.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       329376199     11.19%     65.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       281711135      9.57%     75.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4075316      0.14%     75.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        27339667      0.93%     76.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           92018      0.00%     76.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       693874279     23.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2943045759                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           6159694173                       # Number of instructions committed
system.cpu.commit.opsCommitted             8897197970                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  1347511457                       # Number of memory references committed
system.cpu.commit.loads                     673777177                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                  627863898                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      20305                       # Number of committed floating point instructions.
system.cpu.commit.integer                  7551686751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                302115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       267246      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   7549405541     84.85%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           31      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2806      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          931      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1258      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2406      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2806      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2313      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          657      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    673772898      7.57%     92.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    673729725      7.57%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4279      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4555      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   8897197970                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     693874279                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   1347611555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1347611555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1347611555                       # number of overall hits
system.cpu.dcache.overall_hits::total      1347611555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16557                       # number of overall misses
system.cpu.dcache.overall_misses::total         16557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1005198451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1005198451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1005198451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1005198451                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1347628112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1347628112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1347628112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1347628112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000012                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60711.387993                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60711.387993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60711.387993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60711.387993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104673                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1111                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.215122                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3703                       # number of writebacks
system.cpu.dcache.writebacks::total              3703                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11827                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4730                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    314429451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    314429451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314429451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314429451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66475.571036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66475.571036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66475.571036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66475.571036                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3703                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    673878412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       673878412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    931098000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    931098000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    673893814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    673893814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60453.058044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60453.058044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    241741500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    241741500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67506.702039                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67506.702039                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    673733143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      673733143                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     74100451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74100451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    673734298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    673734298                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64156.234632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64156.234632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72687951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72687951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63261.924282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63261.924282                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.956428                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1347616285                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          285089.123122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.956428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          898                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2695260951                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2695260951                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                423018048                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             736664353                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                1219411074                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             566022490                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 440507                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            627062516                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 19172                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             8921988438                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3652794                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   673900521                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   673757260                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1264                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           264                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             477678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     6186859822                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   630219097                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          628330562                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    2944610559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  919216                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  838                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7537                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          219                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                1378619476                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2065                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         2945556472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.034292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.820859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               1108605015     37.64%     37.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 35036293      1.19%     38.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                362247449     12.30%     51.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 55384163      1.88%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 96701449      3.28%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                705713673     23.96%     80.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                260403930      8.84%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 37517732      1.27%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                283946768      9.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2945556472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.213946                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.100308                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   1378615977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1378615977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1378615977                       # number of overall hits
system.cpu.icache.overall_hits::total      1378615977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3498                       # number of overall misses
system.cpu.icache.overall_misses::total          3498                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    206812999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    206812999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    206812999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    206812999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1378619475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1378619475                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1378619475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1378619475                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59123.212979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59123.212979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59123.212979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59123.212979                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          858                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    95.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2078                       # number of writebacks
system.cpu.icache.writebacks::total              2078                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          907                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          907                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          907                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          907                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2591                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164687499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164687499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164687499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164687499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63561.365882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63561.365882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63561.365882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63561.365882                       # average overall mshr miss latency
system.cpu.icache.replacements                   2078                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1378615977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1378615977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3498                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    206812999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    206812999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1378619475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1378619475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59123.212979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59123.212979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          907                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164687499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164687499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63561.365882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63561.365882                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.987449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1378618568                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          532079.725203                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.987449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2757241541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2757241541                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1378620418                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1289                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5464                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1675947                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 182                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1341042                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1072                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1472846048500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 440507                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                725340131                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               145282095                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7198                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                1481054171                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             593432370                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             8918553436                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1605426                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             214709720                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              157561750                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  55853                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             783                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          9234288734                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 18153625367                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              12355453569                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     74808                       # Number of floating rename lookups
system.cpu.rename.committedMaps            9210798672                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 23490053                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     349                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 311                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1792182557                       # count of insts added to the skid buffer
system.cpu.rob.reads                      11164763741                       # The number of ROB reads
system.cpu.rob.writes                     17833702588                       # The number of ROB writes
system.cpu.thread_0.numInsts               6159694173                       # Number of Instructions committed
system.cpu.thread_0.numOps                 8897197970                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      2.944688738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          348                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          348                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              397277                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7316                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5777                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7316                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5777                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    207                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.419540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.882001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.146652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            326     93.68%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            18      5.17%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           348                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.511494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.477647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.106640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              276     79.31%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.30%     81.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39     11.21%     92.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.45%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      2.59%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           348                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  468224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               369728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1472846043000                       # Total gap between requests
system.mem_ctrls.avgGap                  112491105.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       155520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       299456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       367744                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 105591.484024000500                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 203317.923353209189                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 249682.579095434921                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4727                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5777                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84767750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    162419250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 35676893393250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32741.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34359.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 6175678274.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       165696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       302528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        468224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       165696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       165696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        70272                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        70272                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2589                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4727                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1098                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1098                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       112501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       205404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           317904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       112501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       112501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        47712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           47712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        47712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       112501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       205404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          365616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7109                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5746                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          179                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               113893250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35545000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          247187000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16020.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34770.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5178                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4026                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   225.433361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   149.920513                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   241.236586                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1387     38.11%     38.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1168     32.10%     70.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          449     12.34%     82.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          201      5.52%     88.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          119      3.27%     91.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           76      2.09%     93.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.37%     94.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           33      0.91%     95.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          156      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3639                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                454976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             367744                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.308909                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.249683                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14301420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7578615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26168100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14903100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 116264687760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21496353000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 547470690720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  685294682715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.286025                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1423102637750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  49181340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    562070750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11766720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6231390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24590160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15091020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 116264687760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21436686540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 547520936160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  685279989750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.276049                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1423233890250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  49181340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    430818250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6171                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1098                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1147                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1147                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3580                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7258                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13160                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13160                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20418                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       298688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       298688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       539520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       539520                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  838208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7321                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001776                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042105                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7308     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7321                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1472846048500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38450500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13776000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25159000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
