###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX060)
#  Generated on:      Fri Jun  4 23:36:29 2021
#  Design:            fir_16tap
#  Command:           timeDesign -signoff -si -outDir reports/signoffTimingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   y[25] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.885
= Slack Time                   14.115
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.430 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.430 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.578 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  104.578 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  104.842 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  104.842 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.119 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.119 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.397 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.397 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.675 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.675 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  105.953 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  105.953 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.233 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.233 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  106.513 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  106.513 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  106.792 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  106.792 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.074 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.074 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.351 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.351 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  107.631 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  107.631 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  107.910 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  107.910 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.191 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.191 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  108.478 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  108.478 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  108.762 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  108.762 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  108.894 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  108.894 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.008 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.008 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.121 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.121 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.235 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.120 |  109.235 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.233 |  109.349 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.233 |  109.349 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.113 |  95.347 |  109.462 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.347 |  109.462 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.460 |  109.576 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.460 |  109.576 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.574 |  109.689 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.574 |  109.689 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.113 |  95.687 |  109.802 | 
     | add_0_root_add_0_root_add_94/U4/B     |   v   | add_0_root_add_0_root_add_94/n3        | XOR2_X1   | 0.000 |  95.687 |  109.802 | 
     | add_0_root_add_0_root_add_94/U4/Z     |   v   | y[25]                                  | XOR2_X1   | 0.198 |  95.885 |  110.000 | 
     | y[25]                                 |   v   | y[25]                                  | fir_16tap | 0.000 |  95.885 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   y[26] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.790
= Slack Time                   14.210
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.526 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.526 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.673 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  104.673 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  104.937 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  104.937 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.215 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.215 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.492 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.492 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.770 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.770 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.048 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.048 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.328 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.328 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  106.608 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  106.608 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  106.887 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  106.887 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.169 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.169 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.446 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.446 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  107.726 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  107.726 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.005 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.005 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.286 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.286 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  108.573 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  108.573 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  108.858 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  108.858 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  108.989 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  108.989 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.103 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.103 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.217 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.217 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.330 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.120 |  109.330 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.233 |  109.444 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.233 |  109.444 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.113 |  95.347 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.347 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.460 |  109.671 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.460 |  109.671 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.574 |  109.784 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.574 |  109.784 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.113 |  95.687 |  109.898 | 
     | add_0_root_add_0_root_add_94/U8/A2    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.000 |  95.687 |  109.898 | 
     | add_0_root_add_0_root_add_94/U8/ZN    |   v   | y[26]                                  | AND2_X1   | 0.102 |  95.790 |  110.000 | 
     | y[26]                                 |   v   | y[26]                                  | fir_16tap | 0.000 |  95.790 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   y[24] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.772
= Slack Time                   14.228
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.543 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.543 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.691 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  104.691 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  104.955 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  104.955 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.232 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.232 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.510 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.510 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.788 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.788 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.066 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.066 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.346 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.346 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  106.626 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  106.626 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  106.905 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  106.905 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.187 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.187 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.464 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.464 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  107.744 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  107.744 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.022 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.022 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.304 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.304 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  108.591 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  108.591 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  108.875 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  108.875 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.007 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.007 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.121 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.121 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.234 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.234 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.348 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.120 |  109.348 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.233 |  109.462 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.233 |  109.462 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.113 |  95.347 |  109.575 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.347 |  109.575 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.460 |  109.689 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.460 |  109.689 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.114 |  95.574 |  109.802 | 
     | add_0_root_add_0_root_add_94/U7/B     |   v   | add_0_root_add_0_root_add_94/n2        | XOR2_X1   | 0.000 |  95.574 |  109.802 | 
     | add_0_root_add_0_root_add_94/U7/Z     |   v   | y[24]                                  | XOR2_X1   | 0.198 |  95.772 |  110.000 | 
     | y[24]                                 |   v   | y[24]                                  | fir_16tap | 0.000 |  95.772 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   y[23] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.658
= Slack Time                   14.342
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.657 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.657 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.805 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  104.805 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.069 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.069 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.346 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.346 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.624 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.624 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.902 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.902 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.180 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.180 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.460 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.460 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  106.740 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  106.740 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.019 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.019 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.301 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.301 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.578 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.578 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  107.858 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  107.858 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.136 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.136 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.418 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.418 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  108.705 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  108.705 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  108.989 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  108.989 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.121 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.121 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.235 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.235 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.348 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.348 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.462 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.120 |  109.462 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.233 |  109.576 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.233 |  109.576 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.113 |  95.347 |  109.689 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.347 |  109.689 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.114 |  95.460 |  109.803 | 
     | add_0_root_add_0_root_add_94/U6/B     |   v   | add_0_root_add_0_root_add_94/n1        | XOR2_X1   | 0.000 |  95.460 |  109.803 | 
     | add_0_root_add_0_root_add_94/U6/Z     |   v   | y[23]                                  | XOR2_X1   | 0.197 |  95.658 |  110.000 | 
     | y[23]                                 |   v   | y[23]                                  | fir_16tap | 0.000 |  95.658 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   y[22] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.544
= Slack Time                   14.456
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.771 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.771 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  104.919 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  104.919 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.183 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.183 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.460 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.460 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.737 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.737 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.015 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.015 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.294 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.294 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.573 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.573 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  106.854 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  106.854 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.133 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.133 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.414 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.414 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.692 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.692 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  107.971 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  107.971 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.250 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.250 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.532 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.532 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  108.818 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  108.818 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.103 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  109.103 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.235 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.235 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.348 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.348 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.462 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.462 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.576 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.120 |  109.576 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.233 |  109.689 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.233 |  109.689 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.113 |  95.347 |  109.803 | 
     | add_0_root_add_0_root_add_94/U5/B     |   v   | add_0_root_add_0_root_add_94/n9        | XOR2_X1   | 0.000 |  95.347 |  109.803 | 
     | add_0_root_add_0_root_add_94/U5/Z     |   v   | y[22]                                  | XOR2_X1   | 0.197 |  95.544 |  110.000 | 
     | y[22]                                 |   v   | y[22]                                  | fir_16tap | 0.000 |  95.544 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   y[21] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.431
= Slack Time                   14.569
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.884 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.884 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.032 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.032 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.296 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.296 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.573 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.573 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.850 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.850 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.128 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.128 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.407 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.407 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.686 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.686 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  106.967 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  106.967 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.246 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.246 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.527 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.527 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.805 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.805 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.084 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.084 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.363 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.363 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.645 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.645 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  108.931 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  108.931 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.216 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  109.216 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.348 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.348 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.461 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.461 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.575 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.575 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.689 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.120 |  109.689 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.233 |  109.802 | 
     | add_0_root_add_0_root_add_94/U10/B    |   v   | add_0_root_add_0_root_add_94/n12       | XOR2_X1   | 0.000 |  95.233 |  109.802 | 
     | add_0_root_add_0_root_add_94/U10/Z    |   v   | y[21]                                  | XOR2_X1   | 0.198 |  95.431 |  110.000 | 
     | y[21]                                 |   v   | y[21]                                  | fir_16tap | 0.000 |  95.431 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   y[20] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.318
= Slack Time                   14.682
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  104.997 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  104.997 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.145 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.145 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.409 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.409 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.686 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.686 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  105.964 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.964 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.242 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.242 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.520 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.520 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.800 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.800 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.080 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.080 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.359 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.359 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.641 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.641 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  107.918 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  107.918 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.198 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.198 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.476 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.476 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.758 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.758 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  109.045 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  109.045 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.329 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  109.329 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.461 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.461 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.575 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.575 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.688 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.006 |  109.688 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.120 |  109.802 | 
     | add_0_root_add_0_root_add_94/U14/B    |   v   | add_0_root_add_0_root_add_94/n11       | XOR2_X1   | 0.000 |  95.120 |  109.802 | 
     | add_0_root_add_0_root_add_94/U14/Z    |   v   | y[20]                                  | XOR2_X1   | 0.198 |  95.318 |  110.000 | 
     | y[20]                                 |   v   | y[20]                                  | fir_16tap | 0.000 |  95.318 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   y[19] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.204
= Slack Time                   14.796
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.111 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.111 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.259 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.259 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.523 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.523 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.800 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.800 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  106.077 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.077 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.355 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.355 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.634 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.634 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  106.913 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  106.913 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.194 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.194 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.473 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.473 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.754 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.754 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  108.032 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  108.032 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.311 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.311 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.590 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.590 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.872 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.872 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  109.159 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  109.159 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.443 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  109.443 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.575 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.575 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.688 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.892 |  109.688 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.114 |  95.006 |  109.802 | 
     | add_0_root_add_0_root_add_94/U13/B    |   v   | add_0_root_add_0_root_add_94/n16       | XOR2_X1   | 0.000 |  95.006 |  109.802 | 
     | add_0_root_add_0_root_add_94/U13/Z    |   v   | y[19]                                  | XOR2_X1   | 0.198 |  95.204 |  110.000 | 
     | y[19]                                 |   v   | y[19]                                  | fir_16tap | 0.000 |  95.204 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   y[18] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.090
= Slack Time                   14.910
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.225 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.225 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.372 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.372 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.636 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.636 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  105.914 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  105.914 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  106.191 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.191 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.469 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.469 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.747 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.747 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  107.027 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  107.027 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.308 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.308 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.586 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.586 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.868 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.868 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  108.146 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  108.146 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.425 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.425 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.704 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.704 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  108.985 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  108.985 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  109.272 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  109.272 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.557 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  109.557 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.688 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.779 |  109.688 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.113 |  94.892 |  109.802 | 
     | add_0_root_add_0_root_add_94/U17/B    |   v   | add_0_root_add_0_root_add_94/n15       | XOR2_X1   | 0.000 |  94.892 |  109.802 | 
     | add_0_root_add_0_root_add_94/U17/Z    |   v   | y[18]                                  | XOR2_X1   | 0.198 |  95.090 |  110.000 | 
     | y[18]                                 |   v   | y[18]                                  | fir_16tap | 0.000 |  95.090 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   y[17] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.976
= Slack Time                   15.024
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.339 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.339 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.487 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.487 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.751 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.751 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  106.028 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  106.028 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  106.305 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.305 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.583 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.583 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.862 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.862 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  107.141 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  107.141 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.422 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.422 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.701 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.701 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  107.982 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  107.982 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  108.260 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  108.260 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.539 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.539 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.818 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.818 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  109.100 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  109.100 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  109.386 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  109.386 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.671 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.647 |  109.671 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.132 |  94.779 |  109.803 | 
     | add_0_root_add_0_root_add_94/U18/B    |   v   | add_0_root_add_0_root_add_94/n19       | XOR2_X1   | 0.000 |  94.779 |  109.803 | 
     | add_0_root_add_0_root_add_94/U18/Z    |   v   | y[17]                                  | XOR2_X1   | 0.197 |  94.976 |  110.000 | 
     | y[17]                                 |   v   | y[17]                                  | fir_16tap | 0.000 |  94.976 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   y[16] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.861
= Slack Time                   15.139
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.454 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.454 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.602 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.602 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.866 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.866 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  106.143 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  106.143 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  106.420 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.420 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.699 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.699 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  106.977 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.977 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  107.257 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  107.257 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.537 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.537 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.816 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.816 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  108.098 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  108.098 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  108.375 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  108.375 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.654 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.654 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  108.933 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  108.933 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  109.215 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  109.215 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  109.502 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  109.502 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.285 |  94.647 |  109.786 | 
     | add_0_root_add_0_root_add_94/U20/B    |   v   | add_0_root_add_0_root_add_94/carry[16] | XOR2_X1   | 0.000 |  94.647 |  109.786 | 
     | add_0_root_add_0_root_add_94/U20/Z    |   v   | y[16]                                  | XOR2_X1   | 0.214 |  94.861 |  110.000 | 
     | y[16]                                 |   v   | y[16]                                  | fir_16tap | 0.000 |  94.861 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   y[15] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.773
= Slack Time                   15.227
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.542 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.542 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.690 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.690 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  105.954 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  105.954 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  106.231 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  106.231 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  106.509 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.509 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.787 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.787 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  107.065 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.065 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  107.345 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  107.345 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.625 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.625 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  108.186 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  108.186 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  108.463 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  108.463 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  108.743 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  108.743 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  109.021 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  109.021 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  109.303 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  109.303 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.287 |  94.362 |  109.590 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.362 |  109.590 | 
     | add_0_root_add_0_root_add_94/U1_15/S  |   ^   | y[15]                                  | FA_X1     | 0.410 |  94.773 |  110.000 | 
     | y[15]                                 |   ^   | y[15]                                  | fir_16tap | 0.000 |  94.773 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   y[14] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.490
= Slack Time                   15.510
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  105.825 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  105.825 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  105.973 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  105.973 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  106.237 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  106.237 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  106.514 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  106.514 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  106.791 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.791 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.069 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.069 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  107.348 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.348 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  107.908 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  107.908 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  108.187 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  108.187 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  108.468 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  108.468 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  108.746 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  108.746 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  109.025 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  109.025 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  109.304 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  109.304 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.282 |  94.076 |  109.586 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.076 |  109.586 | 
     | add_0_root_add_0_root_add_94/U1_14/S  |   ^   | y[14]                                  | FA_X1     | 0.414 |  94.490 |  110.000 | 
     | y[14]                                 |   ^   | y[14]                                  | fir_16tap | 0.000 |  94.490 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   y[13] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.219
= Slack Time                   15.781
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.097 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.097 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  106.244 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  106.244 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  106.508 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  106.508 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  106.786 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  106.786 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  107.063 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.063 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.341 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.341 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  107.619 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.619 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  107.899 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  107.899 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  108.179 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  108.179 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  108.458 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  108.458 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  108.740 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  108.740 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  109.017 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  109.017 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  109.297 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  109.297 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.279 |  93.794 |  109.576 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.794 |  109.576 | 
     | add_0_root_add_0_root_add_94/U1_13/S  |   ^   | y[13]                                  | FA_X1     | 0.424 |  94.219 |  110.000 | 
     | y[13]                                 |   ^   | y[13]                                  | fir_16tap | 0.000 |  94.219 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   y[12] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.932
= Slack Time                   16.068
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.383 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.383 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  106.530 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  106.530 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  106.794 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  106.794 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  107.072 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  107.072 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  107.349 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.349 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  107.905 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.905 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  108.185 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  108.185 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  108.466 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  108.466 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  108.744 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  108.744 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  109.026 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  109.026 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  109.304 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  109.304 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.515 |  109.583 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.515 |  109.583 | 
     | add_0_root_add_0_root_add_94/U1_12/S  |   ^   | y[12]                                  | FA_X1     | 0.417 |  93.932 |  110.000 | 
     | y[12]                                 |   ^   | y[12]                                  | fir_16tap | 0.000 |  93.932 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   y[11] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.654
= Slack Time                   16.346
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.661 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.661 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  106.808 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  106.808 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  107.072 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  107.072 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  107.350 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  107.350 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.905 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.905 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  108.183 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  108.183 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  108.463 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  108.463 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  108.744 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  108.744 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  109.022 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  109.022 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  109.304 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  109.304 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.278 |  93.236 |  109.581 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.236 |  109.581 | 
     | add_0_root_add_0_root_add_94/U1_11/S  |   ^   | y[11]                                  | FA_X1     | 0.419 |  93.654 |  110.000 | 
     | y[11]                                 |   ^   | y[11]                                  | fir_16tap | 0.000 |  93.654 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   y[10] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.377
= Slack Time                   16.623
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.315 |  106.938 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.315 |  106.938 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.148 |  90.463 |  107.086 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.463 |  107.086 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.264 |  90.727 |  107.350 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.727 |  107.350 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.277 |  91.004 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.004 |  107.627 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.277 |  91.281 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.904 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.278 |  91.838 |  108.461 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  108.461 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.117 |  108.740 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.117 |  108.740 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.281 |  92.398 |  109.021 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.398 |  109.021 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.279 |  92.677 |  109.300 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.677 |  109.300 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.282 |  92.958 |  109.581 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.958 |  109.581 | 
     | add_0_root_add_0_root_add_94/U1_10/S  |   ^   | y[10]                                  | FA_X1     | 0.419 |  93.377 |  110.000 | 
     | y[10]                                 |   ^   | y[10]                                  | fir_16tap | 0.000 |  93.377 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   y[9] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.106
= Slack Time                   16.894
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.209 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.209 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  107.357 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  107.357 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  107.621 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  107.621 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  107.898 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  107.898 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.277 |  91.281 |  108.175 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  108.175 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  108.454 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  108.454 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.838 |  108.732 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  108.732 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.117 |  109.012 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.117 |  109.012 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.281 |  92.398 |  109.292 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.398 |  109.292 | 
     | add_0_root_add_0_root_add_94/U1_8/CO |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.279 |  92.677 |  109.571 | 
     | add_0_root_add_0_root_add_94/U1_9/CI |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.000 |  92.677 |  109.571 | 
     | add_0_root_add_0_root_add_94/U1_9/S  |   ^   | y[9]                                  | FA_X1     | 0.429 |  93.106 |  110.000 | 
     | y[9]                                 |   ^   | y[9]                                  | fir_16tap | 0.000 |  93.106 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   y[8] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.830
= Slack Time                   17.170
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.485 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.485 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  107.633 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  107.633 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  107.897 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  107.897 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.277 |  91.281 |  108.451 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  108.451 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  108.730 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  108.730 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.838 |  109.008 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  109.008 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.117 |  109.288 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.117 |  109.288 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.281 |  92.398 |  109.568 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.398 |  109.568 | 
     | add_0_root_add_0_root_add_94/U1_8/S  |   ^   | y[8]                                  | FA_X1     | 0.432 |  92.830 |  110.000 | 
     | y[8]                                 |   ^   | y[8]                                  | fir_16tap | 0.000 |  92.830 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   y[7] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.554
= Slack Time                   17.446
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  107.761 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  107.761 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  107.909 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  107.909 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  108.450 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  108.450 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.277 |  91.281 |  108.727 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  108.727 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.838 |  109.284 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  109.284 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.117 |  109.563 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.117 |  109.563 | 
     | add_0_root_add_0_root_add_94/U1_7/S  |   ^   | y[7]                                  | FA_X1     | 0.435 |  92.553 |  109.999 | 
     | y[7]                                 |   ^   | y[7]                                  | fir_16tap | 0.001 |  92.554 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   y[6] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.274
= Slack Time                   17.726
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.042 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.042 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  108.189 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  108.189 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  108.453 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  108.453 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.277 |  91.281 |  109.008 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  109.008 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.278 |  91.838 |  109.564 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  109.564 | 
     | add_0_root_add_0_root_add_94/U1_6/S  |   ^   | y[6]                                  | FA_X1     | 0.436 |  92.274 |  110.000 | 
     | y[6]                                 |   ^   | y[6]                                  | fir_16tap | 0.000 |  92.274 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   y[5] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.995
= Slack Time                   18.005
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.320 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.320 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  108.467 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  108.467 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  109.009 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  109.009 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.277 |  91.281 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  109.286 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  109.564 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  109.564 | 
     | add_0_root_add_0_root_add_94/U1_5/S  |   ^   | y[5]                                  | FA_X1     | 0.435 |  91.995 |  109.999 | 
     | y[5]                                 |   ^   | y[5]                                  | fir_16tap | 0.001 |  91.995 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   y[4] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.725
= Slack Time                   18.275
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.590 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.590 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  109.002 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  109.002 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  109.279 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  109.279 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.277 |  91.281 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  109.556 | 
     | add_0_root_add_0_root_add_94/U1_4/S  |   ^   | y[4]                                  | FA_X1     | 0.442 |  91.724 |  109.998 | 
     | y[4]                                 |   ^   | y[4]                                  | fir_16tap | 0.002 |  91.725 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   y[3] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.443
= Slack Time                   18.557
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  108.872 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  108.872 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  109.019 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  109.019 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  109.283 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.277 |  91.004 |  109.561 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.004 |  109.561 | 
     | add_0_root_add_0_root_add_94/U1_3/S  |   ^   | y[3]                                  | FA_X1     | 0.439 |  91.443 |  110.000 | 
     | y[3]                                 |   ^   | y[3]                                  | fir_16tap | 0.000 |  91.443 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   y[2] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.169
= Slack Time                   18.831
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.315 |  109.146 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.315 |  109.146 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.148 |  90.463 |  109.294 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.463 |  109.294 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.264 |  90.727 |  109.558 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.727 |  109.558 | 
     | add_0_root_add_0_root_add_94/U1_2/S  |   ^   | y[2]                                  | FA_X1     | 0.440 |  91.167 |  109.998 | 
     | y[2]                                 |   ^   | y[2]                                  | fir_16tap | 0.002 |  91.169 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   y[1] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.896
= Slack Time                   19.104
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                             |           |       |  90.315 |  109.419 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                             | AND2_X1   | 0.000 |  90.315 |  109.419 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21 | AND2_X1   | 0.148 |  90.463 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21 | FA_X1     | 0.000 |  90.463 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_1/S  |   ^   | y[1]                             | FA_X1     | 0.433 |  90.896 |  110.000 | 
     | y[1]                                 |   ^   | y[1]                             | fir_16tap | 0.000 |  90.896 |  110.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   y[0] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.569
= Slack Time                   19.431
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     +---------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                    |       |       |           |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | x[0]                               |   ^   | x[0]  |           |       |  90.315 |  109.746 | 
     | add_0_root_add_0_root_add_94/U22/A |   ^   | x[0]  | XOR2_X1   | 0.000 |  90.315 |  109.746 | 
     | add_0_root_add_0_root_add_94/U22/Z |   ^   | y[0]  | XOR2_X1   | 0.252 |  90.567 |  109.999 | 
     | y[0]                               |   ^   | y[0]  | fir_16tap | 0.001 |  90.569 |  110.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin q9/q_reg_10_/CK 
Endpoint:   q9/q_reg_10_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.309
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q9/q_reg_10_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.617 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.617 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.507 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.189 | -109.507 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.119 |   0.308 | -109.388 | 
     | q9/q_reg_10_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.309 | -109.386 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin q9/q_reg_11_/CK 
Endpoint:   q9/q_reg_11_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.309
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q9/q_reg_11_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.617 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.617 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.507 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.189 | -109.507 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.119 |   0.308 | -109.388 | 
     | q9/q_reg_11_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.309 | -109.386 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin q11/q_reg_7_/CK 
Endpoint:   q11/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.309
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q11/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.618 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.618 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.507 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.189 | -109.507 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.119 |   0.308 | -109.388 | 
     | q11/q_reg_7_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.309 | -109.387 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin q11/q_reg_6_/CK 
Endpoint:   q11/q_reg_6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.309
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.435
- Arrival Time                 90.739
= Slack Time                  109.696
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.011 | 
     | q11/q_reg_6_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.435 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.696 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.696 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.618 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.618 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.508 | 
     | clk__L3_I19/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.000 |   0.189 | -109.507 | 
     | clk__L3_I19/Z   |   ^   | clk__L3_N19 | CLKBUF_X3 | 0.119 |   0.308 | -109.388 | 
     | q11/q_reg_6_/CK |   ^   | clk__L3_N19 | DFFR_X1   | 0.001 |   0.309 | -109.387 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin q9/q_reg_8_/CK 
Endpoint:   q9/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.436
- Arrival Time                 90.738
= Slack Time                  109.698
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.013 | 
     | q9/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.436 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.698 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.698 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.620 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.620 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.511 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.511 | 
     | clk__L3_I1/Z   |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.389 | 
     | q9/q_reg_8_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.000 |   0.310 | -109.388 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin q10/q_reg_8_/CK 
Endpoint:   q10/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.311
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.739
= Slack Time                  109.698
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.013 | 
     | q10/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.698 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.698 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.620 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.620 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.510 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.189 | -109.509 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.120 |   0.310 | -109.389 | 
     | q10/q_reg_8_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.001 |   0.311 | -109.388 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin q15/q_reg_5_/CK 
Endpoint:   q15/q_reg_5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.738
= Slack Time                  109.698
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.014 | 
     | q15/q_reg_5_/RN |   ^   | reset | DFFR_X1 | 0.423 |  90.738 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.698 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.698 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.620 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.620 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.512 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.511 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.389 | 
     | q15/q_reg_5_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.389 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin q14/q_reg_7_/CK 
Endpoint:   q14/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.311
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.739
= Slack Time                  109.699
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.014 | 
     | q14/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.699 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.699 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.621 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.510 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.189 | -109.510 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.120 |   0.310 | -109.389 | 
     | q14/q_reg_7_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.001 |   0.311 | -109.388 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin q10/q_reg_7_/CK 
Endpoint:   q10/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.311
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.739
= Slack Time                  109.699
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.014 | 
     | q10/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.699 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.699 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.078 |   0.078 | -109.621 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.000 |   0.078 | -109.621 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.110 |   0.188 | -109.510 | 
     | clk__L3_I14/A   |   ^   | clk__L2_N2  | CLKBUF_X3 | 0.001 |   0.189 | -109.510 | 
     | clk__L3_I14/Z   |   ^   | clk__L3_N14 | CLKBUF_X3 | 0.120 |   0.310 | -109.389 | 
     | q10/q_reg_7_/CK |   ^   | clk__L3_N14 | DFFR_X1   | 0.001 |   0.311 | -109.388 | 
     +--------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin q15/q_reg_3_/CK 
Endpoint:   q15/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.736
= Slack Time                  109.700
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.015 | 
     | q15/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.700 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.700 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.622 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.622 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.513 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.513 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.391 | 
     | q15/q_reg_3_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.390 | 
     +-------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin q11/q_reg_8_/CK 
Endpoint:   q11/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.313
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.440
- Arrival Time                 90.739
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q11/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.424 |  90.739 |  200.440 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.622 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.622 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.514 | 
     | clk__L3_I5/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.513 | 
     | clk__L3_I5/Z    |   ^   | clk__L3_N5 | CLKBUF_X3 | 0.125 |   0.312 | -109.389 | 
     | q11/q_reg_8_/CK |   ^   | clk__L3_N5 | DFFR_X1   | 0.001 |   0.313 | -109.388 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin q8/q_reg_5_/CK 
Endpoint:   q8/q_reg_5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.737
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q8/q_reg_5_/RN |   ^   | reset | DFFR_X1 | 0.422 |  90.737 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.623 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.623 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.514 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.514 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.390 | 
     | q8/q_reg_5_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.389 | 
     +------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin q15/q_reg_2_/CK 
Endpoint:   q15/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.736
= Slack Time                  109.701
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.016 | 
     | q15/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.701 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.701 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.623 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.623 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.514 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.514 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.392 | 
     | q15/q_reg_2_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.391 | 
     +-------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin q15/q_reg_1_/CK 
Endpoint:   q15/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.735
= Slack Time                  109.702
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.017 | 
     | q15/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.702 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.702 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.623 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.623 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.515 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.514 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.392 | 
     | q15/q_reg_1_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.391 | 
     +-------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin q8/q_reg_4_/CK 
Endpoint:   q8/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.736
= Slack Time                  109.702
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.017 | 
     | q8/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.421 |  90.736 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.702 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.702 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.624 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.624 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.515 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.515 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.391 | 
     | q8/q_reg_4_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.390 | 
     +------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin q8/q_reg_3_/CK 
Endpoint:   q8/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.735
= Slack Time                  109.704
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.019 | 
     | q8/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.420 |  90.735 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.704 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.704 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.626 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.626 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.517 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.517 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.393 | 
     | q8/q_reg_3_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.392 | 
     +------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin q8/q_reg_2_/CK 
Endpoint:   q8/q_reg_2_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.734
= Slack Time                  109.704
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.020 | 
     | q8/q_reg_2_/RN |   ^   | reset | DFFR_X1 | 0.419 |  90.734 |  200.438 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.704 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.704 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.626 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.626 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.518 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.517 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.393 | 
     | q8/q_reg_2_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.392 | 
     +------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin q15/q_reg_0_/CK 
Endpoint:   q15/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.438
- Arrival Time                 90.732
= Slack Time                  109.706
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.021 | 
     | q15/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.417 |  90.732 |  200.438 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.706 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.706 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.628 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.628 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.519 | 
     | clk__L3_I0/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.519 | 
     | clk__L3_I0/Z    |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.395 | 
     | q15/q_reg_0_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.394 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin q8/q_reg_1_/CK 
Endpoint:   q8/q_reg_1_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.732
= Slack Time                  109.707
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.022 | 
     | q8/q_reg_1_/RN |   ^   | reset | DFFR_X1 | 0.417 |  90.732 |  200.439 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.707 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.707 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.629 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.629 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.520 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.520 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.396 | 
     | q8/q_reg_1_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.395 | 
     +------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin q11/q_reg_0_/CK 
Endpoint:   q11/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.730
= Slack Time                  109.707
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.022 | 
     | q11/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.415 |  90.730 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.707 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.707 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.629 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.629 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.520 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.520 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.398 | 
     | q11/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.397 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin q12/q_reg_0_/CK 
Endpoint:   q12/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.729
= Slack Time                  109.708
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.315 |  200.023 | 
     | q12/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.414 |  90.729 |  200.437 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.708 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.708 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.629 | 
     | clk__L2_I0/A    |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.629 | 
     | clk__L2_I0/Z    |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.521 | 
     | clk__L3_I1/A    |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.520 | 
     | clk__L3_I1/Z    |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.398 | 
     | q12/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.397 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin q8/q_reg_0_/CK 
Endpoint:   q8/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Recovery                     -0.126
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.439
- Arrival Time                 90.730
= Slack Time                  109.708
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.023 | 
     | q8/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.415 |  90.730 |  200.439 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.708 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.708 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.630 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.630 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.521 | 
     | clk__L3_I0/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.521 | 
     | clk__L3_I0/Z   |   ^   | clk__L3_N0 | CLKBUF_X3 | 0.124 |   0.311 | -109.397 | 
     | q8/q_reg_0_/CK |   ^   | clk__L3_N0 | DFFR_X1   | 0.001 |   0.312 | -109.396 | 
     +------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin q9/q_reg_0_/CK 
Endpoint:   q9/q_reg_0_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset          (^) triggered by  leading edge of 'clk'
Analysis View: analysis_slow
Other End Arrival Time          0.310
- Recovery                     -0.127
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.437
- Arrival Time                 90.727
= Slack Time                  109.710
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.315
     = Beginpoint Arrival Time           90.315
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | reset          |   ^   | reset |         |       |  90.315 |  200.025 | 
     | q9/q_reg_0_/RN |   ^   | reset | DFFR_X1 | 0.412 |  90.727 |  200.437 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.710 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.710 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.078 |   0.078 | -109.632 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X2 | 0.000 |   0.078 | -109.632 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X2 | 0.109 |   0.187 | -109.523 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.000 |   0.187 | -109.523 | 
     | clk__L3_I1/Z   |   ^   | clk__L3_N1 | CLKBUF_X3 | 0.122 |   0.309 | -109.401 | 
     | q9/q_reg_0_/CK |   ^   | clk__L3_N1 | DFFR_X1   | 0.001 |   0.310 | -109.400 | 
     +------------------------------------------------------------------------------+ 

