

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Tue Sep 17 19:57:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  13.494 ns|     6.75 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        4|        4|  0.100 us|  0.100 us|    1|    1|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.6>
ST_1 : Operation 4 [1/1] (9.13ns)   --->   "%call_ret1 = call i1024 @dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>, i1824 %inputs" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 4 'call' 'call_ret1' <Predicate = true> <Delay = 9.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer2_out = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 5 'extractvalue' 'layer2_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_out_1 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 6 'extractvalue' 'layer2_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_out_2 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 7 'extractvalue' 'layer2_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_3 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 8 'extractvalue' 'layer2_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_4 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 9 'extractvalue' 'layer2_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_5 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 10 'extractvalue' 'layer2_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_6 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 11 'extractvalue' 'layer2_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_7 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 12 'extractvalue' 'layer2_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_8 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 13 'extractvalue' 'layer2_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_9 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 14 'extractvalue' 'layer2_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_10 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 15 'extractvalue' 'layer2_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_11 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 16 'extractvalue' 'layer2_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_12 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 17 'extractvalue' 'layer2_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_13 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 18 'extractvalue' 'layer2_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_14 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 19 'extractvalue' 'layer2_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_15 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 20 'extractvalue' 'layer2_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_16 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 21 'extractvalue' 'layer2_out_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_17 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 22 'extractvalue' 'layer2_out_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_18 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 23 'extractvalue' 'layer2_out_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_out_19 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 24 'extractvalue' 'layer2_out_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_20 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 25 'extractvalue' 'layer2_out_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_21 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 26 'extractvalue' 'layer2_out_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer2_out_22 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 27 'extractvalue' 'layer2_out_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer2_out_23 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 28 'extractvalue' 'layer2_out_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer2_out_24 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 29 'extractvalue' 'layer2_out_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer2_out_25 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 30 'extractvalue' 'layer2_out_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer2_out_26 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 31 'extractvalue' 'layer2_out_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer2_out_27 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 32 'extractvalue' 'layer2_out_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer2_out_28 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 33 'extractvalue' 'layer2_out_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer2_out_29 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 34 'extractvalue' 'layer2_out_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer2_out_30 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 35 'extractvalue' 'layer2_out_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer2_out_31 = extractvalue i1024 %call_ret1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39]   --->   Operation 36 'extractvalue' 'layer2_out_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (2.56ns)   --->   "%call_ret2 = call i992 @relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>, i32 %layer2_out, i32 %layer2_out_1, i32 %layer2_out_2, i32 %layer2_out_3, i32 %layer2_out_4, i32 %layer2_out_5, i32 %layer2_out_6, i32 %layer2_out_7, i32 %layer2_out_8, i32 %layer2_out_9, i32 %layer2_out_10, i32 %layer2_out_11, i32 %layer2_out_12, i32 %layer2_out_13, i32 %layer2_out_14, i32 %layer2_out_15, i32 %layer2_out_16, i32 %layer2_out_17, i32 %layer2_out_18, i32 %layer2_out_19, i32 %layer2_out_20, i32 %layer2_out_21, i32 %layer2_out_22, i32 %layer2_out_23, i32 %layer2_out_24, i32 %layer2_out_25, i32 %layer2_out_26, i32 %layer2_out_27, i32 %layer2_out_28, i32 %layer2_out_29, i32 %layer2_out_30, i32 %layer2_out_31" [firmware/myproject.cpp:43]   --->   Operation 37 'call' 'call_ret2' <Predicate = true> <Delay = 2.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 38 'extractvalue' 'layer4_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer4_out_1 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 39 'extractvalue' 'layer4_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer4_out_2 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 40 'extractvalue' 'layer4_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer4_out_3 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 41 'extractvalue' 'layer4_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer4_out_4 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 42 'extractvalue' 'layer4_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer4_out_5 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 43 'extractvalue' 'layer4_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer4_out_6 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 44 'extractvalue' 'layer4_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer4_out_7 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 45 'extractvalue' 'layer4_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer4_out_8 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 46 'extractvalue' 'layer4_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer4_out_9 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 47 'extractvalue' 'layer4_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer4_out_10 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 48 'extractvalue' 'layer4_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer4_out_11 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 49 'extractvalue' 'layer4_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer4_out_12 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 50 'extractvalue' 'layer4_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer4_out_13 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 51 'extractvalue' 'layer4_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer4_out_14 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 52 'extractvalue' 'layer4_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer4_out_15 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 53 'extractvalue' 'layer4_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer4_out_16 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 54 'extractvalue' 'layer4_out_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer4_out_17 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 55 'extractvalue' 'layer4_out_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer4_out_18 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 56 'extractvalue' 'layer4_out_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer4_out_19 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 57 'extractvalue' 'layer4_out_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer4_out_20 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 58 'extractvalue' 'layer4_out_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer4_out_21 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 59 'extractvalue' 'layer4_out_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%layer4_out_22 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 60 'extractvalue' 'layer4_out_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%layer4_out_23 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 61 'extractvalue' 'layer4_out_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layer4_out_24 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 62 'extractvalue' 'layer4_out_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%layer4_out_25 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 63 'extractvalue' 'layer4_out_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer4_out_26 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 64 'extractvalue' 'layer4_out_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%layer4_out_27 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 65 'extractvalue' 'layer4_out_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%layer4_out_28 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 66 'extractvalue' 'layer4_out_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%layer4_out_29 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 67 'extractvalue' 'layer4_out_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%layer4_out_30 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 68 'extractvalue' 'layer4_out_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%layer4_out_31 = extractvalue i992 %call_ret2" [firmware/myproject.cpp:43]   --->   Operation 69 'extractvalue' 'layer4_out_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 13.4>
ST_2 : Operation 70 [1/1] (10.9ns)   --->   "%call_ret3 = call i512 @dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>, i31 %layer4_out, i31 %layer4_out_1, i31 %layer4_out_2, i31 %layer4_out_3, i31 %layer4_out_4, i31 %layer4_out_5, i31 %layer4_out_6, i31 %layer4_out_7, i31 %layer4_out_8, i31 %layer4_out_9, i31 %layer4_out_10, i31 %layer4_out_11, i31 %layer4_out_12, i31 %layer4_out_13, i31 %layer4_out_14, i31 %layer4_out_15, i31 %layer4_out_16, i31 %layer4_out_17, i31 %layer4_out_18, i31 %layer4_out_19, i31 %layer4_out_20, i31 %layer4_out_21, i31 %layer4_out_22, i31 %layer4_out_23, i31 %layer4_out_24, i31 %layer4_out_25, i31 %layer4_out_26, i31 %layer4_out_27, i31 %layer4_out_28, i31 %layer4_out_29, i31 %layer4_out_30, i31 %layer4_out_31" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 70 'call' 'call_ret3' <Predicate = true> <Delay = 10.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%layer5_out = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 71 'extractvalue' 'layer5_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%layer5_out_1 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 72 'extractvalue' 'layer5_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%layer5_out_2 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 73 'extractvalue' 'layer5_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%layer5_out_3 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 74 'extractvalue' 'layer5_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%layer5_out_4 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 75 'extractvalue' 'layer5_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%layer5_out_5 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 76 'extractvalue' 'layer5_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%layer5_out_6 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 77 'extractvalue' 'layer5_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%layer5_out_7 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 78 'extractvalue' 'layer5_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%layer5_out_8 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 79 'extractvalue' 'layer5_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%layer5_out_9 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 80 'extractvalue' 'layer5_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%layer5_out_10 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 81 'extractvalue' 'layer5_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%layer5_out_11 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 82 'extractvalue' 'layer5_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%layer5_out_12 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 83 'extractvalue' 'layer5_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%layer5_out_13 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 84 'extractvalue' 'layer5_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%layer5_out_14 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 85 'extractvalue' 'layer5_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%layer5_out_15 = extractvalue i512 %call_ret3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47]   --->   Operation 86 'extractvalue' 'layer5_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (2.56ns)   --->   "%call_ret = call i496 @relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>, i32 %layer5_out, i32 %layer5_out_1, i32 %layer5_out_2, i32 %layer5_out_3, i32 %layer5_out_4, i32 %layer5_out_5, i32 %layer5_out_6, i32 %layer5_out_7, i32 %layer5_out_8, i32 %layer5_out_9, i32 %layer5_out_10, i32 %layer5_out_11, i32 %layer5_out_12, i32 %layer5_out_13, i32 %layer5_out_14, i32 %layer5_out_15" [firmware/myproject.cpp:51]   --->   Operation 87 'call' 'call_ret' <Predicate = true> <Delay = 2.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%layer7_out = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 88 'extractvalue' 'layer7_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%layer7_out_1 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 89 'extractvalue' 'layer7_out_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%layer7_out_2 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 90 'extractvalue' 'layer7_out_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%layer7_out_3 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 91 'extractvalue' 'layer7_out_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%layer7_out_4 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 92 'extractvalue' 'layer7_out_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%layer7_out_5 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 93 'extractvalue' 'layer7_out_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%layer7_out_6 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 94 'extractvalue' 'layer7_out_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%layer7_out_7 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 95 'extractvalue' 'layer7_out_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%layer7_out_8 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 96 'extractvalue' 'layer7_out_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%layer7_out_9 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 97 'extractvalue' 'layer7_out_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%layer7_out_10 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 98 'extractvalue' 'layer7_out_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%layer7_out_11 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 99 'extractvalue' 'layer7_out_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%layer7_out_12 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 100 'extractvalue' 'layer7_out_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%layer7_out_13 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 101 'extractvalue' 'layer7_out_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%layer7_out_14 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 102 'extractvalue' 'layer7_out_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%layer7_out_15 = extractvalue i496 %call_ret" [firmware/myproject.cpp:51]   --->   Operation 103 'extractvalue' 'layer7_out_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 8.87>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0"   --->   Operation 104 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 105 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1824 %inputs"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1824 %inputs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out_0"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out_1"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer8_out_2"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer8_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (8.87ns)   --->   "%call_ln43 = call void @dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>, i31 %layer7_out, i31 %layer7_out_1, i31 %layer7_out_2, i31 %layer7_out_3, i31 %layer7_out_4, i31 %layer7_out_5, i31 %layer7_out_6, i31 %layer7_out_7, i31 %layer7_out_8, i31 %layer7_out_9, i31 %layer7_out_10, i31 %layer7_out_11, i31 %layer7_out_12, i31 %layer7_out_13, i31 %layer7_out_14, i31 %layer7_out_15, i32 %layer8_out_0, i32 %layer8_out_1, i32 %layer8_out_2" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53]   --->   Operation 114 'call' 'call_ln43' <Predicate = true> <Delay = 8.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [firmware/myproject.cpp:55]   --->   Operation 115 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 11.696ns
The critical path consists of the following:
	'call' operation ('call_ret1', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:39) to 'dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>' [15]  (9.136 ns)
	'call' operation ('call_ret2', firmware/myproject.cpp:43) to 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>' [48]  (2.560 ns)

 <State 2>: 13.494ns
The critical path consists of the following:
	'call' operation ('call_ret3', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:47) to 'dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>' [81]  (10.934 ns)
	'call' operation ('call_ret', firmware/myproject.cpp:51) to 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>' [98]  (2.560 ns)

 <State 3>: 8.875ns
The critical path consists of the following:
	'call' operation ('call_ln43', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53) to 'dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>' [115]  (8.875 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
