digraph "CFG for '_Z15ReduceRowMajor3PiS_i' function" {
	label="CFG for '_Z15ReduceRowMajor3PiS_i' function";

	Node0x6449240 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %11\l  store i32 0, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %14 = icmp ult i32 %12, %2\l  br i1 %14, label %15, label %19\l|{<s0>T|<s1>F}}"];
	Node0x6449240:s0 -> Node0x644b400;
	Node0x6449240:s1 -> Node0x644b490;
	Node0x644b400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%15:\l15:                                               \l  %16 = zext i32 %12 to i64\l  %17 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %16\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %18, i32 addrspace(3)* %13, align 4, !tbaa !7\l  br label %19\l}"];
	Node0x644b400 -> Node0x644b490;
	Node0x644b490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%19:\l19:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = icmp ugt i16 %8, 7\l  br i1 %20, label %23, label %21\l|{<s0>T|<s1>F}}"];
	Node0x644b490:s0 -> Node0x644c8c0;
	Node0x644b490:s1 -> Node0x644c910;
	Node0x644c910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  %22 = icmp eq i32 %11, 0\l  br i1 %22, label %35, label %52\l|{<s0>T|<s1>F}}"];
	Node0x644c910:s0 -> Node0x644cae0;
	Node0x644c910:s1 -> Node0x644cb30;
	Node0x644c8c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %25, %33 ], [ %9, %19 ]\l  %25 = lshr i32 %24, 1\l  %26 = icmp ult i32 %11, %25\l  br i1 %26, label %27, label %33\l|{<s0>T|<s1>F}}"];
	Node0x644c8c0:s0 -> Node0x644cf30;
	Node0x644c8c0:s1 -> Node0x644cca0;
	Node0x644cf30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%27:\l27:                                               \l  %28 = add nuw nsw i32 %25, %11\l  %29 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @sdata, i32\l... 0, i32 %28\l  %30 = load i32, i32 addrspace(3)* %29, align 4, !tbaa !7\l  %31 = load i32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  %32 = add nsw i32 %31, %30\l  store i32 %32, i32 addrspace(3)* %13, align 4, !tbaa !7\l  br label %33\l}"];
	Node0x644cf30 -> Node0x644cca0;
	Node0x644cca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %34 = icmp ugt i32 %24, 15\l  br i1 %34, label %23, label %21, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x644cca0:s0 -> Node0x644c8c0;
	Node0x644cca0:s1 -> Node0x644c910;
	Node0x644cae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%35:\l35:                                               \l  %36 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 0), align 4, !tbaa !7\l  %37 = shl i32 %4, 2\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %38\l  store i32 %36, i32 addrspace(1)* %39, align 4, !tbaa !7\l  %40 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 1), align 4, !tbaa !7\l  %41 = add nuw nsw i32 %37, 1\l  %42 = zext i32 %41 to i64\l  %43 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %42\l  store i32 %40, i32 addrspace(1)* %43, align 4, !tbaa !7\l  %44 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 2), align 4, !tbaa !7\l  %45 = add nuw nsw i32 %37, 2\l  %46 = zext i32 %45 to i64\l  %47 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %46\l  store i32 %44, i32 addrspace(1)* %47, align 4, !tbaa !7\l  %48 = load i32, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @sdata, i32 0, i32 3), align 4, !tbaa !7\l  %49 = add nuw nsw i32 %37, 3\l  %50 = zext i32 %49 to i64\l  %51 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %50\l  store i32 %48, i32 addrspace(1)* %51, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x644cae0 -> Node0x644cb30;
	Node0x644cb30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%52:\l52:                                               \l  ret void\l}"];
}
