--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\vhdl\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Bomba.twx Bomba.ncd -o Bomba.twr Bomba.pcf -ucf Const.ucf

Design file:              Bomba.ncd
Physical constraint file: Bomba.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ledM        |         8.388(R)|      SLOW  |         4.486(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.133|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sA             |dis0<0>        |    9.222|
sA             |dis0<1>        |    8.921|
sA             |dis0<2>        |    9.040|
sA             |dis0<3>        |    9.019|
sA             |dis0<4>        |    9.051|
sA             |dis0<5>        |    8.872|
sA             |dis0<6>        |    8.806|
sA             |entrada        |    7.028|
sA             |salida         |    8.414|
sB             |dis0<0>        |    9.063|
sB             |dis0<1>        |    8.762|
sB             |dis0<2>        |    8.881|
sB             |dis0<3>        |    8.860|
sB             |dis0<4>        |    8.892|
sB             |dis0<5>        |    8.713|
sB             |dis0<6>        |    8.647|
sB             |entrada        |    6.869|
sB             |salida         |    8.255|
sC             |dis0<0>        |    9.079|
sC             |dis0<1>        |    8.778|
sC             |dis0<2>        |    8.897|
sC             |dis0<3>        |    8.876|
sC             |dis0<4>        |    8.908|
sC             |dis0<5>        |    8.729|
sC             |dis0<6>        |    8.663|
sC             |entrada        |    6.885|
sC             |salida         |    8.271|
sResetH        |dis0<0>        |    9.465|
sResetH        |dis0<1>        |    9.164|
sResetH        |dis0<2>        |    9.283|
sResetH        |dis0<3>        |    9.262|
sResetH        |dis0<4>        |    9.294|
sResetH        |dis0<5>        |    9.115|
sResetH        |dis0<6>        |    9.049|
sResetH        |entrada        |    7.271|
sResetH        |salida         |    8.657|
---------------+---------------+---------+


Analysis completed Tue Nov 29 21:17:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



