ev
addi $t0,$zero,32
pr registers
pr register 8
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
ev
addi $t0,$zero,32
pr registers
slt $t0,$s0,$t0
ev
slt $t0,$s0,$t0
pr registers
ev
slt $t0,$s0,$t0
ev
slt $t0,$s0,$t0
pr registers
addi $t1,$zero,2
ev
addi $t1,$zero,2
ev
addi $t2,$zero,1
ev
slt $t0,$t2,$t1
pr registers
ev
slt $t0,$t1,$t2
pr registers
ev
addi $t2,$zero,1
pr registers
ev
addi $t2,$zero,1
pr registers
ev
addi $t2,$zero,1
pr registers
ev
addi $t2,$zero,1
pr registers
pr register 8
pr register 10
ev
addi $t2,$zero,1
pr registers
fg
ev
addi $t2,$zero,1
pr registers
fg
ev
addi $t2,$zero,1
addi $t1,$zero,2
ev
addi $t1,$zero,2
pr registers
ev
slt $t0,$t1,$t2
print registers
quit
ev
end
ev
addi $t0,$zero,2
addi $t1,$zero,2
addi $t2,$zero,1
slt  $t0,$t1,$t2 #there seems to be a problem here
end
print registers
addi $gp,$zero,1
ev
addi $gp,$zero,1
end
print registers
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
fg
end
ev
addi $gp, $sp        $zero
ev
addi $gp, $sp        $zero
addi $gp, $sp   ,     $zero
addi $gp, $sp,     $zero
addi $gp, $sp, $zero
addi $t0,$t1,32
add $gp, $sp, $zero
add $gp, $sp           $zero
add $gp, $sp    ,       $zero
add $gp, $sp,           $zero
end
print registers
print reg 4
ev
end
pr reg
ev
pr reg
help
pr pi
ev
addi $t0,$zero,64
end
pr pi
pr reg
pr reg 8
ev
addi $t0,$zero,64
end
\e
\q
pr pi
pr reg 8
ev
addi $t1,$zero,-10
end
pr reg 9
pr reg
ev
addi $t1,$zero,-10
end
pr pi
ev
addi $t1,$zero,-10
end
pr pi
fg
ev
addi $t1,$zero,-10
end
pr pu
pr pi
ev
addi $t1,$zero,10
end
pr pi
\e
fg
\e
\\e
\e
ev
addi $t1,$zero,10
\e
pr pi
fg
ev
addi $t1,$zero,10
\e
pr pi
pr reg 9
ev
addi $t1,$zero,10
\e
pr pi
pr reg
\e
eval
addi $t0,$zero,1000
pr reg 8
end
pr reg 8
ev
lw $t0,0($sp)
ev
lw $t0,0($sp)
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
fg
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
fg
ev
addi $t0,$zero,1000
fg
pr reg
pr pi
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
\w
\e 
\e
pr pi
ev
addi $t0,$zero,1000
end
pr reg
pr pi
ev
addi $t0,$zero,1000
ev
addi $t0,$zero,1000
end
pr pi
fg
ev
addi $t0,$zero,1000
pr pi
end
pr pi
ev
addi $t0,$zero,1000
\e
pr pi
ev
addi $t0,$zero,1000
\e
pr pi
pr reg
pr pi
pr reg
help
print registers
print pipeline
show
help
exit
ev
\e 
ev
addi $t0,$zero,1000
\e
'e
\e
ev
addi $t0,$zero,1000
sub $t1,$sp,$t0
\e
pr reg
\e
ev
\d
\e
ev
\d
sub $t1,$sp,$t0
\e
pr reg
ev
\d
status
ev
\d
disconnected
status
ev
'd
\d
status
\d
ev
\d
ev
\d
ev
\d
toggle bool_prop dis
ev
\d
ev
\d
fg
ev
\d
ev
\d
ev
\d
toggle bool_prop disconnected
addi $t0,$zero,1024
\e
pr reg
status
ev
status
\d
status
ev
status
ev
add $s0,$zero,1
addi $s0,$zero,1
\d
list bool
\l
\e
'e
\e
ev
\l
help
addi $s1,$zero,2
slt $t0,$s1,$s2
\e
pr reg
pr pi
\e
ev
addi $s1,$zero,2
\e
pr memory
ev
addi $s1,$zero,2
\e
pr memory
ev
status
\e
pr reg
pr mem
ev
addi $s1,$zero,2
\e
pr mem
pr reg
ev
addi $s1,$zero,2
\e
pr mem
ev
addi $s1,$zero,2
pr mem
ev
addi $s1,$zero,2
pr mem
ev
addi $s1,$zero,2
pr mem
fg
help
ev
status
\l
\s
ev
\l
\d
\c
addi $s1,$zero,2
\d
addi $s1,$zero,2
\d
\l
ev
addi $s1,$zero,2
ev
\l
\c
\l
\d
\l
addi $s1,$zero,2
\d
addi $s1,$zero,2
pr reg
ev
addi $s1,$zero,2
pr reg
pr mem
pr mem 10
pr mem 100
ev
addi $s1,$zero,2
pr mem
ev
addi $s1,$zero,2
pr mem
ev
\d
\l
ev
addi $t0,$zero,10
sw $t0,0($sp)
ev
addi $t0,$zero,10
sw $t0,0($sp)
fg
ev
addi $t0,$zero,10
sw $t0,0($sp)
pr mem
pr reg
ev
lw $v0,0($sp)
pr reg
ev
addi $t0,$zero,10
\d
lw $v0,0($sp)
ev
sw $t0,0($sp)
ev
addi $t0,$zero,255
\d
sw $t0,0($sp)
lw $v0,0($sp)
print reg
ev
lw $v0,0($sp)
ev
lw $v0,0($sp)
fg
lw $v0,0($sp)
ev
lw $v0,0($sp)
ev
lw $v0,0($sp)
ev
lw $v0,0($sp)
addi $t0,$zero,255
sw $t0,0($sp)
lw $v0,0($sp)
pr reg
addi $t0,$zero,255
ev
addi $t0,$zero,255
sw $t0,0($sp)
lw $v0,0($sp)
pr reg
ev
addi $t0,$zero,255
sw $t0,0($sp)
lw $v0,0($sp)
pr reg
ev
addi $t0,$zero,255
sw $t0,0($sp)
lw $v0,0($sp)
fg
ev
addi $t0,$zero,255
sw $t0,0($sp)
lw $v0,0($sp)
ev
addi $t0,$zero,255
sw $t0,0($sp)
lw $v0,0($sp)
pr reg
pr mem
ev
\c
\d
\l
toggle bool_prop connected
\l
!!
addi $t0,$zero,1023
addi $t9,$zero,1
sub $sp,$sp,$t9
pr reg
ev
sub $sp,$sp,$t9
pr reg 29
sw $t0,0($sp)
ev
sw $t0,0($sp)
addi $t1,$zero,255
addi $t2,$zero,127
addi $t3,$zero,63
sw $t1,1($sp)
sw $t2,2($sp)
sw $t3,3($sp)
pr reg
ev
addi $sp,$sp,4
pr reg
pr mem
pr reg
pr mem
pr pi
ev
addi $s0,$zero,255
addi $s1,$zero,255
addi $s2,$zero,255
addi $s3,$zero,255
addi $s4,$zero,255
addi $s5,$zero,255
addi $s6,$zero,255
addi $s7,$zero,255
addi $s8,$zero,255
pr reg
sw $sp,0($sp)
ev
sw $sp,0($sp)
lw $at,0($sp)
pr reg
add 8,9,10
add $8,$9,$10
ev
add $8,$9,$10
add 8,9,10
\l
\d
\e
ev
\e\e
\e \e
\e
pr pi
fg
except
ev
asdd
ev
sadgb
fg
ev
asddgfb
fg
ev
sdfg
ev
asgfv
ev
sdfb
ev
afdbs
ev
asdgfb
fg
ev
asdg
fg
ev
asd
fg
ev
asd
ev
sdfb
ev
sh
ev
asdfb
fg
ev
addi 32,t,y
addi $t0,$zero,1023
things
pr reg
version
help
ev
addi $t0,$zero,1023
things
lw sw
ev
\l
\d
addi $t0,$zero,10
addi $t1,$zero,2
slt $t2,$t0,$t1
pr reg 10
end
pr reg 10
pr reg 8
pr reg 9
ev
slt $t2,$t1,$t0
end
pr reg 10
pr reg 8
pr reg
ev
addi $t0,$zero,10
addi $t1,$zero,10
addi $t2,$zero,20
slt $t0,$t1,$t2
pr reg 8
ev
addi $t0,$zero,10
ev
addi $t0,$zero,10
ev
addi $t0,$zero,10
end
ev
addi $t0,$zero,10
\e
ev
addi $t0,$zero,10
\e
ev
addi $t0,$zero,10
\e
end
pr reg
ev
addi $t0,$zero,10
addi $t1,$zero,1
addi $t2,$zero,2
slt $t0,$t1,$t2
\e
ev
addi $t0,$zero,10
pr reg
ev
\d
addi $t0,$zero,10
pr reg
fg
ev
addi $t0,$zero,10
addi $t1,$zero,10
ev
addi $t0,$zero,10
addi $t1,$zero,10
ev
\d
addi $t1,$zero,10
ev
addi $t0,$zero,10
ev
addi $t1,$zero,10
addi $t0,$zero,10
ev
\d
addi $t0,$zero,10
addi $t1,$zero,10
fg
ev
\
ev
addi $t1,$zero,10
\l
ev
\l
\c
\l
ev
addi $t1,$zero,15
addi $t2,$zero,31
del 0
ev
addi $t1,$zero,15
addi $t2,$zero,31
del 0
ev
addi $t1,$zero,15
addi $t2,$zero,31
del 0
pr reg
ev
addi $t2,$zero,31
del 0
addi $t1,$zero,15
addi $t2,$zero,31
del 3
del1
