 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  crit_path_total_internal_heap_pushes	  crit_path_total_internal_heap_pops	  crit_path_total_external_heap_pushes	  crit_path_total_external_heap_pops	  crit_path_total_external_SOURCE_pushes	  crit_path_total_external_SOURCE_pops	  crit_path_total_internal_SOURCE_pushes	  crit_path_total_internal_SOURCE_pops	  crit_path_total_external_SINK_pushes	  crit_path_total_external_SINK_pops	  crit_path_total_internal_SINK_pushes	  crit_path_total_internal_SINK_pops	  crit_path_total_external_IPIN_pushes	  crit_path_total_external_IPIN_pops	  crit_path_total_internal_IPIN_pushes	  crit_path_total_internal_IPIN_pops	  crit_path_total_external_OPIN_pushes	  crit_path_total_external_OPIN_pops	  crit_path_total_internal_OPIN_pushes	  crit_path_total_internal_OPIN_pops	  crit_path_total_external_CHANX_pushes	  crit_path_total_external_CHANX_pops	  crit_path_total_internal_CHANX_pushes	  crit_path_total_internal_CHANX_pops	  crit_path_total_external_CHANY_pushes	  crit_path_total_external_CHANY_pops	  crit_path_total_internal_CHANY_pushes	  crit_path_total_internal_CHANY_pops	  crit_path_rt_node_SOURCE_pushes	  crit_path_rt_node_SINK_pushes	  crit_path_rt_node_IPIN_pushes	  crit_path_rt_node_OPIN_pushes	  crit_path_rt_node_CHANX_pushes	  crit_path_rt_node_CHANY_pushes	  crit_path_adding_all_rt	  crit_path_adding_high_fanout_rt	  crit_path_total_number_of_adding_all_rt_from_calling_high_fanout_rt	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  total_power	  routing_power_perc	  clock_power_perc	  tile_power_perc	 
 k6_frac_N10_mem32K_40nm.xml	  ch_intrinsics.v	  common	  3.74	  vpr	  64.24 MiB	  	  -1	  -1	  0.30	  21932	  3	  0.10	  -1	  -1	  36404	  -1	  -1	  68	  99	  1	  0	  success	  9438425	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-5.10.35-v8 x86_64	  2023-03-13T17:36:29	  gh-actions-runner-vtr-auto-spawned12	  /root/vtr-verilog-to-routing/vtr-verilog-to-routing	  65780	  99	  130	  343	  473	  1	  225	  298	  12	  12	  144	  clb	  auto	  25.8 MiB	  0.16	  576	  64.2 MiB	  0.22	  0.01	  1.62851	  -110.768	  -1.62851	  1.62851	  0.37	  0.000520599	  0.000440108	  0.0431486	  0.0368427	  40	  1385	  9	  5.66058e+06	  4.21279e+06	  333335.	  2314.82	  0.79	  0.165063	  0.145528	  12666	  64609	  -1	  1241	  8	  413	  661	  40357	  12963	  0	  0	  40357	  12963	  661	  494	  0	  0	  2299	  2108	  0	  0	  2676	  2300	  0	  0	  707	  542	  0	  0	  16479	  4101	  0	  0	  17535	  3418	  0	  0	  661	  0	  0	  248	  448	  415	  2856	  0	  0	  1.99423	  1.99423	  -143.459	  -1.99423	  -0.266634	  -0.0836004	  419432.	  2912.72	  0.14	  0.04	  0.07	  -1	  -1	  0.14	  0.0189732	  0.0177566	  0.01122	  0.2228	  0.06771	  0.7095	 
 k6_frac_N10_mem32K_40nm.xml	  diffeq1.v	  common	  15.00	  vpr	  67.48 MiB	  	  -1	  -1	  0.45	  26612	  15	  0.39	  -1	  -1	  37340	  -1	  -1	  35	  162	  0	  5	  success	  9438425	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-5.10.35-v8 x86_64	  2023-03-13T17:36:29	  gh-actions-runner-vtr-auto-spawned12	  /root/vtr-verilog-to-routing/vtr-verilog-to-routing	  69100	  162	  96	  993	  934	  1	  681	  298	  16	  16	  256	  mult_36	  auto	  29.4 MiB	  0.32	  5113	  67.5 MiB	  0.69	  0.01	  20.106	  -1618.08	  -20.106	  20.106	  0.79	  0.0025408	  0.00229127	  0.216873	  0.195852	  50	  11996	  44	  1.21132e+07	  3.86629e+06	  780512.	  3048.87	  7.88	  0.901633	  0.818151	  25484	  153448	  -1	  9638	  21	  3161	  5922	  1683117	  415981	  0	  0	  1683117	  415981	  5922	  3898	  0	  0	  72708	  71409	  0	  0	  75681	  72903	  0	  0	  6441	  4233	  0	  0	  771564	  131733	  0	  0	  750801	  131805	  0	  0	  5922	  0	  0	  2798	  7725	  7494	  44951	  0	  0	  22.9194	  22.9194	  -1865.02	  -22.9194	  0	  0	  1.00276e+06	  3917.05	  0.36	  0.60	  0.14	  -1	  -1	  0.36	  0.137693	  0.128622	  0.007752	  0.3559	  0.01627	  0.6278	 
