
AVRASM ver. 2.1.30  F:\Cometronica\project_COMET\ping\List\break.asm Fri Nov 09 00:06:04 2012

F:\Cometronica\project_COMET\ping\List\break.asm(1057): warning: Register r4 already defined by the .DEF directive
F:\Cometronica\project_COMET\ping\List\break.asm(1058): warning: Register r6 already defined by the .DEF directive
F:\Cometronica\project_COMET\ping\List\break.asm(1059): warning: Register r8 already defined by the .DEF directive
F:\Cometronica\project_COMET\ping\List\break.asm(1060): warning: Register r11 already defined by the .DEF directive
F:\Cometronica\project_COMET\ping\List\break.asm(1061): warning: Register r10 already defined by the .DEF directive
F:\Cometronica\project_COMET\ping\List\break.asm(1062): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8535
                 ;Program type             : Application
                 ;Clock frequency          : 11,059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 128 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8535
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 607
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x025F
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _r1=R4
                 	.DEF _counter1=R6
                 	.DEF _time1=R8
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c02b      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 c051      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
                 
                 _tbl10_G101:
000015 2710
000016 03e8
000017 0064
000018 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000019 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00001a 1000
00001b 0100
00001c 0010
00001d 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x2000003:
00001e c080      	.DB  0x80,0xC0
                 _0x2040060:
F:\Cometronica\project_COMET\ping\List\break.asm(1102): warning: .cseg .db misalignment - padding zero byte
00001f 0001      	.DB  0x1
                 _0x2040000:
000020 4e2d
000021 4e41
000022 4900
000023 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
F:\Cometronica\project_COMET\ping\List\break.asm(1105): warning: .cseg .db misalignment - padding zero byte
000024 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000025 0002      	.DW  0x02
000026 00ea      	.DW  __base_y_G100
000027 003c      	.DW  _0x2000003*2
                 
000028 0001      	.DW  0x01
000029 00ee      	.DW  __seed_G102
00002a 003e      	.DW  _0x2040060*2
                 
                 _0xFFFFFFFF:
00002b 0000      	.DW  0
                 
                 __RESET:
00002c 94f8      	CLI
00002d 27ee      	CLR  R30
00002e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00002f e0f1      	LDI  R31,1
000030 bffb      	OUT  GICR,R31
000031 bfeb      	OUT  GICR,R30
000032 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000033 e1f8      	LDI  R31,0x18
000034 bdf1      	OUT  WDTCR,R31
000035 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000036 e08d      	LDI  R24,(14-2)+1
000037 e0a2      	LDI  R26,2
000038 27bb      	CLR  R27
                 __CLEAR_REG:
000039 93ed      	ST   X+,R30
00003a 958a      	DEC  R24
00003b f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003c e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003d e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003e e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003f 93ed      	ST   X+,R30
000040 9701      	SBIW R24,1
000041 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000042 e4ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000043 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000044 9185      	LPM  R24,Z+
000045 9195      	LPM  R25,Z+
000046 9700      	SBIW R24,0
000047 f061      	BREQ __GLOBAL_INI_END
000048 91a5      	LPM  R26,Z+
000049 91b5      	LPM  R27,Z+
00004a 9005      	LPM  R0,Z+
00004b 9015      	LPM  R1,Z+
00004c 01bf      	MOVW R22,R30
00004d 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004e 9005      	LPM  R0,Z+
00004f 920d      	ST   X+,R0
000050 9701      	SBIW R24,1
000051 f7e1      	BRNE __GLOBAL_INI_LOOP
000052 01fb      	MOVW R30,R22
000053 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000054 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000055 bfed      	OUT  SPL,R30
000056 e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000057 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000058 eec0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000059 e0d0      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005a c04b      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xE0
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.03.4 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 7/19/2012
                 ;Author  : Holmes
                 ;Company : co
                 ;Comments:
                 ;
                 ;
                 ;Chip type           : ATmega8535
                 ;Program type        : Application
                 ;Clock frequency     : 11.059200 MHz
                 ;Memory model        : Small
                 ;External RAM size   : 0
                 ;Data Stack size     : 128
                 ;*****************************************************/
                 ;
                 ;#include <mega8535.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x18;PORTB
                 ; 0000 001D #endasm
                 ;#include <lcd.h>
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;#include <stdlib.h>
                 ;
                 ;#define output 1
                 ;#define input 0
                 ;
                 ;int r1, counter1, time1;
                 ;char buff[10];
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 002B {
                 
                 	.CSEG
                 _timer0_ovf_isr:
00005b 93ea      	ST   -Y,R30
00005c 93fa      	ST   -Y,R31
00005d b7ef      	IN   R30,SREG
00005e 93ea      	ST   -Y,R30
                 ; 0000 002C // Place your code here
                 ; 0000 002D   counter1++;
00005f 01f3      	MOVW R30,R6
000060 9631      	ADIW R30,1
000061 013f      	MOVW R6,R30
                 ; 0000 002E }
000062 91e9      	LD   R30,Y+
000063 bfef      	OUT  SREG,R30
000064 91f9      	LD   R31,Y+
000065 91e9      	LD   R30,Y+
000066 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void ping()
                 ; 0000 0033 {
                 _ping:
                 ; 0000 0034          counter1=0;
000067 2466      	CLR  R6
000068 2477      	CLR  R7
                 ; 0000 0035          DDRA.0=output;
000069 9ad0      	SBI  0x1A,0
                 ; 0000 0036          PORTA.0=1;                        //out
00006a 9ad8      	SBI  0x1B,0
                 ; 0000 0037          delay_us(5);                      //timer 2-5
                +
00006b e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
00006c 958a     +DEC R24
00006d f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
                 ; 0000 0038          PORTA.0=0;
00006e 98d8      	CBI  0x1B,0
                 ; 0000 0039          DDRA.0=input;
00006f 98d0      	CBI  0x1A,0
                 ; 0000 003A          PORTA.0=1;
000070 9ad8      	SBI  0x1B,0
                 ; 0000 003B                   while(PINA.0==0)
                 _0xD:
000071 9bc8      	SBIS 0x19,0
                 ; 0000 003C                   {
                 ; 0000 003D                   }
000072 cffe      	RJMP _0xD
                 ; 0000 003E                   while(PINA.0==1)
                 _0x10:
000073 9bc8      	SBIS 0x19,0
000074 c005      	RJMP _0x12
                 ; 0000 003F                   {
                 ; 0000 0040                            counter1++;
000075 01f3      	MOVW R30,R6
000076 9631      	ADIW R30,1
000077 013f      	MOVW R6,R30
000078 9731      	SBIW R30,1
                 ; 0000 0041                   }
000079 cff9      	RJMP _0x10
                 _0x12:
                 ; 0000 0042 time1=(counter1*13.8);
00007a 01f3      	MOVW R30,R6
00007b d27f      	RCALL __CWD1
00007c d1b5      	RCALL __CDF1
                +
00007d ecad     +LDI R26 , LOW ( 0x415CCCCD )
00007e ecbc     +LDI R27 , HIGH ( 0x415CCCCD )
00007f e58c     +LDI R24 , BYTE3 ( 0x415CCCCD )
000080 e491     +LDI R25 , BYTE4 ( 0x415CCCCD )
                 	__GETD2N 0x415CCCCD
000081 d1de      	RCALL __MULF12
000082 d178      	RCALL __CFD1
000083 014f      	MOVW R8,R30
                 ; 0000 0043 r1=((time1*0.034442)/2);                       //rumus jarak
000084 01f4      	MOVW R30,R8
000085 d275      	RCALL __CWD1
000086 d1ab      	RCALL __CDF1
                +
000087 e0ae     +LDI R26 , LOW ( 0x3D0D130E )
000088 e1b3     +LDI R27 , HIGH ( 0x3D0D130E )
000089 e08d     +LDI R24 , BYTE3 ( 0x3D0D130E )
00008a e39d     +LDI R25 , BYTE4 ( 0x3D0D130E )
                 	__GETD2N 0x3D0D130E
00008b d1d4      	RCALL __MULF12
00008c 01df      	MOVW R26,R30
00008d 01cb      	MOVW R24,R22
                +
00008e e0e0     +LDI R30 , LOW ( 0x40000000 )
00008f e0f0     +LDI R31 , HIGH ( 0x40000000 )
000090 e060     +LDI R22 , BYTE3 ( 0x40000000 )
000091 e470     +LDI R23 , BYTE4 ( 0x40000000 )
                 	__GETD1N 0x40000000
000092 d21b      	RCALL __DIVF21
000093 d167      	RCALL __CFD1
000094 012f      	MOVW R4,R30
                 ; 0000 0044 
                 ; 0000 0045 itoa(r1,buff);
000095 925a      	ST   -Y,R5
000096 924a      	ST   -Y,R4
000097 d11d      	RCALL SUBOPT_0x0
000098 d0f0      	RCALL _itoa
                 ; 0000 0046         lcd_clear();
000099 d080      	RCALL _lcd_clear
                 ; 0000 0047          lcd_gotoxy(0,0);
00009a e0e0      	LDI  R30,LOW(0)
00009b 93ea      	ST   -Y,R30
00009c 93ea      	ST   -Y,R30
00009d d06f      	RCALL _lcd_gotoxy
                 ; 0000 0048          lcd_puts(buff);
00009e d116      	RCALL SUBOPT_0x0
00009f d09f      	RCALL _lcd_puts
                 ; 0000 0049         delay_ms(10);
0000a0 e0ea      	LDI  R30,LOW(10)
0000a1 e0f0      	LDI  R31,HIGH(10)
0000a2 93fa      	ST   -Y,R31
0000a3 93ea      	ST   -Y,R30
0000a4 d11b      	RCALL _delay_ms
                 ; 0000 004A 
                 ; 0000 004B }
0000a5 9508      	RET
                 ;
                 ;void main(void)
                 ; 0000 004E {
                 _main:
                 ; 0000 004F // Declare your local variables here
                 ; 0000 0050 
                 ; 0000 0051 // Input/Output Ports initialization
                 ; 0000 0052 // Port A initialization
                 ; 0000 0053 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0054 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0055 PORTA=0x00;
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 bbeb      	OUT  0x1B,R30
                 ; 0000 0056 DDRA=0x00;
0000a8 bbea      	OUT  0x1A,R30
                 ; 0000 0057 
                 ; 0000 0058 // Port B initialization
                 ; 0000 0059 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 005A // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 005B PORTB=0x00;
0000a9 bbe8      	OUT  0x18,R30
                 ; 0000 005C DDRB=0x00;
0000aa bbe7      	OUT  0x17,R30
                 ; 0000 005D 
                 ; 0000 005E // Port C initialization
                 ; 0000 005F // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0060 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0061 PORTC=0x00;
0000ab bbe5      	OUT  0x15,R30
                 ; 0000 0062 DDRC=0x00;
0000ac bbe4      	OUT  0x14,R30
                 ; 0000 0063 
                 ; 0000 0064 // Port D initialization
                 ; 0000 0065 // Func7=In Func6=In Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0066 // State7=T State6=T State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 0067 PORTD=0x00;
0000ad bbe2      	OUT  0x12,R30
                 ; 0000 0068 DDRD=0x3F;
0000ae e3ef      	LDI  R30,LOW(63)
0000af bbe1      	OUT  0x11,R30
                 ; 0000 0069 
                 ; 0000 006A // Timer/Counter 0 initialization
                 ; 0000 006B // Clock source: System Clock
                 ; 0000 006C // Clock value: Timer 0 Stopped
                 ; 0000 006D // Mode: Normal top=FFh
                 ; 0000 006E // OC0 output: Disconnected
                 ; 0000 006F TCCR0=0x00;
0000b0 e0e0      	LDI  R30,LOW(0)
0000b1 bfe3      	OUT  0x33,R30
                 ; 0000 0070 TCNT0=0x00;
0000b2 bfe2      	OUT  0x32,R30
                 ; 0000 0071 OCR0=0x00;
0000b3 bfec      	OUT  0x3C,R30
                 ; 0000 0072 
                 ; 0000 0073 // Timer/Counter 1 initialization
                 ; 0000 0074 // Clock source: System Clock
                 ; 0000 0075 // Clock value: 10.800 kHz
                 ; 0000 0076 // Mode: Fast PWM top=00FFh
                 ; 0000 0077 // OC1A output: Discon.
                 ; 0000 0078 // OC1B output: Discon.
                 ; 0000 0079 // Noise Canceler: Off
                 ; 0000 007A // Input Capture on Falling Edge
                 ; 0000 007B // Timer 1 Overflow Interrupt: Off
                 ; 0000 007C // Input Capture Interrupt: Off
                 ; 0000 007D // Compare A Match Interrupt: Off
                 ; 0000 007E // Compare B Match Interrupt: Off
                 ; 0000 007F TCCR1A=0x01;
0000b4 e0e1      	LDI  R30,LOW(1)
0000b5 bdef      	OUT  0x2F,R30
                 ; 0000 0080 TCCR1B=0x0D;
0000b6 e0ed      	LDI  R30,LOW(13)
0000b7 bdee      	OUT  0x2E,R30
                 ; 0000 0081 TCNT1H=0x00;
0000b8 e0e0      	LDI  R30,LOW(0)
0000b9 bded      	OUT  0x2D,R30
                 ; 0000 0082 TCNT1L=0x00;
0000ba bdec      	OUT  0x2C,R30
                 ; 0000 0083 ICR1H=0x00;
0000bb bde7      	OUT  0x27,R30
                 ; 0000 0084 ICR1L=0x00;
0000bc bde6      	OUT  0x26,R30
                 ; 0000 0085 OCR1AH=0x00;
0000bd bdeb      	OUT  0x2B,R30
                 ; 0000 0086 OCR1AL=0x00;
0000be bdea      	OUT  0x2A,R30
                 ; 0000 0087 OCR1BH=0x00;
0000bf bde9      	OUT  0x29,R30
                 ; 0000 0088 OCR1BL=0x00;
0000c0 bde8      	OUT  0x28,R30
                 ; 0000 0089 
                 ; 0000 008A // Timer/Counter 2 initialization
                 ; 0000 008B // Clock source: System Clock
                 ; 0000 008C // Clock value: Timer 2 Stopped
                 ; 0000 008D // Mode: Normal top=FFh
                 ; 0000 008E // OC2 output: Disconnected
                 ; 0000 008F ASSR=0x00;
0000c1 bde2      	OUT  0x22,R30
                 ; 0000 0090 TCCR2=0x00;
0000c2 bde5      	OUT  0x25,R30
                 ; 0000 0091 TCNT2=0x00;
0000c3 bde4      	OUT  0x24,R30
                 ; 0000 0092 OCR2=0x00;
0000c4 bde3      	OUT  0x23,R30
                 ; 0000 0093 
                 ; 0000 0094 // External Interrupt(s) initialization
                 ; 0000 0095 // INT0: Off
                 ; 0000 0096 // INT1: Off
                 ; 0000 0097 // INT2: Off
                 ; 0000 0098 MCUCR=0x00;
0000c5 bfe5      	OUT  0x35,R30
                 ; 0000 0099 MCUCSR=0x00;
0000c6 bfe4      	OUT  0x34,R30
                 ; 0000 009A 
                 ; 0000 009B // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009C TIMSK=0x01;
0000c7 e0e1      	LDI  R30,LOW(1)
0000c8 bfe9      	OUT  0x39,R30
                 ; 0000 009D 
                 ; 0000 009E // Analog Comparator initialization
                 ; 0000 009F // Analog Comparator: Off
                 ; 0000 00A0 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00A1 ACSR=0x80;
0000c9 e8e0      	LDI  R30,LOW(128)
0000ca b9e8      	OUT  0x8,R30
                 ; 0000 00A2 SFIOR=0x00;
0000cb e0e0      	LDI  R30,LOW(0)
0000cc bfe0      	OUT  0x30,R30
                 ; 0000 00A3 
                 ; 0000 00A4 // LCD module initialization
                 ; 0000 00A5 lcd_init(16);
0000cd e1e0      	LDI  R30,LOW(16)
0000ce 93ea      	ST   -Y,R30
0000cf d08d      	RCALL _lcd_init
                 ; 0000 00A6 
                 ; 0000 00A7 // Global enable interrupts
                 ; 0000 00A8 #asm("sei")
0000d0 9478      	sei
                 ; 0000 00A9 
                 ; 0000 00AA while (1)
                 _0x13:
                 ; 0000 00AB       {
                 ; 0000 00AC       // Place your code here
                 ; 0000 00AD         ping();
0000d1 df95      	RCALL _ping
                 ; 0000 00AE         //lcd_gotoxy(0,0);
                 ; 0000 00AF         //lcd_putsf("cobalah dengan benar");
                 ; 0000 00B0       };
0000d2 cffe      	RJMP _0x13
                 ; 0000 00B1 }
                 _0x16:
0000d3 cfff      	RJMP _0x16
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
0000d4 e0ff          ldi   r31,15
                 __lcd_delay0:
0000d5 95fa          dec   r31
0000d6 f7f1          brne  __lcd_delay0
0000d7 9508      	RET
                 __lcd_ready:
0000d8 b3a7          in    r26,__lcd_direction
0000d9 70af          andi  r26,0xf                 ;set as input
0000da bba7          out   __lcd_direction,r26
0000db 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
0000dc 98c0          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0000dd dff6      	RCALL __lcd_delay_G100
0000de 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
0000df dff4      	RCALL __lcd_delay_G100
0000e0 b3a6          in    r26,__lcd_pin
0000e1 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
0000e2 dff1      	RCALL __lcd_delay_G100
0000e3 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
0000e4 dfef      	RCALL __lcd_delay_G100
0000e5 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
0000e6 fda7          sbrc  r26,__lcd_busy_flag
0000e7 cff5          rjmp  __lcd_busy
0000e8 9508      	RET
                 __lcd_write_nibble_G100:
0000e9 7fa0          andi  r26,0xf0
0000ea 2bab          or    r26,r27
0000eb bba8          out   __lcd_port,r26          ;write
0000ec 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
0000ed dfe6      	RCALL __lcd_delay_G100
0000ee 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
0000ef dfe4      	RCALL __lcd_delay_G100
0000f0 9508      	RET
                 __lcd_write_data:
0000f1 98c1          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000f2 b3a7          in    r26,__lcd_direction
0000f3 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
0000f4 bba7          out   __lcd_direction,r26
0000f5 b3b8          in    r27,__lcd_port
0000f6 70bf          andi  r27,0xf
0000f7 81a8          ld    r26,y
0000f8 dff0      	RCALL __lcd_write_nibble_G100
0000f9 81a8          ld    r26,y
0000fa 95a2          swap  r26
0000fb dfed      	RCALL __lcd_write_nibble_G100
0000fc 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
0000fd c089      	RJMP _0x20C0001
                 __lcd_read_nibble_G100:
0000fe 9ac2          sbi   __lcd_port,__lcd_enable ;EN=1
0000ff dfd4      	RCALL __lcd_delay_G100
000100 b3e6          in    r30,__lcd_pin           ;read
000101 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
000102 dfd1      	RCALL __lcd_delay_G100
000103 7fe0          andi  r30,0xf0
000104 9508      	RET
                 _lcd_read_byte0_G100:
000105 dfce      	RCALL __lcd_delay_G100
000106 dff7      	RCALL __lcd_read_nibble_G100
000107 2fae          mov   r26,r30
000108 dff5      	RCALL __lcd_read_nibble_G100
000109 98c1          cbi   __lcd_port,__lcd_rd     ;RD=0
00010a 95e2          swap  r30
00010b 2bea          or    r30,r26
00010c 9508      	RET
                 _lcd_gotoxy:
00010d dfca      	RCALL __lcd_ready
00010e 81e8      	LD   R30,Y
00010f e0f0      	LDI  R31,0
000110 51e6      	SUBI R30,LOW(-__base_y_G100)
000111 4fff      	SBCI R31,HIGH(-__base_y_G100)
000112 81e0      	LD   R30,Z
000113 81a9      	LDD  R26,Y+1
000114 0fea      	ADD  R30,R26
000115 d0a4      	RCALL SUBOPT_0x1
000116 80b9      	LDD  R11,Y+1
000117 80a8      	LDD  R10,Y+0
000118 9622      	ADIW R28,2
000119 9508      	RET
                 _lcd_clear:
00011a dfbd      	RCALL __lcd_ready
00011b e0e2      	LDI  R30,LOW(2)
00011c d09d      	RCALL SUBOPT_0x1
00011d dfba      	RCALL __lcd_ready
00011e e0ec      	LDI  R30,LOW(12)
00011f d09a      	RCALL SUBOPT_0x1
000120 dfb7      	RCALL __lcd_ready
000121 e0e1      	LDI  R30,LOW(1)
000122 d097      	RCALL SUBOPT_0x1
000123 e0e0      	LDI  R30,LOW(0)
000124 2eae      	MOV  R10,R30
000125 2ebe      	MOV  R11,R30
000126 9508      	RET
                 _lcd_putchar:
000127 93ef          push r30
000128 93ff          push r31
000129 81a8          ld   r26,y
00012a 9468          set
00012b 30aa          cpi  r26,10
00012c f019          breq __lcd_putchar1
00012d 94e8          clt
00012e 14bd      	CP   R11,R13
00012f f030      	BRLO _0x2000004
                 	__lcd_putchar1:
000130 94a3      	INC  R10
000131 e0e0      	LDI  R30,LOW(0)
000132 93ea      	ST   -Y,R30
000133 92aa      	ST   -Y,R10
000134 dfd8      	RCALL _lcd_gotoxy
000135 f036      	brts __lcd_putchar0
                 _0x2000004:
000136 94b3      	INC  R11
000137 dfa0          rcall __lcd_ready
000138 9ac0          sbi  __lcd_port,__lcd_rs ;RS=1
000139 81a8          ld   r26,y
00013a 93aa          st   -y,r26
00013b dfb5          rcall __lcd_write_data
                 __lcd_putchar0:
00013c 91ff          pop  r31
00013d 91ef          pop  r30
00013e c048      	RJMP _0x20C0001
                 _lcd_puts:
00013f 931a      	ST   -Y,R17
                 _0x2000005:
000140 81a9      	LDD  R26,Y+1
000141 81ba      	LDD  R27,Y+1+1
000142 91ed      	LD   R30,X+
000143 83a9      	STD  Y+1,R26
000144 83ba      	STD  Y+1+1,R27
000145 2f1e      	MOV  R17,R30
000146 30e0      	CPI  R30,0
000147 f019      	BREQ _0x2000007
000148 931a      	ST   -Y,R17
000149 dfdd      	RCALL _lcd_putchar
00014a cff5      	RJMP _0x2000005
                 _0x2000007:
00014b 8118      	LDD  R17,Y+0
00014c 9623      	ADIW R28,3
00014d 9508      	RET
                 __long_delay_G100:
00014e 27aa          clr   r26
00014f 27bb          clr   r27
                 __long_delay0:
000150 9711          sbiw  r26,1         ;2 cycles
000151 f7f1          brne  __long_delay0 ;2 cycles
000152 9508      	RET
                 __lcd_init_write_G100:
000153 98c1          cbi  __lcd_port,__lcd_rd 	  ;RD=0
000154 b3a7          in    r26,__lcd_direction
000155 6fa7          ori   r26,0xf7                ;set as output
000156 bba7          out   __lcd_direction,r26
000157 b3b8          in    r27,__lcd_port
000158 70bf          andi  r27,0xf
000159 81a8          ld    r26,y
00015a df8e      	RCALL __lcd_write_nibble_G100
00015b 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
00015c c02a      	RJMP _0x20C0001
                 _lcd_init:
00015d 98c2          cbi   __lcd_port,__lcd_enable ;EN=0
00015e 98c0          cbi   __lcd_port,__lcd_rs     ;RS=0
00015f 80d8      	LDD  R13,Y+0
000160 81e8      	LD   R30,Y
000161 58e0      	SUBI R30,-LOW(128)
                +
000162 93e0 00ec+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000164 81e8      	LD   R30,Y
000165 54e0      	SUBI R30,-LOW(192)
                +
000166 93e0 00ed+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000168 d053      	RCALL SUBOPT_0x2
000169 d052      	RCALL SUBOPT_0x2
00016a d051      	RCALL SUBOPT_0x2
00016b dfe2      	RCALL __long_delay_G100
00016c e2e0      	LDI  R30,LOW(32)
00016d 93ea      	ST   -Y,R30
00016e dfe4      	RCALL __lcd_init_write_G100
00016f dfde      	RCALL __long_delay_G100
000170 e2e8      	LDI  R30,LOW(40)
000171 d048      	RCALL SUBOPT_0x1
000172 dfdb      	RCALL __long_delay_G100
000173 e0e4      	LDI  R30,LOW(4)
000174 d045      	RCALL SUBOPT_0x1
000175 dfd8      	RCALL __long_delay_G100
000176 e8e5      	LDI  R30,LOW(133)
000177 d042      	RCALL SUBOPT_0x1
000178 dfd5      	RCALL __long_delay_G100
000179 b3a7          in    r26,__lcd_direction
00017a 70af          andi  r26,0xf                 ;set as input
00017b bba7          out   __lcd_direction,r26
00017c 9ac1          sbi   __lcd_port,__lcd_rd     ;RD=1
00017d df87      	RCALL _lcd_read_byte0_G100
00017e 30e5      	CPI  R30,LOW(0x5)
00017f f011      	BREQ _0x200000B
000180 e0e0      	LDI  R30,LOW(0)
000181 c005      	RJMP _0x20C0001
                 _0x200000B:
000182 df55      	RCALL __lcd_ready
000183 e0e6      	LDI  R30,LOW(6)
000184 d035      	RCALL SUBOPT_0x1
000185 df94      	RCALL _lcd_clear
000186 e0e1      	LDI  R30,LOW(1)
                 _0x20C0001:
000187 9621      	ADIW R28,1
000188 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 _itoa:
000189 91a9          ld   r26,y+
00018a 91b9          ld   r27,y+
00018b 91e9          ld   r30,y+
00018c 91f9          ld   r31,y+
00018d 9630          adiw r30,0
00018e f42a          brpl __itoa0
00018f 95e0          com  r30
000190 95f0          com  r31
000191 9631          adiw r30,1
000192 e26d          ldi  r22,'-'
000193 936d          st   x+,r22
                 __itoa0:
000194 94e8          clt
000195 e180          ldi  r24,low(10000)
000196 e297          ldi  r25,high(10000)
000197 d00d          rcall __itoa1
000198 ee88          ldi  r24,low(1000)
000199 e093          ldi  r25,high(1000)
00019a d00a          rcall __itoa1
00019b e684          ldi  r24,100
00019c 2799          clr  r25
00019d d007          rcall __itoa1
00019e e08a          ldi  r24,10
00019f d005          rcall __itoa1
0001a0 2f6e          mov  r22,r30
0001a1 d010          rcall __itoa5
0001a2 2766          clr  r22
0001a3 936c          st   x,r22
0001a4 9508          ret
                 
                 __itoa1:
0001a5 2766          clr	 r22
                 __itoa2:
0001a6 17e8          cp   r30,r24
0001a7 07f9          cpc  r31,r25
0001a8 f020          brlo __itoa3
0001a9 9563          inc  r22
0001aa 1be8          sub  r30,r24
0001ab 0bf9          sbc  r31,r25
0001ac f7c9          brne __itoa2
                 __itoa3:
0001ad 2366          tst  r22
0001ae f411          brne __itoa4
0001af f016          brts __itoa5
0001b0 9508          ret
                 __itoa4:
0001b1 9468          set
                 __itoa5:
0001b2 5d60          subi r22,-0x30
0001b3 936d          st   x+,r22
0001b4 9508          ret
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _buff:
0000e0           	.BYTE 0xA
                 __base_y_G100:
0000ea           	.BYTE 0x4
                 __seed_G102:
0000ee           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001b5 eee0      	LDI  R30,LOW(_buff)
0001b6 e0f0      	LDI  R31,HIGH(_buff)
0001b7 93fa      	ST   -Y,R31
0001b8 93ea      	ST   -Y,R30
0001b9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
0001ba 93ea      	ST   -Y,R30
0001bb cf35      	RJMP __lcd_write_data
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x2:
0001bc df91      	RCALL __long_delay_G100
0001bd e3e0      	LDI  R30,LOW(48)
0001be 93ea      	ST   -Y,R30
0001bf cf93      	RJMP __lcd_init_write_G100
                 
                 
                 	.CSEG
                 _delay_ms:
0001c0 91e9      	ld   r30,y+
0001c1 91f9      	ld   r31,y+
0001c2 9630      	adiw r30,0
0001c3 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001c4 ec8d     +LDI R24 , LOW ( 0xACD )
0001c5 e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
0001c6 9701     +SBIW R24 , 1
0001c7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
0001c8 95a8      	wdr
0001c9 9731      	sbiw r30,1
0001ca f7c9      	brne __delay_ms0
                 __delay_ms1:
0001cb 9508      	ret
                 
                 __ROUND_REPACK:
0001cc 2355      	TST  R21
0001cd f442      	BRPL __REPACK
0001ce 3850      	CPI  R21,0x80
0001cf f411      	BRNE __ROUND_REPACK0
0001d0 ffe0      	SBRS R30,0
0001d1 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
0001d2 9631      	ADIW R30,1
0001d3 1f69      	ADC  R22,R25
0001d4 1f79      	ADC  R23,R25
0001d5 f06b      	BRVS __REPACK1
                 
                 __REPACK:
0001d6 e850      	LDI  R21,0x80
0001d7 2757      	EOR  R21,R23
0001d8 f411      	BRNE __REPACK0
0001d9 935f      	PUSH R21
0001da c073      	RJMP __ZERORES
                 __REPACK0:
0001db 3f5f      	CPI  R21,0xFF
0001dc f031      	BREQ __REPACK1
0001dd 0f66      	LSL  R22
0001de 0c00      	LSL  R0
0001df 9557      	ROR  R21
0001e0 9567      	ROR  R22
0001e1 2f75      	MOV  R23,R21
0001e2 9508      	RET
                 __REPACK1:
0001e3 935f      	PUSH R21
0001e4 2000      	TST  R0
0001e5 f00a      	BRMI __REPACK2
0001e6 c073      	RJMP __MAXRES
                 __REPACK2:
0001e7 c06c      	RJMP __MINRES
                 
                 __UNPACK:
0001e8 e850      	LDI  R21,0x80
0001e9 2e19      	MOV  R1,R25
0001ea 2215      	AND  R1,R21
0001eb 0f88      	LSL  R24
0001ec 1f99      	ROL  R25
0001ed 2795      	EOR  R25,R21
0001ee 0f55      	LSL  R21
0001ef 9587      	ROR  R24
                 
                 __UNPACK1:
0001f0 e850      	LDI  R21,0x80
0001f1 2e07      	MOV  R0,R23
0001f2 2205      	AND  R0,R21
0001f3 0f66      	LSL  R22
0001f4 1f77      	ROL  R23
0001f5 2775      	EOR  R23,R21
0001f6 0f55      	LSL  R21
0001f7 9567      	ROR  R22
0001f8 9508      	RET
                 
                 __CFD1U:
0001f9 9468      	SET
0001fa c001      	RJMP __CFD1U0
                 __CFD1:
0001fb 94e8      	CLT
                 __CFD1U0:
0001fc 935f      	PUSH R21
0001fd dff2      	RCALL __UNPACK1
0001fe 3870      	CPI  R23,0x80
0001ff f018      	BRLO __CFD10
000200 3f7f      	CPI  R23,0xFF
000201 f408      	BRCC __CFD10
000202 c04b      	RJMP __ZERORES
                 __CFD10:
000203 e156      	LDI  R21,22
000204 1b57      	SUB  R21,R23
000205 f4aa      	BRPL __CFD11
000206 9551      	NEG  R21
000207 3058      	CPI  R21,8
000208 f40e      	BRTC __CFD19
000209 3059      	CPI  R21,9
                 __CFD19:
00020a f030      	BRLO __CFD17
00020b efef      	SER  R30
00020c efff      	SER  R31
00020d ef6f      	SER  R22
00020e e77f      	LDI  R23,0x7F
00020f f977      	BLD  R23,7
000210 c01a      	RJMP __CFD15
                 __CFD17:
000211 2777      	CLR  R23
000212 2355      	TST  R21
000213 f0b9      	BREQ __CFD15
                 __CFD18:
000214 0fee      	LSL  R30
000215 1fff      	ROL  R31
000216 1f66      	ROL  R22
000217 1f77      	ROL  R23
000218 955a      	DEC  R21
000219 f7d1      	BRNE __CFD18
00021a c010      	RJMP __CFD15
                 __CFD11:
00021b 2777      	CLR  R23
                 __CFD12:
00021c 3058      	CPI  R21,8
00021d f028      	BRLO __CFD13
00021e 2fef      	MOV  R30,R31
00021f 2ff6      	MOV  R31,R22
000220 2f67      	MOV  R22,R23
000221 5058      	SUBI R21,8
000222 cff9      	RJMP __CFD12
                 __CFD13:
000223 2355      	TST  R21
000224 f031      	BREQ __CFD15
                 __CFD14:
000225 9576      	LSR  R23
000226 9567      	ROR  R22
000227 95f7      	ROR  R31
000228 95e7      	ROR  R30
000229 955a      	DEC  R21
00022a f7d1      	BRNE __CFD14
                 __CFD15:
00022b 2000      	TST  R0
00022c f40a      	BRPL __CFD16
00022d d0c5      	RCALL __ANEGD1
                 __CFD16:
00022e 915f      	POP  R21
00022f 9508      	RET
                 
                 __CDF1U:
000230 9468      	SET
000231 c001      	RJMP __CDF1U0
                 __CDF1:
000232 94e8      	CLT
                 __CDF1U0:
000233 9730      	SBIW R30,0
000234 4060      	SBCI R22,0
000235 4070      	SBCI R23,0
000236 f0b1      	BREQ __CDF10
000237 2400      	CLR  R0
000238 f026      	BRTS __CDF11
000239 2377      	TST  R23
00023a f412      	BRPL __CDF11
00023b 9400      	COM  R0
00023c d0b6      	RCALL __ANEGD1
                 __CDF11:
00023d 2e17      	MOV  R1,R23
00023e e17e      	LDI  R23,30
00023f 2011      	TST  R1
                 __CDF12:
000240 f032      	BRMI __CDF13
000241 957a      	DEC  R23
000242 0fee      	LSL  R30
000243 1fff      	ROL  R31
000244 1f66      	ROL  R22
000245 1c11      	ROL  R1
000246 cff9      	RJMP __CDF12
                 __CDF13:
000247 2fef      	MOV  R30,R31
000248 2ff6      	MOV  R31,R22
000249 2d61      	MOV  R22,R1
00024a 935f      	PUSH R21
00024b df8a      	RCALL __REPACK
00024c 915f      	POP  R21
                 __CDF10:
00024d 9508      	RET
                 
                 __ZERORES:
00024e 27ee      	CLR  R30
00024f 27ff      	CLR  R31
000250 2766      	CLR  R22
000251 2777      	CLR  R23
000252 915f      	POP  R21
000253 9508      	RET
                 
                 __MINRES:
000254 efef      	SER  R30
000255 efff      	SER  R31
000256 e76f      	LDI  R22,0x7F
000257 ef7f      	SER  R23
000258 915f      	POP  R21
000259 9508      	RET
                 
                 __MAXRES:
00025a efef      	SER  R30
00025b efff      	SER  R31
00025c e76f      	LDI  R22,0x7F
00025d e77f      	LDI  R23,0x7F
00025e 915f      	POP  R21
00025f 9508      	RET
                 
                 __MULF12:
000260 935f      	PUSH R21
000261 df86      	RCALL __UNPACK
000262 3870      	CPI  R23,0x80
000263 f351      	BREQ __ZERORES
000264 3890      	CPI  R25,0x80
000265 f341      	BREQ __ZERORES
000266 2401      	EOR  R0,R1
000267 9408      	SEC
000268 1f79      	ADC  R23,R25
000269 f423      	BRVC __MULF124
00026a f31c      	BRLT __ZERORES
                 __MULF125:
00026b 2000      	TST  R0
00026c f33a      	BRMI __MINRES
00026d cfec      	RJMP __MAXRES
                 __MULF124:
00026e 920f      	PUSH R0
00026f 931f      	PUSH R17
000270 932f      	PUSH R18
000271 933f      	PUSH R19
000272 934f      	PUSH R20
000273 2711      	CLR  R17
000274 2722      	CLR  R18
000275 2799      	CLR  R25
000276 9f68      	MUL  R22,R24
000277 01a0      	MOVW R20,R0
000278 9f8f      	MUL  R24,R31
000279 2d30      	MOV  R19,R0
00027a 0d41      	ADD  R20,R1
00027b 1f59      	ADC  R21,R25
00027c 9f6b      	MUL  R22,R27
00027d 0d30      	ADD  R19,R0
00027e 1d41      	ADC  R20,R1
00027f 1f59      	ADC  R21,R25
000280 9f8e      	MUL  R24,R30
000281 d027      	RCALL __MULF126
000282 9fbf      	MUL  R27,R31
000283 d025      	RCALL __MULF126
000284 9f6a      	MUL  R22,R26
000285 d023      	RCALL __MULF126
000286 9fbe      	MUL  R27,R30
000287 d01d      	RCALL __MULF127
000288 9faf      	MUL  R26,R31
000289 d01b      	RCALL __MULF127
00028a 9fae      	MUL  R26,R30
00028b 0d11      	ADD  R17,R1
00028c 1f29      	ADC  R18,R25
00028d 1f39      	ADC  R19,R25
00028e 1f49      	ADC  R20,R25
00028f 1f59      	ADC  R21,R25
000290 2fe3      	MOV  R30,R19
000291 2ff4      	MOV  R31,R20
000292 2f65      	MOV  R22,R21
000293 2f52      	MOV  R21,R18
000294 914f      	POP  R20
000295 913f      	POP  R19
000296 912f      	POP  R18
000297 911f      	POP  R17
000298 900f      	POP  R0
000299 2366      	TST  R22
00029a f02a      	BRMI __MULF122
00029b 0f55      	LSL  R21
00029c 1fee      	ROL  R30
00029d 1fff      	ROL  R31
00029e 1f66      	ROL  R22
00029f c002      	RJMP __MULF123
                 __MULF122:
0002a0 9573      	INC  R23
0002a1 f24b      	BRVS __MULF125
                 __MULF123:
0002a2 df29      	RCALL __ROUND_REPACK
0002a3 915f      	POP  R21
0002a4 9508      	RET
                 
                 __MULF127:
0002a5 0d10      	ADD  R17,R0
0002a6 1d21      	ADC  R18,R1
0002a7 1f39      	ADC  R19,R25
0002a8 c002      	RJMP __MULF128
                 __MULF126:
0002a9 0d20      	ADD  R18,R0
0002aa 1d31      	ADC  R19,R1
                 __MULF128:
0002ab 1f49      	ADC  R20,R25
0002ac 1f59      	ADC  R21,R25
0002ad 9508      	RET
                 
                 __DIVF21:
0002ae 935f      	PUSH R21
0002af df38      	RCALL __UNPACK
0002b0 3870      	CPI  R23,0x80
0002b1 f421      	BRNE __DIVF210
0002b2 2011      	TST  R1
                 __DIVF211:
0002b3 f40a      	BRPL __DIVF219
0002b4 cf9f      	RJMP __MINRES
                 __DIVF219:
0002b5 cfa4      	RJMP __MAXRES
                 __DIVF210:
0002b6 3890      	CPI  R25,0x80
0002b7 f409      	BRNE __DIVF218
                 __DIVF217:
0002b8 cf95      	RJMP __ZERORES
                 __DIVF218:
0002b9 2401      	EOR  R0,R1
0002ba 9408      	SEC
0002bb 0b97      	SBC  R25,R23
0002bc f41b      	BRVC __DIVF216
0002bd f3d4      	BRLT __DIVF217
0002be 2000      	TST  R0
0002bf cff3      	RJMP __DIVF211
                 __DIVF216:
0002c0 2f79      	MOV  R23,R25
0002c1 931f      	PUSH R17
0002c2 932f      	PUSH R18
0002c3 933f      	PUSH R19
0002c4 934f      	PUSH R20
0002c5 2411      	CLR  R1
0002c6 2711      	CLR  R17
0002c7 2722      	CLR  R18
0002c8 2733      	CLR  R19
0002c9 2744      	CLR  R20
0002ca 2755      	CLR  R21
0002cb e290      	LDI  R25,32
                 __DIVF212:
0002cc 17ae      	CP   R26,R30
0002cd 07bf      	CPC  R27,R31
0002ce 0786      	CPC  R24,R22
0002cf 0741      	CPC  R20,R17
0002d0 f030      	BRLO __DIVF213
0002d1 1bae      	SUB  R26,R30
0002d2 0bbf      	SBC  R27,R31
0002d3 0b86      	SBC  R24,R22
0002d4 0b41      	SBC  R20,R17
0002d5 9408      	SEC
0002d6 c001      	RJMP __DIVF214
                 __DIVF213:
0002d7 9488      	CLC
                 __DIVF214:
0002d8 1f55      	ROL  R21
0002d9 1f22      	ROL  R18
0002da 1f33      	ROL  R19
0002db 1c11      	ROL  R1
0002dc 1faa      	ROL  R26
0002dd 1fbb      	ROL  R27
0002de 1f88      	ROL  R24
0002df 1f44      	ROL  R20
0002e0 959a      	DEC  R25
0002e1 f751      	BRNE __DIVF212
0002e2 01f9      	MOVW R30,R18
0002e3 2d61      	MOV  R22,R1
0002e4 914f      	POP  R20
0002e5 913f      	POP  R19
0002e6 912f      	POP  R18
0002e7 911f      	POP  R17
0002e8 2366      	TST  R22
0002e9 f032      	BRMI __DIVF215
0002ea 0f55      	LSL  R21
0002eb 1fee      	ROL  R30
0002ec 1fff      	ROL  R31
0002ed 1f66      	ROL  R22
0002ee 957a      	DEC  R23
0002ef f243      	BRVS __DIVF217
                 __DIVF215:
0002f0 dedb      	RCALL __ROUND_REPACK
0002f1 915f      	POP  R21
0002f2 9508      	RET
                 
                 __ANEGD1:
0002f3 95f0      	COM  R31
0002f4 9560      	COM  R22
0002f5 9570      	COM  R23
0002f6 95e1      	NEG  R30
0002f7 4fff      	SBCI R31,-1
0002f8 4f6f      	SBCI R22,-1
0002f9 4f7f      	SBCI R23,-1
0002fa 9508      	RET
                 
                 __CWD1:
0002fb 2f6f      	MOV  R22,R31
0002fc 0f66      	ADD  R22,R22
0002fd 0b66      	SBC  R22,R22
0002fe 2f76      	MOV  R23,R22
0002ff 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8535 register use summary:
r0 :  22 r1 :  18 r2 :   0 r3 :   0 r4 :   2 r5 :   1 r6 :   6 r7 :   1 
r8 :   2 r9 :   0 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   0 r17:  14 r18:  12 r19:  12 r20:  14 r21:  49 r22:  50 r23:  35 
r24:  28 r25:  32 r26:  46 r27:  19 r28:   4 r29:   1 r30: 154 r31:  45 
x  :   7 y  :  46 z  :   8 
Registers used: 28 out of 35 (80.0%)

ATmega8535 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  15 add   :   7 
adiw  :   9 and   :   2 andi  :   6 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  11 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   2 brmi  :   5 brne  :  17 brpl  :   6 brsh  :   0 brtc  :   1 
brts  :   3 brvc  :   2 brvs  :   3 bset  :   0 bst   :   0 cbi   :  12 
cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 clr   :  25 
cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :   6 cp    :   3 
cpc   :   4 cpi   :  14 cpse  :   0 dec   :   8 des   :   0 eor   :   5 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   9 
inc   :   4 ld    :  19 ldd   :   7 ldi   :  75 lds   :   0 lpm   :   7 
lsl   :  10 lsr   :   1 mov   :  24 movw  :  15 mul   :   9 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :   2 out   :  44 
pop   :  18 push  :  17 rcall :  79 ret   :  28 reti  :   1 rjmp  :  55 
rol   :  22 ror   :   7 sbc   :   6 sbci  :   6 sbi   :  12 sbic  :   0 
sbis  :   2 sbiw  :   8 sbr   :   0 sbrc  :   1 sbrs  :   1 sec   :   3 
seh   :   0 sei   :   1 sen   :   0 ser   :   8 ses   :   0 set   :   4 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  26 std   :   2 
sts   :   2 sub   :   3 subi  :   5 swap  :   2 tst   :  13 wdr   :   1 

Instructions used: 70 out of 114 (61.4%)

ATmega8535 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000600   1490     46   1536    8192  18.8%
[.dseg] 0x000060 0x0000f2      0     18     18     607   3.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 8 warnings
