// Seed: 1628476934
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1 - id_3;
  logic [7:0] id_4;
  assign id_4[1] = 1;
  reg id_5;
  initial begin : LABEL_0
    id_1 <= id_5;
  end
  tri1 id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1 or negedge 1) id_8 <= 1'b0 + 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_13
  );
  assign modCall_1.id_5 = 0;
endmodule
