$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module demux1_8_tb $end
  $var wire 1 # i0 $end
  $var wire 1 $ i1 $end
  $var wire 1 % i2 $end
  $var wire 1 & i3 $end
  $var wire 1 ' i4 $end
  $var wire 1 ( i5 $end
  $var wire 1 ) i6 $end
  $var wire 1 * i7 $end
  $var wire 3 , sel [2:0] $end
  $var wire 1 - y $end
  $var wire 8 + result [7:0] $end
  $scope module dut $end
   $var wire 1 - y $end
   $var wire 3 , sel [2:0] $end
   $var wire 1 # i0 $end
   $var wire 1 $ i1 $end
   $var wire 1 % i2 $end
   $var wire 1 & i3 $end
   $var wire 1 ' i4 $end
   $var wire 1 ( i5 $end
   $var wire 1 ) i6 $end
   $var wire 1 * i7 $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
0&
0'
0(
0)
0*
b00000001 +
b000 ,
1-
#10
0#
1$
b00000010 +
b001 ,
#20
0$
1%
b00000100 +
b010 ,
#30
0%
1&
b00001000 +
b011 ,
#40
0&
1'
b00010000 +
b100 ,
#50
0'
1(
b00100000 +
b101 ,
#60
0(
1)
b01000000 +
b110 ,
#70
0)
1*
b10000000 +
b111 ,
