<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_263_p2" SOURCE="control_SRAM_HLS.cpp:61" VARIABLE="or_ln61" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_fu_273_p3" SOURCE="control_SRAM_HLS.cpp:65" VARIABLE="select_ln65" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_1_fu_281_p3" SOURCE="control_SRAM_HLS.cpp:65" VARIABLE="select_ln65_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_290_p3" SOURCE="control_SRAM_HLS.cpp:64" VARIABLE="select_ln64" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_1_fu_298_p3" SOURCE="control_SRAM_HLS.cpp:64" VARIABLE="select_ln64_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_318_p3" SOURCE="control_SRAM_HLS.cpp:63" VARIABLE="select_ln63" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_1_fu_326_p3" SOURCE="control_SRAM_HLS.cpp:63" VARIABLE="select_ln63_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln62_fu_353_p3" SOURCE="control_SRAM_HLS.cpp:62" VARIABLE="select_ln62" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln62_1_fu_361_p3" SOURCE="control_SRAM_HLS.cpp:62" VARIABLE="select_ln62_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_381_p3" SOURCE="control_SRAM_HLS.cpp:61" VARIABLE="select_ln61" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_389_p3" SOURCE="control_SRAM_HLS.cpp:61" VARIABLE="select_ln61_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln96_fu_430_p2" SOURCE="control_SRAM_HLS.cpp:96" VARIABLE="icmp_ln96" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln96_1_fu_436_p2" SOURCE="control_SRAM_HLS.cpp:96" VARIABLE="icmp_ln96_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln96_fu_442_p2" SOURCE="control_SRAM_HLS.cpp:96" VARIABLE="and_ln96" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln98_fu_448_p2" SOURCE="control_SRAM_HLS.cpp:98" VARIABLE="icmp_ln98" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln98_1_fu_454_p2" SOURCE="control_SRAM_HLS.cpp:98" VARIABLE="icmp_ln98_1" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln98_fu_460_p2" SOURCE="control_SRAM_HLS.cpp:98" VARIABLE="and_ln98" MODULE="control_SRAM_HLS" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
