#Example circuit - D Type;

devices(
<<<<<<< HEAD
    f is DTYPE;
=======
    a is DTYPE;
>>>>>>> b53320c877b1468357448bd4d3b46d1a6820f571
    sw1, sw2, sw3 are SWITCH;
    clk1 is CLOCK;
)

initialise(
    sw1, sw2, sw3 are LOW;
    clk1 cycle length 2;
)

connections(
<<<<<<< HEAD
    f(  
=======
    a(  
>>>>>>> b53320c877b1468357448bd4d3b46d1a6820f571
        clk1 to f.CLK;
        sw1 to f.DATA;
        sw2 to f.SET;
        sw3 to f.CLEAR;
    )
)

monitors(
<<<<<<< HEAD
    f.Q;
)
=======
    a.Q;
)
>>>>>>> b53320c877b1468357448bd4d3b46d1a6820f571
