** Name: SimpleTwoStageOpAmp_SimpleOpAmp89_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp89_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=6e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=5e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos4 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=4e-6 W=48e-6
mDiodeTransistorPmos5 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=575e-6
mDiodeTransistorPmos6 outVoltageBiasXXpXX2 outVoltageBiasXXpXX2 sourceTransconductance sourceTransconductance pmos4 L=2e-6 W=5e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=599e-6
mNormalTransistorNmos8 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=2e-6 W=185e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=43e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX2 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=3e-6 W=30e-6
mNormalTransistorNmos11 FirstStageYinnerSourceLoad2 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=2e-6 W=185e-6
mNormalTransistorNmos12 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerSourceLoad2 sourceNmos sourceNmos nmos4 L=5e-6 W=462e-6
mNormalTransistorNmos13 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerSourceLoad2 sourceNmos sourceNmos nmos4 L=5e-6 W=462e-6
mNormalTransistorPmos14 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=1e-6 W=23e-6
mNormalTransistorPmos15 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=4e-6 W=575e-6
mNormalTransistorPmos16 outFirstStage outVoltageBiasXXpXX2 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=2e-6 W=20e-6
mNormalTransistorPmos17 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=1e-6 W=11e-6
mNormalTransistorPmos18 sourceTransconductance ibias sourcePmos sourcePmos pmos4 L=1e-6 W=416e-6
mNormalTransistorPmos19 FirstStageYinnerSourceLoad2 outVoltageBiasXXpXX2 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=2e-6 W=20e-6
mNormalTransistorPmos20 FirstStageYsourceGCC1 in1 sourceTransconductance sourceTransconductance pmos4 L=3e-6 W=542e-6
mNormalTransistorPmos21 FirstStageYsourceGCC2 in2 sourceTransconductance sourceTransconductance pmos4 L=3e-6 W=542e-6
mNormalTransistorPmos22 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=48e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 8.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp89_5

** Expected Performance Values: 
** Gain: 140 dB
** Power consumption: 8.56901 mW
** Area: 14991 (mu_m)^2
** Transit frequency: 28.7271 MHz
** Transit frequency with error factor: 28.7263 MHz
** Slew rate: 50.3469 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 137 dB
** VoutMax: 3.10001 V
** VoutMin: 0.150001 V
** VcmMax: 3.97001 V
** VcmMin: 0.580001 V


** Expected Currents: 
** NormalTransistorNmos: 96.9431 muA
** NormalTransistorNmos: 67.6871 muA
** NormalTransistorPmos: -11.1099 muA
** NormalTransistorPmos: -23.0869 muA
** NormalTransistorPmos: -177.041 muA
** NormalTransistorPmos: -177.041 muA
** NormalTransistorNmos: 177.042 muA
** NormalTransistorNmos: 177.041 muA
** NormalTransistorNmos: 177.042 muA
** NormalTransistorNmos: 177.041 muA
** NormalTransistorPmos: -421.772 muA
** NormalTransistorPmos: -177.042 muA
** NormalTransistorPmos: -177.042 muA
** NormalTransistorNmos: 1140.88 muA
** NormalTransistorPmos: -1140.87 muA
** DiodeTransistorPmos: -1140.87 muA
** DiodeTransistorNmos: 11.1091 muA
** DiodeTransistorNmos: 23.0861 muA
** DiodeTransistorPmos: -96.9439 muA
** NormalTransistorPmos: -96.9439 muA
** DiodeTransistorPmos: -67.6879 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.19901  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.705001  V
** out: 2.5  V
** outFirstStage: 0.555001  V
** outInputVoltageBiasXXpXX1: 2.53401  V
** outSourceVoltageBiasXXpXX1: 3.76701  V
** outVoltageBiasXXnXX0: 0.687001  V
** outVoltageBiasXXpXX2: 1.49601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** sourceTransconductance: 3.29701  V
** innerSourceLoad2: 0.555001  V
** innerTransistorStack1Load2: 0.150001  V
** innerTransistorStack2Load2: 0.150001  V
** sourceGCC1: 3.05101  V
** sourceGCC2: 3.05101  V
** inner: 3.76701  V


.END