//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__prelu_kernel_convolution_2 // -- Begin function triton_poi_fused__prelu_kernel_convolution_2
                                        // @triton_poi_fused__prelu_kernel_convolution_2
.visible .entry triton_poi_fused__prelu_kernel_convolution_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel_convolution_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel_convolution_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel_convolution_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__prelu_kernel_convolution_2_param_3,
	.param .u32 triton_poi_fused__prelu_kernel_convolution_2_param_4
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<63>;
	.reg .f32 	%f<22>;
	.reg .b64 	%rd<17>;
	.loc	1 19 0                          // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:19:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_poi_fused__prelu_kernel_convolution_2_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused__prelu_kernel_convolution_2_param_1];
$L__tmp0:
	.loc	1 21 28                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:21:33
	shl.b32 	%r19, %r1, 9;
	ld.param.u64 	%rd6, [triton_poi_fused__prelu_kernel_convolution_2_param_2];
	ld.param.u64 	%rd11, [triton_poi_fused__prelu_kernel_convolution_2_param_3];
	.loc	1 22 36                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:22:36
	mov.u32 	%r20, %tid.x;
	shl.b32 	%r21, %r20, 2;
	and.b32  	%r22, %r21, 508;
	.loc	1 22 23                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:22:23
	or.b32  	%r23, %r19, %r22;
	or.b32  	%r24, %r23, 1;
	or.b32  	%r25, %r23, 2;
	or.b32  	%r26, %r23, 3;
	.loc	1 23 21                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:23:21
	setp.lt.s32 	%p1, %r23, 53824;
	.loc	1 25 21                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:25:21
	mul.hi.s32 	%r27, %r23, -1680195291;
	mad.lo.s32 	%r28, %r23, 1, %r27;
	shr.u32 	%r29, %r28, 31;
	shr.s32 	%r30, %r28, 9;
	add.s32 	%r31, %r30, %r29;
	mul.hi.s32 	%r32, %r24, -1680195291;
	mad.lo.s32 	%r33, %r24, 1, %r32;
	shr.u32 	%r34, %r33, 31;
	shr.s32 	%r35, %r33, 9;
	add.s32 	%r36, %r35, %r34;
	mul.hi.s32 	%r37, %r25, -1680195291;
	mad.lo.s32 	%r38, %r25, 1, %r37;
	shr.u32 	%r39, %r38, 31;
	shr.s32 	%r40, %r38, 9;
	add.s32 	%r41, %r40, %r39;
	mul.hi.s32 	%r42, %r26, -1680195291;
	mad.lo.s32 	%r43, %r26, 1, %r42;
	shr.u32 	%r44, %r43, 31;
	shr.s32 	%r45, %r43, 9;
	add.s32 	%r46, %r45, %r44;
	.loc	1 25 28                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:25:28
	shr.u32 	%r47, %r31, 28;
	add.s32 	%r48, %r31, %r47;
	and.b32  	%r49, %r48, -16;
	sub.s32 	%r50, %r31, %r49;
	shr.u32 	%r51, %r36, 28;
	add.s32 	%r52, %r36, %r51;
	and.b32  	%r53, %r52, -16;
	sub.s32 	%r54, %r36, %r53;
	shr.u32 	%r55, %r41, 28;
	add.s32 	%r56, %r41, %r55;
	and.b32  	%r57, %r56, -16;
	sub.s32 	%r58, %r41, %r57;
	shr.u32 	%r59, %r46, 28;
	add.s32 	%r60, %r46, %r59;
	and.b32  	%r61, %r60, -16;
	sub.s32 	%r62, %r46, %r61;
	.loc	1 26 34                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:26:34
	mul.wide.s32 	%rd12, %r23, 4;
	add.s64 	%rd1, %rd9, %rd12;
	.loc	1 26 39                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:26:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 27 30                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:27:30
	mul.wide.s32 	%rd13, %r50, 4;
	add.s64 	%rd2, %rd10, %rd13;
	mul.wide.s32 	%rd14, %r54, 4;
	add.s64 	%rd3, %rd10, %rd14;
	mul.wide.s32 	%rd15, %r58, 4;
	add.s64 	%rd4, %rd10, %rd15;
	mul.wide.s32 	%rd16, %r62, 4;
	add.s64 	%rd5, %rd10, %rd16;
	.loc	1 27 35                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:27:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd5 + 0 ];
	// end inline asm
	mov.pred 	%p6, -1;
	.loc	1 28 19                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:28:19
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p6 ld.global.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r10;
	.loc	1 26 39                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:26:39
	mov.b32 	%f2, %r5;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r3;
	mov.b32 	%f5, %r2;
	.loc	1 27 35                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:27:35
	mov.b32 	%f6, %r9;
	mov.b32 	%f7, %r8;
	mov.b32 	%f8, %r7;
	mov.b32 	%f9, %r6;
	.loc	1 30 18                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:30:18
	add.f32 	%f10, %f5, %f9;
	add.f32 	%f11, %f4, %f8;
	add.f32 	%f12, %f3, %f7;
	add.f32 	%f13, %f2, %f6;
	.loc	1 32 18                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:32:18
	setp.gt.f32 	%p9, %f13, 0f00000000;
	setp.gt.f32 	%p10, %f12, 0f00000000;
	setp.gt.f32 	%p11, %f11, 0f00000000;
	setp.gt.f32 	%p12, %f10, 0f00000000;
	.loc	1 33 18                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:33:18
	mul.f32 	%f14, %f10, %f1;
	mul.f32 	%f15, %f11, %f1;
	mul.f32 	%f16, %f12, %f1;
	mul.f32 	%f17, %f13, %f1;
	.loc	1 34 32                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:34:32
	selp.f32 	%f18, %f10, %f14, %p12;
	selp.f32 	%f19, %f11, %f15, %p11;
	selp.f32 	%f20, %f12, %f16, %p10;
	selp.f32 	%f21, %f13, %f17, %p9;
	.loc	1 35 39                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:35:39
	mov.b32 	%r11, %f10;
	mov.b32 	%r12, %f11;
	mov.b32 	%r13, %f12;
	mov.b32 	%r14, %f13;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd1 + 0 ], { %r11, %r12, %r13, %r14 };
	// end inline asm
	.loc	1 36 25                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:36:25
	add.s64 	%rd8, %rd11, %rd12;
	.loc	1 36 36                         // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:36:36
	mov.b32 	%r15, %f18;
	mov.b32 	%r16, %f19;
	mov.b32 	%r17, %f20;
	mov.b32 	%r18, %f21;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd8 + 0 ], { %r15, %r16, %r17, %r18 };
	// end inline asm
	.loc	1 36 4                          // cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py:36:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/qd/cqdcvo4acufk2lcmii7sefultwa5v72hnup2i7aaqqugsev26vnw.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 113
.b8 100
.b8 99
.b8 118
.b8 111
.b8 52
.b8 97
.b8 99
.b8 117
.b8 102
.b8 107
.b8 50
.b8 108
.b8 99
.b8 109
.b8 105
.b8 105
.b8 55
.b8 115
.b8 101
.b8 102
.b8 117
.b8 108
.b8 116
.b8 119
.b8 97
.b8 53
.b8 118
.b8 55
.b8 50
.b8 104
.b8 110
.b8 117
.b8 112
.b8 50
.b8 105
.b8 55
.b8 97
.b8 97
.b8 113
.b8 113
.b8 117
.b8 103
.b8 115
.b8 101
.b8 118
.b8 50
.b8 54
.b8 118
.b8 110
.b8 119
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 113
.b8 100
.b8 0
	}
	.section	.debug_macinfo	{	}
