{"files":[{"patch":"@@ -2694,1 +2694,1 @@\n-      bool accumulate = (opc2 & 0b100 != 0);                            \\\n+      bool accumulate = ((opc2 & 0b100) != 0);                          \\\n@@ -2696,3 +2696,3 @@\n-        f(0, 31), f((int)T & 1, 30), f(0b001110, 29, 24);               \\\n-        f((int)T >> 1, 23, 22), f(1, 21), rf(Vd, 16);                   \\\n-        f(0b100001, 15, 10), rf(Vn, 5), rf(Vd, 0);                      \\\n+        f(0, 31), f(T & 1, 30), f(0b001110, 29, 24);                    \\\n+        f(T >> 1, 23, 22), f(1, 21), rf(Vn, 16);                        \\\n+        f(0b100001, 15, 10), rf(Vd, 5), rf(Vd, 0);                      \\\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -1201,0 +1201,11 @@\n+class TwoRegNEONImmOp(TwoRegNEONOp):\n+    def __init__(self, args):\n+        self._name, self.insname, self.arrangement = args[:-1]\n+        self.immed = args[-1]\n+\n+    def cstr(self):\n+        return ('%s, %s);' % (super(TwoRegNEONImmOp, self).cstr()[:-2], self.immed))\n+\n+    def astr(self):\n+        return ('%s, %s' % (super(TwoRegNEONImmOp, self).astr(), self.immed))\n+\n@@ -1425,0 +1436,23 @@\n+generate(TwoRegNEONImmOp,\n+         [[\"shl\", \"shl\", \"8B\", 3],  [\"shl\", \"shl\", \"16B\", 1],\n+          [\"shl\", \"shl\", \"4H\", 9],  [\"shl\", \"shl\", \"8H\" , 12],\n+          [\"shl\", \"shl\", \"2S\", 13], [\"shl\", \"shl\", \"4S\" , 27],\n+          [\"shl\", \"shl\", \"2D\", 37],\n+          [\"sshr\", \"sshr\", \"8B\", 7],  [\"sshr\", \"sshr\", \"16B\", 5],\n+          [\"sshr\", \"sshr\", \"4H\", 2],  [\"sshr\", \"sshr\", \"8H\" , 11],\n+          [\"sshr\", \"sshr\", \"2S\", 13], [\"sshr\", \"sshr\", \"4S\" , 27],\n+          [\"sshr\", \"sshr\", \"2D\", 62],\n+          [\"ushr\", \"ushr\", \"8B\", 2],  [\"ushr\", \"ushr\", \"16B\", 6],\n+          [\"ushr\", \"ushr\", \"4H\", 14], [\"ushr\", \"ushr\", \"8H\" , 8],\n+          [\"ushr\", \"ushr\", \"2S\", 19], [\"ushr\", \"ushr\", \"4S\" , 17],\n+          [\"ushr\", \"ushr\", \"2D\", 23],\n+          [\"usra\", \"usra\", \"8B\", 4],  [\"usra\", \"usra\", \"16B\", 7],\n+          [\"usra\", \"usra\", \"4H\", 12], [\"usra\", \"usra\", \"8H\" , 5],\n+          [\"usra\", \"usra\", \"2S\", 16], [\"usra\", \"usra\", \"4S\" , 29],\n+          [\"usra\", \"usra\", \"2D\", 47],\n+          [\"ssra\", \"ssra\", \"8B\", 6],  [\"ssra\", \"ssra\", \"16B\", 3],\n+          [\"ssra\", \"ssra\", \"4H\", 11], [\"ssra\", \"ssra\", \"8H\" , 15],\n+          [\"ssra\", \"ssra\", \"2S\", 12], [\"ssra\", \"ssra\", \"4S\" , 31],\n+          [\"ssra\", \"ssra\", \"2D\", 17],\n+          ])\n+\n@@ -1503,0 +1537,35 @@\n+                        [\"shl\",    \"__ shl(v14, __ T8B,  v19, 0);\",                      \"mov\\tv14.8b, v19.8b\"],\n+                        [\"shl\",    \"__ shl(v28, __ T16B, v29, 0);\",                      \"mov\\tv28.16b, v29.16b\"],\n+                        [\"shl\",    \"__ shl(v11, __ T4H, v24, 0);\",                       \"mov\\tv11.8b, v24.8b\"],\n+                        [\"shl\",    \"__ shl(v13, __ T8H, v16, 0);\",                       \"mov\\tv13.16b, v16.16b\"],\n+                        [\"shl\",    \"__ shl(v0,  __ T2S, v30, 0);\",                       \"mov\\tv0.8b, v30.8b\"],\n+                        [\"shl\",    \"__ shl(v1,  __ T4S, v9, 0);\",                        \"mov\\tv1.16b, v9.16b\"],\n+                        [\"shl\",    \"__ shl(v3,  __ T2D, v4, 0);\",                        \"mov\\tv3.16b, v4.16b\"],\n+                        [\"sshr\",   \"__ sshr(v2,  __ T8B, v25, 0);\",                      \"mov\\tv2.8b, v25.8b\"],\n+                        [\"sshr\",   \"__ sshr(v10, __ T16B, v20, 0);\",                     \"mov\\tv10.16b, v20.16b\"],\n+                        [\"sshr\",   \"__ sshr(v21, __ T4H, v12, 0);\",                      \"mov\\tv21.8b, v12.8b\"],\n+                        [\"sshr\",   \"__ sshr(v26, __ T8H, v27, 0);\",                      \"mov\\tv26.16b, v27.16b\"],\n+                        [\"sshr\",   \"__ sshr(v5,  __ T2S, v6, 0);\",                       \"mov\\tv5.8b, v6.8b\"],\n+                        [\"sshr\",   \"__ sshr(v17, __ T4S, v23, 0);\",                      \"mov\\tv17.16b, v23.16b\"],\n+                        [\"sshr\",   \"__ sshr(v31, __ T2D, v8, 0);\",                       \"mov\\tv31.16b, v8.16b\"],\n+                        [\"ushr\",   \"__ ushr(v14, __ T8B,  v19, 0);\",                     \"mov\\tv14.8b, v19.8b\"],\n+                        [\"ushr\",   \"__ ushr(v28, __ T16B, v29, 0);\",                     \"mov\\tv28.16b, v29.16b\"],\n+                        [\"ushr\",   \"__ ushr(v11, __ T4H, v24, 0);\",                      \"mov\\tv11.8b, v24.8b\"],\n+                        [\"ushr\",   \"__ ushr(v13, __ T8H, v16, 0);\",                      \"mov\\tv13.16b, v16.16b\"],\n+                        [\"ushr\",   \"__ ushr(v0,  __ T2S, v30, 0);\",                      \"mov\\tv0.8b, v30.8b\"],\n+                        [\"ushr\",   \"__ ushr(v1,  __ T4S, v9, 0);\",                       \"mov\\tv1.16b, v9.16b\"],\n+                        [\"ushr\",   \"__ ushr(v3,  __ T2D, v4, 0);\",                       \"mov\\tv3.16b, v4.16b\"],\n+                        [\"usra\",   \"__ usra(v2,  __ T8B, v25, 0);\",                      \"add\\tv2.8b, v2.8b, v25.8b\"],\n+                        [\"usra\",   \"__ usra(v10, __ T16B, v20, 0);\",                     \"add\\tv10.16b, v10.16b, v20.16b\"],\n+                        [\"usra\",   \"__ usra(v21, __ T4H, v12, 0);\",                      \"add\\tv21.4h, v21.4h, v12.4h\"],\n+                        [\"usra\",   \"__ usra(v26, __ T8H, v27, 0);\",                      \"add\\tv26.8h, v26.8h, v27.8h\"],\n+                        [\"usra\",   \"__ usra(v5,  __ T2S, v6, 0);\",                       \"add\\tv5.2s, v5.2s, v6.2s\"],\n+                        [\"usra\",   \"__ usra(v17, __ T4S, v23, 0);\",                      \"add\\tv17.4s, v17.4s, v23.4s\"],\n+                        [\"usra\",   \"__ usra(v31, __ T2D, v8, 0);\",                       \"add\\tv31.2d, v31.2d, v8.2d\"],\n+                        [\"ssra\",   \"__ ssra(v14, __ T8B,  v19, 0);\",                     \"add\\tv14.8b, v14.8b, v19.8b\"],\n+                        [\"ssra\",   \"__ ssra(v28, __ T16B, v29, 0);\",                     \"add\\tv28.16b, v28.16b, v29.16b\"],\n+                        [\"ssra\",   \"__ ssra(v11, __ T4H, v24, 0);\",                      \"add\\tv11.4h, v11.4h, v24.4h\"],\n+                        [\"ssra\",   \"__ ssra(v13, __ T8H, v16, 0);\",                      \"add\\tv13.8h, v13.8h, v16.8h\"],\n+                        [\"ssra\",   \"__ ssra(v0,  __ T2S, v30, 0);\",                      \"add\\tv0.2s, v0.2s, v30.2s\"],\n+                        [\"ssra\",   \"__ ssra(v1,  __ T4S, v9, 0);\",                       \"add\\tv1.4s, v1.4s, v9.4s\"],\n+                        [\"ssra\",   \"__ ssra(v3,  __ T2D, v4, 0);\",                       \"add\\tv3.2d, v3.2d, v4.2d\"],\n","filename":"test\/hotspot\/gtest\/aarch64\/aarch64-asmtest.py","additions":69,"deletions":0,"binary":false,"changes":69,"status":"modified"},{"patch":"@@ -568,0 +568,37 @@\n+\/\/ TwoRegNEONImmOp\n+    __ shl(v21, __ T8B, v22, 3);                       \/\/       shl     v21.8B, v22.8B, 3\n+    __ shl(v15, __ T16B, v16, 1);                      \/\/       shl     v15.16B, v16.16B, 1\n+    __ shl(v20, __ T4H, v21, 9);                       \/\/       shl     v20.4H, v21.4H, 9\n+    __ shl(v23, __ T8H, v24, 12);                      \/\/       shl     v23.8H, v24.8H, 12\n+    __ shl(v26, __ T2S, v27, 13);                      \/\/       shl     v26.2S, v27.2S, 13\n+    __ shl(v5, __ T4S, v6, 27);                        \/\/       shl     v5.4S, v6.4S, 27\n+    __ shl(v6, __ T2D, v7, 37);                        \/\/       shl     v6.2D, v7.2D, 37\n+    __ sshr(v15, __ T8B, v16, 7);                      \/\/       sshr    v15.8B, v16.8B, 7\n+    __ sshr(v15, __ T16B, v16, 5);                     \/\/       sshr    v15.16B, v16.16B, 5\n+    __ sshr(v25, __ T4H, v26, 2);                      \/\/       sshr    v25.4H, v26.4H, 2\n+    __ sshr(v16, __ T8H, v17, 11);                     \/\/       sshr    v16.8H, v17.8H, 11\n+    __ sshr(v27, __ T2S, v28, 13);                     \/\/       sshr    v27.2S, v28.2S, 13\n+    __ sshr(v24, __ T4S, v25, 27);                     \/\/       sshr    v24.4S, v25.4S, 27\n+    __ sshr(v15, __ T2D, v16, 62);                     \/\/       sshr    v15.2D, v16.2D, 62\n+    __ ushr(v25, __ T8B, v26, 2);                      \/\/       ushr    v25.8B, v26.8B, 2\n+    __ ushr(v14, __ T16B, v15, 6);                     \/\/       ushr    v14.16B, v15.16B, 6\n+    __ ushr(v10, __ T4H, v11, 14);                     \/\/       ushr    v10.4H, v11.4H, 14\n+    __ ushr(v13, __ T8H, v14, 8);                      \/\/       ushr    v13.8H, v14.8H, 8\n+    __ ushr(v14, __ T2S, v15, 19);                     \/\/       ushr    v14.2S, v15.2S, 19\n+    __ ushr(v20, __ T4S, v21, 17);                     \/\/       ushr    v20.4S, v21.4S, 17\n+    __ ushr(v1, __ T2D, v2, 23);                       \/\/       ushr    v1.2D, v2.2D, 23\n+    __ usra(v22, __ T8B, v23, 4);                      \/\/       usra    v22.8B, v23.8B, 4\n+    __ usra(v30, __ T16B, v31, 7);                     \/\/       usra    v30.16B, v31.16B, 7\n+    __ usra(v14, __ T4H, v15, 12);                     \/\/       usra    v14.4H, v15.4H, 12\n+    __ usra(v2, __ T8H, v3, 5);                        \/\/       usra    v2.8H, v3.8H, 5\n+    __ usra(v6, __ T2S, v7, 16);                       \/\/       usra    v6.2S, v7.2S, 16\n+    __ usra(v3, __ T4S, v4, 29);                       \/\/       usra    v3.4S, v4.4S, 29\n+    __ usra(v7, __ T2D, v8, 47);                       \/\/       usra    v7.2D, v8.2D, 47\n+    __ ssra(v24, __ T8B, v25, 6);                      \/\/       ssra    v24.8B, v25.8B, 6\n+    __ ssra(v0, __ T16B, v1, 3);                       \/\/       ssra    v0.16B, v1.16B, 3\n+    __ ssra(v27, __ T4H, v28, 11);                     \/\/       ssra    v27.4H, v28.4H, 11\n+    __ ssra(v29, __ T8H, v30, 15);                     \/\/       ssra    v29.8H, v30.8H, 15\n+    __ ssra(v5, __ T2S, v6, 12);                       \/\/       ssra    v5.2S, v6.2S, 12\n+    __ ssra(v5, __ T4S, v6, 31);                       \/\/       ssra    v5.4S, v6.4S, 31\n+    __ ssra(v29, __ T2D, v30, 17);                     \/\/       ssra    v29.2D, v30.2D, 17\n+\n@@ -569,9 +606,9 @@\n-    __ andr(v21, __ T8B, v22, v23);                    \/\/       and     v21.8B, v22.8B, v23.8B\n-    __ andr(v15, __ T16B, v16, v17);                   \/\/       and     v15.16B, v16.16B, v17.16B\n-    __ orr(v20, __ T8B, v21, v22);                     \/\/       orr     v20.8B, v21.8B, v22.8B\n-    __ orr(v23, __ T16B, v24, v25);                    \/\/       orr     v23.16B, v24.16B, v25.16B\n-    __ eor(v26, __ T8B, v27, v28);                     \/\/       eor     v26.8B, v27.8B, v28.8B\n-    __ eor(v5, __ T16B, v6, v7);                       \/\/       eor     v5.16B, v6.16B, v7.16B\n-    __ addv(v6, __ T8B, v7, v8);                       \/\/       add     v6.8B, v7.8B, v8.8B\n-    __ addv(v15, __ T16B, v16, v17);                   \/\/       add     v15.16B, v16.16B, v17.16B\n-    __ addv(v15, __ T4H, v16, v17);                    \/\/       add     v15.4H, v16.4H, v17.4H\n+    __ andr(v11, __ T8B, v12, v13);                    \/\/       and     v11.8B, v12.8B, v13.8B\n+    __ andr(v25, __ T16B, v26, v27);                   \/\/       and     v25.16B, v26.16B, v27.16B\n+    __ orr(v0, __ T8B, v1, v2);                        \/\/       orr     v0.8B, v1.8B, v2.8B\n+    __ orr(v30, __ T16B, v31, v0);                     \/\/       orr     v30.16B, v31.16B, v0.16B\n+    __ eor(v0, __ T8B, v1, v2);                        \/\/       eor     v0.8B, v1.8B, v2.8B\n+    __ eor(v17, __ T16B, v18, v19);                    \/\/       eor     v17.16B, v18.16B, v19.16B\n+    __ addv(v28, __ T8B, v29, v30);                    \/\/       add     v28.8B, v29.8B, v30.8B\n+    __ addv(v25, __ T16B, v26, v27);                   \/\/       add     v25.16B, v26.16B, v27.16B\n+    __ addv(v9, __ T4H, v10, v11);                     \/\/       add     v9.4H, v10.4H, v11.4H\n@@ -579,31 +616,31 @@\n-    __ addv(v16, __ T2S, v17, v18);                    \/\/       add     v16.2S, v17.2S, v18.2S\n-    __ addv(v27, __ T4S, v28, v29);                    \/\/       add     v27.4S, v28.4S, v29.4S\n-    __ addv(v24, __ T2D, v25, v26);                    \/\/       add     v24.2D, v25.2D, v26.2D\n-    __ fadd(v15, __ T2S, v16, v17);                    \/\/       fadd    v15.2S, v16.2S, v17.2S\n-    __ fadd(v25, __ T4S, v26, v27);                    \/\/       fadd    v25.4S, v26.4S, v27.4S\n-    __ fadd(v14, __ T2D, v15, v16);                    \/\/       fadd    v14.2D, v15.2D, v16.2D\n-    __ subv(v10, __ T8B, v11, v12);                    \/\/       sub     v10.8B, v11.8B, v12.8B\n-    __ subv(v13, __ T16B, v14, v15);                   \/\/       sub     v13.16B, v14.16B, v15.16B\n-    __ subv(v14, __ T4H, v15, v16);                    \/\/       sub     v14.4H, v15.4H, v16.4H\n-    __ subv(v20, __ T8H, v21, v22);                    \/\/       sub     v20.8H, v21.8H, v22.8H\n-    __ subv(v1, __ T2S, v2, v3);                       \/\/       sub     v1.2S, v2.2S, v3.2S\n-    __ subv(v22, __ T4S, v23, v24);                    \/\/       sub     v22.4S, v23.4S, v24.4S\n-    __ subv(v30, __ T2D, v31, v0);                     \/\/       sub     v30.2D, v31.2D, v0.2D\n-    __ fsub(v14, __ T2S, v15, v16);                    \/\/       fsub    v14.2S, v15.2S, v16.2S\n-    __ fsub(v2, __ T4S, v3, v4);                       \/\/       fsub    v2.4S, v3.4S, v4.4S\n-    __ fsub(v6, __ T2D, v7, v8);                       \/\/       fsub    v6.2D, v7.2D, v8.2D\n-    __ mulv(v3, __ T8B, v4, v5);                       \/\/       mul     v3.8B, v4.8B, v5.8B\n-    __ mulv(v7, __ T16B, v8, v9);                      \/\/       mul     v7.16B, v8.16B, v9.16B\n-    __ mulv(v24, __ T4H, v25, v26);                    \/\/       mul     v24.4H, v25.4H, v26.4H\n-    __ mulv(v0, __ T8H, v1, v2);                       \/\/       mul     v0.8H, v1.8H, v2.8H\n-    __ mulv(v27, __ T2S, v28, v29);                    \/\/       mul     v27.2S, v28.2S, v29.2S\n-    __ mulv(v29, __ T4S, v30, v31);                    \/\/       mul     v29.4S, v30.4S, v31.4S\n-    __ fabd(v5, __ T2S, v6, v7);                       \/\/       fabd    v5.2S, v6.2S, v7.2S\n-    __ fabd(v5, __ T4S, v6, v7);                       \/\/       fabd    v5.4S, v6.4S, v7.4S\n-    __ fabd(v29, __ T2D, v30, v31);                    \/\/       fabd    v29.2D, v30.2D, v31.2D\n-    __ fmul(v11, __ T2S, v12, v13);                    \/\/       fmul    v11.2S, v12.2S, v13.2S\n-    __ fmul(v25, __ T4S, v26, v27);                    \/\/       fmul    v25.4S, v26.4S, v27.4S\n-    __ fmul(v0, __ T2D, v1, v2);                       \/\/       fmul    v0.2D, v1.2D, v2.2D\n-    __ mlav(v30, __ T4H, v31, v0);                     \/\/       mla     v30.4H, v31.4H, v0.4H\n-    __ mlav(v0, __ T8H, v1, v2);                       \/\/       mla     v0.8H, v1.8H, v2.8H\n-    __ mlav(v17, __ T2S, v18, v19);                    \/\/       mla     v17.2S, v18.2S, v19.2S\n+    __ addv(v12, __ T2S, v13, v14);                    \/\/       add     v12.2S, v13.2S, v14.2S\n+    __ addv(v15, __ T4S, v16, v17);                    \/\/       add     v15.4S, v16.4S, v17.4S\n+    __ addv(v11, __ T2D, v12, v13);                    \/\/       add     v11.2D, v12.2D, v13.2D\n+    __ fadd(v10, __ T2S, v11, v12);                    \/\/       fadd    v10.2S, v11.2S, v12.2S\n+    __ fadd(v17, __ T4S, v18, v19);                    \/\/       fadd    v17.4S, v18.4S, v19.4S\n+    __ fadd(v24, __ T2D, v25, v26);                    \/\/       fadd    v24.2D, v25.2D, v26.2D\n+    __ subv(v21, __ T8B, v22, v23);                    \/\/       sub     v21.8B, v22.8B, v23.8B\n+    __ subv(v23, __ T16B, v24, v25);                   \/\/       sub     v23.16B, v24.16B, v25.16B\n+    __ subv(v0, __ T4H, v1, v2);                       \/\/       sub     v0.4H, v1.4H, v2.4H\n+    __ subv(v16, __ T8H, v17, v18);                    \/\/       sub     v16.8H, v17.8H, v18.8H\n+    __ subv(v10, __ T2S, v11, v12);                    \/\/       sub     v10.2S, v11.2S, v12.2S\n+    __ subv(v6, __ T4S, v7, v8);                       \/\/       sub     v6.4S, v7.4S, v8.4S\n+    __ subv(v28, __ T2D, v29, v30);                    \/\/       sub     v28.2D, v29.2D, v30.2D\n+    __ fsub(v6, __ T2S, v7, v8);                       \/\/       fsub    v6.2S, v7.2S, v8.2S\n+    __ fsub(v5, __ T4S, v6, v7);                       \/\/       fsub    v5.4S, v6.4S, v7.4S\n+    __ fsub(v5, __ T2D, v6, v7);                       \/\/       fsub    v5.2D, v6.2D, v7.2D\n+    __ mulv(v20, __ T8B, v21, v22);                    \/\/       mul     v20.8B, v21.8B, v22.8B\n+    __ mulv(v17, __ T16B, v18, v19);                   \/\/       mul     v17.16B, v18.16B, v19.16B\n+    __ mulv(v15, __ T4H, v16, v17);                    \/\/       mul     v15.4H, v16.4H, v17.4H\n+    __ mulv(v17, __ T8H, v18, v19);                    \/\/       mul     v17.8H, v18.8H, v19.8H\n+    __ mulv(v29, __ T2S, v30, v31);                    \/\/       mul     v29.2S, v30.2S, v31.2S\n+    __ mulv(v26, __ T4S, v27, v28);                    \/\/       mul     v26.4S, v27.4S, v28.4S\n+    __ fabd(v28, __ T2S, v29, v30);                    \/\/       fabd    v28.2S, v29.2S, v30.2S\n+    __ fabd(v1, __ T4S, v2, v3);                       \/\/       fabd    v1.4S, v2.4S, v3.4S\n+    __ fabd(v27, __ T2D, v28, v29);                    \/\/       fabd    v27.2D, v28.2D, v29.2D\n+    __ fmul(v0, __ T2S, v1, v2);                       \/\/       fmul    v0.2S, v1.2S, v2.2S\n+    __ fmul(v20, __ T4S, v21, v22);                    \/\/       fmul    v20.4S, v21.4S, v22.4S\n+    __ fmul(v28, __ T2D, v29, v30);                    \/\/       fmul    v28.2D, v29.2D, v30.2D\n+    __ mlav(v15, __ T4H, v16, v17);                    \/\/       mla     v15.4H, v16.4H, v17.4H\n+    __ mlav(v12, __ T8H, v13, v14);                    \/\/       mla     v12.8H, v13.8H, v14.8H\n+    __ mlav(v10, __ T2S, v11, v12);                    \/\/       mla     v10.2S, v11.2S, v12.2S\n@@ -611,36 +648,36 @@\n-    __ fmla(v25, __ T2S, v26, v27);                    \/\/       fmla    v25.2S, v26.2S, v27.2S\n-    __ fmla(v9, __ T4S, v10, v11);                     \/\/       fmla    v9.4S, v10.4S, v11.4S\n-    __ fmla(v25, __ T2D, v26, v27);                    \/\/       fmla    v25.2D, v26.2D, v27.2D\n-    __ mlsv(v12, __ T4H, v13, v14);                    \/\/       mls     v12.4H, v13.4H, v14.4H\n-    __ mlsv(v15, __ T8H, v16, v17);                    \/\/       mls     v15.8H, v16.8H, v17.8H\n-    __ mlsv(v11, __ T2S, v12, v13);                    \/\/       mls     v11.2S, v12.2S, v13.2S\n-    __ mlsv(v10, __ T4S, v11, v12);                    \/\/       mls     v10.4S, v11.4S, v12.4S\n-    __ fmls(v17, __ T2S, v18, v19);                    \/\/       fmls    v17.2S, v18.2S, v19.2S\n-    __ fmls(v24, __ T4S, v25, v26);                    \/\/       fmls    v24.4S, v25.4S, v26.4S\n-    __ fmls(v21, __ T2D, v22, v23);                    \/\/       fmls    v21.2D, v22.2D, v23.2D\n-    __ fdiv(v23, __ T2S, v24, v25);                    \/\/       fdiv    v23.2S, v24.2S, v25.2S\n-    __ fdiv(v0, __ T4S, v1, v2);                       \/\/       fdiv    v0.4S, v1.4S, v2.4S\n-    __ fdiv(v16, __ T2D, v17, v18);                    \/\/       fdiv    v16.2D, v17.2D, v18.2D\n-    __ maxv(v10, __ T8B, v11, v12);                    \/\/       smax    v10.8B, v11.8B, v12.8B\n-    __ maxv(v6, __ T16B, v7, v8);                      \/\/       smax    v6.16B, v7.16B, v8.16B\n-    __ maxv(v28, __ T4H, v29, v30);                    \/\/       smax    v28.4H, v29.4H, v30.4H\n-    __ maxv(v6, __ T8H, v7, v8);                       \/\/       smax    v6.8H, v7.8H, v8.8H\n-    __ maxv(v5, __ T2S, v6, v7);                       \/\/       smax    v5.2S, v6.2S, v7.2S\n-    __ maxv(v5, __ T4S, v6, v7);                       \/\/       smax    v5.4S, v6.4S, v7.4S\n-    __ fmax(v20, __ T2S, v21, v22);                    \/\/       fmax    v20.2S, v21.2S, v22.2S\n-    __ fmax(v17, __ T4S, v18, v19);                    \/\/       fmax    v17.4S, v18.4S, v19.4S\n-    __ fmax(v15, __ T2D, v16, v17);                    \/\/       fmax    v15.2D, v16.2D, v17.2D\n-    __ minv(v17, __ T8B, v18, v19);                    \/\/       smin    v17.8B, v18.8B, v19.8B\n-    __ minv(v29, __ T16B, v30, v31);                   \/\/       smin    v29.16B, v30.16B, v31.16B\n-    __ minv(v26, __ T4H, v27, v28);                    \/\/       smin    v26.4H, v27.4H, v28.4H\n-    __ minv(v28, __ T8H, v29, v30);                    \/\/       smin    v28.8H, v29.8H, v30.8H\n-    __ minv(v1, __ T2S, v2, v3);                       \/\/       smin    v1.2S, v2.2S, v3.2S\n-    __ minv(v27, __ T4S, v28, v29);                    \/\/       smin    v27.4S, v28.4S, v29.4S\n-    __ fmin(v0, __ T2S, v1, v2);                       \/\/       fmin    v0.2S, v1.2S, v2.2S\n-    __ fmin(v20, __ T4S, v21, v22);                    \/\/       fmin    v20.4S, v21.4S, v22.4S\n-    __ fmin(v28, __ T2D, v29, v30);                    \/\/       fmin    v28.2D, v29.2D, v30.2D\n-    __ cmeq(v15, __ T8B, v16, v17);                    \/\/       cmeq    v15.8B, v16.8B, v17.8B\n-    __ cmeq(v12, __ T16B, v13, v14);                   \/\/       cmeq    v12.16B, v13.16B, v14.16B\n-    __ cmeq(v10, __ T4H, v11, v12);                    \/\/       cmeq    v10.4H, v11.4H, v12.4H\n-    __ cmeq(v28, __ T8H, v29, v30);                    \/\/       cmeq    v28.8H, v29.8H, v30.8H\n-    __ cmeq(v28, __ T2S, v29, v30);                    \/\/       cmeq    v28.2S, v29.2S, v30.2S\n+    __ fmla(v28, __ T2S, v29, v30);                    \/\/       fmla    v28.2S, v29.2S, v30.2S\n+    __ fmla(v19, __ T4S, v20, v21);                    \/\/       fmla    v19.4S, v20.4S, v21.4S\n+    __ fmla(v22, __ T2D, v23, v24);                    \/\/       fmla    v22.2D, v23.2D, v24.2D\n+    __ mlsv(v10, __ T4H, v11, v12);                    \/\/       mls     v10.4H, v11.4H, v12.4H\n+    __ mlsv(v4, __ T8H, v5, v6);                       \/\/       mls     v4.8H, v5.8H, v6.8H\n+    __ mlsv(v30, __ T2S, v31, v0);                     \/\/       mls     v30.2S, v31.2S, v0.2S\n+    __ mlsv(v20, __ T4S, v21, v22);                    \/\/       mls     v20.4S, v21.4S, v22.4S\n+    __ fmls(v8, __ T2S, v9, v10);                      \/\/       fmls    v8.2S, v9.2S, v10.2S\n+    __ fmls(v30, __ T4S, v31, v0);                     \/\/       fmls    v30.4S, v31.4S, v0.4S\n+    __ fmls(v17, __ T2D, v18, v19);                    \/\/       fmls    v17.2D, v18.2D, v19.2D\n+    __ fdiv(v10, __ T2S, v11, v12);                    \/\/       fdiv    v10.2S, v11.2S, v12.2S\n+    __ fdiv(v27, __ T4S, v28, v29);                    \/\/       fdiv    v27.4S, v28.4S, v29.4S\n+    __ fdiv(v2, __ T2D, v3, v4);                       \/\/       fdiv    v2.2D, v3.2D, v4.2D\n+    __ maxv(v24, __ T8B, v25, v26);                    \/\/       smax    v24.8B, v25.8B, v26.8B\n+    __ maxv(v4, __ T16B, v5, v6);                      \/\/       smax    v4.16B, v5.16B, v6.16B\n+    __ maxv(v3, __ T4H, v4, v5);                       \/\/       smax    v3.4H, v4.4H, v5.4H\n+    __ maxv(v8, __ T8H, v9, v10);                      \/\/       smax    v8.8H, v9.8H, v10.8H\n+    __ maxv(v22, __ T2S, v23, v24);                    \/\/       smax    v22.2S, v23.2S, v24.2S\n+    __ maxv(v17, __ T4S, v18, v19);                    \/\/       smax    v17.4S, v18.4S, v19.4S\n+    __ fmax(v13, __ T2S, v14, v15);                    \/\/       fmax    v13.2S, v14.2S, v15.2S\n+    __ fmax(v4, __ T4S, v5, v6);                       \/\/       fmax    v4.4S, v5.4S, v6.4S\n+    __ fmax(v28, __ T2D, v29, v30);                    \/\/       fmax    v28.2D, v29.2D, v30.2D\n+    __ minv(v23, __ T8B, v24, v25);                    \/\/       smin    v23.8B, v24.8B, v25.8B\n+    __ minv(v21, __ T16B, v22, v23);                   \/\/       smin    v21.16B, v22.16B, v23.16B\n+    __ minv(v25, __ T4H, v26, v27);                    \/\/       smin    v25.4H, v26.4H, v27.4H\n+    __ minv(v24, __ T8H, v25, v26);                    \/\/       smin    v24.8H, v25.8H, v26.8H\n+    __ minv(v3, __ T2S, v4, v5);                       \/\/       smin    v3.2S, v4.2S, v5.2S\n+    __ minv(v23, __ T4S, v24, v25);                    \/\/       smin    v23.4S, v24.4S, v25.4S\n+    __ fmin(v26, __ T2S, v27, v28);                    \/\/       fmin    v26.2S, v27.2S, v28.2S\n+    __ fmin(v23, __ T4S, v24, v25);                    \/\/       fmin    v23.4S, v24.4S, v25.4S\n+    __ fmin(v14, __ T2D, v15, v16);                    \/\/       fmin    v14.2D, v15.2D, v16.2D\n+    __ cmeq(v21, __ T8B, v22, v23);                    \/\/       cmeq    v21.8B, v22.8B, v23.8B\n+    __ cmeq(v3, __ T16B, v4, v5);                      \/\/       cmeq    v3.16B, v4.16B, v5.16B\n+    __ cmeq(v23, __ T4H, v24, v25);                    \/\/       cmeq    v23.4H, v24.4H, v25.4H\n+    __ cmeq(v8, __ T8H, v9, v10);                      \/\/       cmeq    v8.8H, v9.8H, v10.8H\n+    __ cmeq(v24, __ T2S, v25, v26);                    \/\/       cmeq    v24.2S, v25.2S, v26.2S\n@@ -648,19 +685,19 @@\n-    __ cmeq(v22, __ T2D, v23, v24);                    \/\/       cmeq    v22.2D, v23.2D, v24.2D\n-    __ fcmeq(v10, __ T2S, v11, v12);                   \/\/       fcmeq   v10.2S, v11.2S, v12.2S\n-    __ fcmeq(v4, __ T4S, v5, v6);                      \/\/       fcmeq   v4.4S, v5.4S, v6.4S\n-    __ fcmeq(v30, __ T2D, v31, v0);                    \/\/       fcmeq   v30.2D, v31.2D, v0.2D\n-    __ cmgt(v20, __ T8B, v21, v22);                    \/\/       cmgt    v20.8B, v21.8B, v22.8B\n-    __ cmgt(v8, __ T16B, v9, v10);                     \/\/       cmgt    v8.16B, v9.16B, v10.16B\n-    __ cmgt(v30, __ T4H, v31, v0);                     \/\/       cmgt    v30.4H, v31.4H, v0.4H\n-    __ cmgt(v17, __ T8H, v18, v19);                    \/\/       cmgt    v17.8H, v18.8H, v19.8H\n-    __ cmgt(v10, __ T2S, v11, v12);                    \/\/       cmgt    v10.2S, v11.2S, v12.2S\n-    __ cmgt(v27, __ T4S, v28, v29);                    \/\/       cmgt    v27.4S, v28.4S, v29.4S\n-    __ cmgt(v2, __ T2D, v3, v4);                       \/\/       cmgt    v2.2D, v3.2D, v4.2D\n-    __ fcmgt(v24, __ T2S, v25, v26);                   \/\/       fcmgt   v24.2S, v25.2S, v26.2S\n-    __ fcmgt(v4, __ T4S, v5, v6);                      \/\/       fcmgt   v4.4S, v5.4S, v6.4S\n-    __ fcmgt(v3, __ T2D, v4, v5);                      \/\/       fcmgt   v3.2D, v4.2D, v5.2D\n-    __ cmge(v8, __ T8B, v9, v10);                      \/\/       cmge    v8.8B, v9.8B, v10.8B\n-    __ cmge(v22, __ T16B, v23, v24);                   \/\/       cmge    v22.16B, v23.16B, v24.16B\n-    __ cmge(v17, __ T4H, v18, v19);                    \/\/       cmge    v17.4H, v18.4H, v19.4H\n-    __ cmge(v13, __ T8H, v14, v15);                    \/\/       cmge    v13.8H, v14.8H, v15.8H\n-    __ cmge(v4, __ T2S, v5, v6);                       \/\/       cmge    v4.2S, v5.2S, v6.2S\n+    __ cmeq(v15, __ T2D, v16, v17);                    \/\/       cmeq    v15.2D, v16.2D, v17.2D\n+    __ fcmeq(v16, __ T2S, v17, v18);                   \/\/       fcmeq   v16.2S, v17.2S, v18.2S\n+    __ fcmeq(v2, __ T4S, v3, v4);                      \/\/       fcmeq   v2.4S, v3.4S, v4.4S\n+    __ fcmeq(v1, __ T2D, v2, v3);                      \/\/       fcmeq   v1.2D, v2.2D, v3.2D\n+    __ cmgt(v0, __ T8B, v1, v2);                       \/\/       cmgt    v0.8B, v1.8B, v2.8B\n+    __ cmgt(v24, __ T16B, v25, v26);                   \/\/       cmgt    v24.16B, v25.16B, v26.16B\n+    __ cmgt(v4, __ T4H, v5, v6);                       \/\/       cmgt    v4.4H, v5.4H, v6.4H\n+    __ cmgt(v3, __ T8H, v4, v5);                       \/\/       cmgt    v3.8H, v4.8H, v5.8H\n+    __ cmgt(v11, __ T2S, v12, v13);                    \/\/       cmgt    v11.2S, v12.2S, v13.2S\n+    __ cmgt(v30, __ T4S, v31, v0);                     \/\/       cmgt    v30.4S, v31.4S, v0.4S\n+    __ cmgt(v27, __ T2D, v28, v29);                    \/\/       cmgt    v27.2D, v28.2D, v29.2D\n+    __ fcmgt(v9, __ T2S, v10, v11);                    \/\/       fcmgt   v9.2S, v10.2S, v11.2S\n+    __ fcmgt(v25, __ T4S, v26, v27);                   \/\/       fcmgt   v25.4S, v26.4S, v27.4S\n+    __ fcmgt(v2, __ T2D, v3, v4);                      \/\/       fcmgt   v2.2D, v3.2D, v4.2D\n+    __ cmge(v12, __ T8B, v13, v14);                    \/\/       cmge    v12.8B, v13.8B, v14.8B\n+    __ cmge(v17, __ T16B, v18, v19);                   \/\/       cmge    v17.16B, v18.16B, v19.16B\n+    __ cmge(v30, __ T4H, v31, v0);                     \/\/       cmge    v30.4H, v31.4H, v0.4H\n+    __ cmge(v1, __ T8H, v2, v3);                       \/\/       cmge    v1.8H, v2.8H, v3.8H\n+    __ cmge(v12, __ T2S, v13, v14);                    \/\/       cmge    v12.2S, v13.2S, v14.2S\n@@ -668,4 +705,4 @@\n-    __ cmge(v23, __ T2D, v24, v25);                    \/\/       cmge    v23.2D, v24.2D, v25.2D\n-    __ fcmge(v21, __ T2S, v22, v23);                   \/\/       fcmge   v21.2S, v22.2S, v23.2S\n-    __ fcmge(v25, __ T4S, v26, v27);                   \/\/       fcmge   v25.4S, v26.4S, v27.4S\n-    __ fcmge(v24, __ T2D, v25, v26);                   \/\/       fcmge   v24.2D, v25.2D, v26.2D\n+    __ cmge(v0, __ T2D, v1, v2);                       \/\/       cmge    v0.2D, v1.2D, v2.2D\n+    __ fcmge(v17, __ T2S, v18, v19);                   \/\/       fcmge   v17.2S, v18.2S, v19.2S\n+    __ fcmge(v12, __ T4S, v13, v14);                   \/\/       fcmge   v12.4S, v13.4S, v14.4S\n+    __ fcmge(v17, __ T2D, v18, v19);                   \/\/       fcmge   v17.2D, v18.2D, v19.2D\n@@ -689,0 +726,35 @@\n+    __ shl(v14, __ T8B,  v19, 0);                      \/\/       mov     v14.8b, v19.8b\n+    __ shl(v28, __ T16B, v29, 0);                      \/\/       mov     v28.16b, v29.16b\n+    __ shl(v11, __ T4H, v24, 0);                       \/\/       mov     v11.8b, v24.8b\n+    __ shl(v13, __ T8H, v16, 0);                       \/\/       mov     v13.16b, v16.16b\n+    __ shl(v0,  __ T2S, v30, 0);                       \/\/       mov     v0.8b, v30.8b\n+    __ shl(v1,  __ T4S, v9, 0);                        \/\/       mov     v1.16b, v9.16b\n+    __ shl(v3,  __ T2D, v4, 0);                        \/\/       mov     v3.16b, v4.16b\n+    __ sshr(v2,  __ T8B, v25, 0);                      \/\/       mov     v2.8b, v25.8b\n+    __ sshr(v10, __ T16B, v20, 0);                     \/\/       mov     v10.16b, v20.16b\n+    __ sshr(v21, __ T4H, v12, 0);                      \/\/       mov     v21.8b, v12.8b\n+    __ sshr(v26, __ T8H, v27, 0);                      \/\/       mov     v26.16b, v27.16b\n+    __ sshr(v5,  __ T2S, v6, 0);                       \/\/       mov     v5.8b, v6.8b\n+    __ sshr(v17, __ T4S, v23, 0);                      \/\/       mov     v17.16b, v23.16b\n+    __ sshr(v31, __ T2D, v8, 0);                       \/\/       mov     v31.16b, v8.16b\n+    __ ushr(v14, __ T8B,  v19, 0);                     \/\/       mov     v14.8b, v19.8b\n+    __ ushr(v28, __ T16B, v29, 0);                     \/\/       mov     v28.16b, v29.16b\n+    __ ushr(v11, __ T4H, v24, 0);                      \/\/       mov     v11.8b, v24.8b\n+    __ ushr(v13, __ T8H, v16, 0);                      \/\/       mov     v13.16b, v16.16b\n+    __ ushr(v0,  __ T2S, v30, 0);                      \/\/       mov     v0.8b, v30.8b\n+    __ ushr(v1,  __ T4S, v9, 0);                       \/\/       mov     v1.16b, v9.16b\n+    __ ushr(v3,  __ T2D, v4, 0);                       \/\/       mov     v3.16b, v4.16b\n+    __ usra(v2,  __ T8B, v25, 0);                      \/\/       add     v2.8b, v2.8b, v25.8b\n+    __ usra(v10, __ T16B, v20, 0);                     \/\/       add     v10.16b, v10.16b, v20.16b\n+    __ usra(v21, __ T4H, v12, 0);                      \/\/       add     v21.4h, v21.4h, v12.4h\n+    __ usra(v26, __ T8H, v27, 0);                      \/\/       add     v26.8h, v26.8h, v27.8h\n+    __ usra(v5,  __ T2S, v6, 0);                       \/\/       add     v5.2s, v5.2s, v6.2s\n+    __ usra(v17, __ T4S, v23, 0);                      \/\/       add     v17.4s, v17.4s, v23.4s\n+    __ usra(v31, __ T2D, v8, 0);                       \/\/       add     v31.2d, v31.2d, v8.2d\n+    __ ssra(v14, __ T8B,  v19, 0);                     \/\/       add     v14.8b, v14.8b, v19.8b\n+    __ ssra(v28, __ T16B, v29, 0);                     \/\/       add     v28.16b, v28.16b, v29.16b\n+    __ ssra(v11, __ T4H, v24, 0);                      \/\/       add     v11.4h, v11.4h, v24.4h\n+    __ ssra(v13, __ T8H, v16, 0);                      \/\/       add     v13.8h, v13.8h, v16.8h\n+    __ ssra(v0,  __ T2S, v30, 0);                      \/\/       add     v0.2s, v0.2s, v30.2s\n+    __ ssra(v1,  __ T4S, v9, 0);                       \/\/       add     v1.4s, v1.4s, v9.4s\n+    __ ssra(v3,  __ T2D, v4, 0);                       \/\/       add     v3.2d, v3.2d, v4.2d\n@@ -758,9 +830,9 @@\n-    __ swp(Assembler::xword, r3, r24, r26);            \/\/       swp     x3, x24, [x26]\n-    __ ldadd(Assembler::xword, r23, r15, r21);         \/\/       ldadd   x23, x15, [x21]\n-    __ ldbic(Assembler::xword, r3, r24, r8);           \/\/       ldclr   x3, x24, [x8]\n-    __ ldeor(Assembler::xword, r25, r20, r16);         \/\/       ldeor   x25, x20, [x16]\n-    __ ldorr(Assembler::xword, r17, r2, r1);           \/\/       ldset   x17, x2, [x1]\n-    __ ldsmin(Assembler::xword, r0, r24, r4);          \/\/       ldsmin  x0, x24, [x4]\n-    __ ldsmax(Assembler::xword, r3, r12, sp);          \/\/       ldsmax  x3, x12, [sp]\n-    __ ldumin(Assembler::xword, r28, r10, r26);        \/\/       ldumin  x28, x10, [x26]\n-    __ ldumax(Assembler::xword, r2, r12, r15);         \/\/       ldumax  x2, x12, [x15]\n+    __ swp(Assembler::xword, r22, r13, r28);           \/\/       swp     x22, x13, [x28]\n+    __ ldadd(Assembler::xword, r30, zr, r1);           \/\/       ldadd   x30, xzr, [x1]\n+    __ ldbic(Assembler::xword, r26, r28, r4);          \/\/       ldclr   x26, x28, [x4]\n+    __ ldeor(Assembler::xword, r30, r4, r6);           \/\/       ldeor   x30, x4, [x6]\n+    __ ldorr(Assembler::xword, r30, r26, r15);         \/\/       ldset   x30, x26, [x15]\n+    __ ldsmin(Assembler::xword, r9, r8, r12);          \/\/       ldsmin  x9, x8, [x12]\n+    __ ldsmax(Assembler::xword, r0, r20, r1);          \/\/       ldsmax  x0, x20, [x1]\n+    __ ldumin(Assembler::xword, r24, r2, r0);          \/\/       ldumin  x24, x2, [x0]\n+    __ ldumax(Assembler::xword, r9, r24, r26);         \/\/       ldumax  x9, x24, [x26]\n@@ -769,9 +841,9 @@\n-    __ swpa(Assembler::xword, zr, r1, r13);            \/\/       swpa    xzr, x1, [x13]\n-    __ ldadda(Assembler::xword, r29, r0, r19);         \/\/       ldadda  x29, x0, [x19]\n-    __ ldbica(Assembler::xword, r12, r17, r22);        \/\/       ldclra  x12, x17, [x22]\n-    __ ldeora(Assembler::xword, r13, r28, r30);        \/\/       ldeora  x13, x28, [x30]\n-    __ ldorra(Assembler::xword, zr, r1, r26);          \/\/       ldseta  xzr, x1, [x26]\n-    __ ldsmina(Assembler::xword, r28, r4, r30);        \/\/       ldsmina x28, x4, [x30]\n-    __ ldsmaxa(Assembler::xword, r4, r6, r30);         \/\/       ldsmaxa x4, x6, [x30]\n-    __ ldumina(Assembler::xword, r26, r16, r9);        \/\/       ldumina x26, x16, [x9]\n-    __ ldumaxa(Assembler::xword, r8, r12, r0);         \/\/       ldumaxa x8, x12, [x0]\n+    __ swpa(Assembler::xword, r16, r30, r3);           \/\/       swpa    x16, x30, [x3]\n+    __ ldadda(Assembler::xword, r10, r23, r10);        \/\/       ldadda  x10, x23, [x10]\n+    __ ldbica(Assembler::xword, r4, r16, r2);          \/\/       ldclra  x4, x16, [x2]\n+    __ ldeora(Assembler::xword, r11, r8, r10);         \/\/       ldeora  x11, x8, [x10]\n+    __ ldorra(Assembler::xword, r15, r17, r2);         \/\/       ldseta  x15, x17, [x2]\n+    __ ldsmina(Assembler::xword, r10, r12, r12);       \/\/       ldsmina x10, x12, [x12]\n+    __ ldsmaxa(Assembler::xword, r15, r13, r2);        \/\/       ldsmaxa x15, x13, [x2]\n+    __ ldumina(Assembler::xword, r7, r20, r26);        \/\/       ldumina x7, x20, [x26]\n+    __ ldumaxa(Assembler::xword, r16, r4, r2);         \/\/       ldumaxa x16, x4, [x2]\n@@ -780,9 +852,9 @@\n-    __ swpal(Assembler::xword, r20, r1, r24);          \/\/       swpal   x20, x1, [x24]\n-    __ ldaddal(Assembler::xword, r2, r0, r9);          \/\/       ldaddal x2, x0, [x9]\n-    __ ldbical(Assembler::xword, r24, r26, r16);       \/\/       ldclral x24, x26, [x16]\n-    __ ldeoral(Assembler::xword, r30, r3, r10);        \/\/       ldeoral x30, x3, [x10]\n-    __ ldorral(Assembler::xword, r23, r10, r4);        \/\/       ldsetal x23, x10, [x4]\n-    __ ldsminal(Assembler::xword, r16, r2, r11);       \/\/       ldsminal        x16, x2, [x11]\n-    __ ldsmaxal(Assembler::xword, r8, r10, r15);       \/\/       ldsmaxal        x8, x10, [x15]\n-    __ lduminal(Assembler::xword, r17, r2, r10);       \/\/       lduminal        x17, x2, [x10]\n-    __ ldumaxal(Assembler::xword, r12, r12, r15);      \/\/       ldumaxal        x12, x12, [x15]\n+    __ swpal(Assembler::xword, r4, r12, r15);          \/\/       swpal   x4, x12, [x15]\n+    __ ldaddal(Assembler::xword, r21, r16, r15);       \/\/       ldaddal x21, x16, [x15]\n+    __ ldbical(Assembler::xword, r11, r21, r23);       \/\/       ldclral x11, x21, [x23]\n+    __ ldeoral(Assembler::xword, r12, r26, r23);       \/\/       ldeoral x12, x26, [x23]\n+    __ ldorral(Assembler::xword, r28, r14, r11);       \/\/       ldsetal x28, x14, [x11]\n+    __ ldsminal(Assembler::xword, r24, r1, r12);       \/\/       ldsminal        x24, x1, [x12]\n+    __ ldsmaxal(Assembler::xword, zr, r10, r16);       \/\/       ldsmaxal        xzr, x10, [x16]\n+    __ lduminal(Assembler::xword, r7, r2, r3);         \/\/       lduminal        x7, x2, [x3]\n+    __ ldumaxal(Assembler::xword, r13, r19, r17);      \/\/       ldumaxal        x13, x19, [x17]\n@@ -791,9 +863,9 @@\n-    __ swpl(Assembler::xword, r13, r2, r7);            \/\/       swpl    x13, x2, [x7]\n-    __ ldaddl(Assembler::xword, r20, r26, r16);        \/\/       ldaddl  x20, x26, [x16]\n-    __ ldbicl(Assembler::xword, r4, r2, r4);           \/\/       ldclrl  x4, x2, [x4]\n-    __ ldeorl(Assembler::xword, r12, r16, r21);        \/\/       ldeorl  x12, x16, [x21]\n-    __ ldorrl(Assembler::xword, r16, r16, r11);        \/\/       ldsetl  x16, x16, [x11]\n-    __ ldsminl(Assembler::xword, r21, r23, r12);       \/\/       ldsminl x21, x23, [x12]\n-    __ ldsmaxl(Assembler::xword, r26, r23, r28);       \/\/       ldsmaxl x26, x23, [x28]\n-    __ lduminl(Assembler::xword, r14, r11, r24);       \/\/       lduminl x14, x11, [x24]\n-    __ ldumaxl(Assembler::xword, r1, r12, sp);         \/\/       ldumaxl x1, x12, [sp]\n+    __ swpl(Assembler::xword, r16, r3, r1);            \/\/       swpl    x16, x3, [x1]\n+    __ ldaddl(Assembler::xword, r11, r30, r5);         \/\/       ldaddl  x11, x30, [x5]\n+    __ ldbicl(Assembler::xword, r8, r15, r29);         \/\/       ldclrl  x8, x15, [x29]\n+    __ ldeorl(Assembler::xword, r30, r0, r20);         \/\/       ldeorl  x30, x0, [x20]\n+    __ ldorrl(Assembler::xword, r7, r20, r23);         \/\/       ldsetl  x7, x20, [x23]\n+    __ ldsminl(Assembler::xword, r28, r21, r27);       \/\/       ldsminl x28, x21, [x27]\n+    __ ldsmaxl(Assembler::xword, r25, r5, r1);         \/\/       ldsmaxl x25, x5, [x1]\n+    __ lduminl(Assembler::xword, r23, r16, sp);        \/\/       lduminl x23, x16, [sp]\n+    __ ldumaxl(Assembler::xword, r5, r12, r9);         \/\/       ldumaxl x5, x12, [x9]\n@@ -802,9 +874,9 @@\n-    __ swp(Assembler::word, r10, r16, r7);             \/\/       swp     w10, w16, [x7]\n-    __ ldadd(Assembler::word, r2, r3, r13);            \/\/       ldadd   w2, w3, [x13]\n-    __ ldbic(Assembler::word, r19, r17, r16);          \/\/       ldclr   w19, w17, [x16]\n-    __ ldeor(Assembler::word, r3, r1, r11);            \/\/       ldeor   w3, w1, [x11]\n-    __ ldorr(Assembler::word, r30, r5, r8);            \/\/       ldset   w30, w5, [x8]\n-    __ ldsmin(Assembler::word, r15, r29, r30);         \/\/       ldsmin  w15, w29, [x30]\n-    __ ldsmax(Assembler::word, r0, r20, r7);           \/\/       ldsmax  w0, w20, [x7]\n-    __ ldumin(Assembler::word, r20, r23, r28);         \/\/       ldumin  w20, w23, [x28]\n-    __ ldumax(Assembler::word, r21, r27, r25);         \/\/       ldumax  w21, w27, [x25]\n+    __ swp(Assembler::word, r28, r15, r29);            \/\/       swp     w28, w15, [x29]\n+    __ ldadd(Assembler::word, r22, zr, r19);           \/\/       ldadd   w22, wzr, [x19]\n+    __ ldbic(Assembler::word, zr, r5, r14);            \/\/       ldclr   wzr, w5, [x14]\n+    __ ldeor(Assembler::word, r16, zr, r15);           \/\/       ldeor   w16, wzr, [x15]\n+    __ ldorr(Assembler::word, r27, r20, r16);          \/\/       ldset   w27, w20, [x16]\n+    __ ldsmin(Assembler::word, r12, r11, r9);          \/\/       ldsmin  w12, w11, [x9]\n+    __ ldsmax(Assembler::word, r6, r30, r17);          \/\/       ldsmax  w6, w30, [x17]\n+    __ ldumin(Assembler::word, r27, r28, r30);         \/\/       ldumin  w27, w28, [x30]\n+    __ ldumax(Assembler::word, r7, r10, r20);          \/\/       ldumax  w7, w10, [x20]\n@@ -813,9 +885,9 @@\n-    __ swpa(Assembler::word, r5, r1, r23);             \/\/       swpa    w5, w1, [x23]\n-    __ ldadda(Assembler::word, r16, zr, r5);           \/\/       ldadda  w16, wzr, [x5]\n-    __ ldbica(Assembler::word, r12, r9, r28);          \/\/       ldclra  w12, w9, [x28]\n-    __ ldeora(Assembler::word, r15, r29, r22);         \/\/       ldeora  w15, w29, [x22]\n-    __ ldorra(Assembler::word, zr, r19, sp);           \/\/       ldseta  wzr, w19, [sp]\n-    __ ldsmina(Assembler::word, r5, r14, r15);         \/\/       ldsmina w5, w14, [x15]\n-    __ ldsmaxa(Assembler::word, zr, r16, r27);         \/\/       ldsmaxa wzr, w16, [x27]\n-    __ ldumina(Assembler::word, r20, r16, r12);        \/\/       ldumina w20, w16, [x12]\n-    __ ldumaxa(Assembler::word, r11, r9, r6);          \/\/       ldumaxa w11, w9, [x6]\n+    __ swpa(Assembler::word, r10, r4, r24);            \/\/       swpa    w10, w4, [x24]\n+    __ ldadda(Assembler::word, r17, r17, r22);         \/\/       ldadda  w17, w17, [x22]\n+    __ ldbica(Assembler::word, r3, r29, r15);          \/\/       ldclra  w3, w29, [x15]\n+    __ ldeora(Assembler::word, r22, r19, r19);         \/\/       ldeora  w22, w19, [x19]\n+    __ ldorra(Assembler::word, r22, r2, r15);          \/\/       ldseta  w22, w2, [x15]\n+    __ ldsmina(Assembler::word, r6, r12, r16);         \/\/       ldsmina w6, w12, [x16]\n+    __ ldsmaxa(Assembler::word, r11, r13, r23);        \/\/       ldsmaxa w11, w13, [x23]\n+    __ ldumina(Assembler::word, r1, r30, r19);         \/\/       ldumina w1, w30, [x19]\n+    __ ldumaxa(Assembler::word, r5, r17, r2);          \/\/       ldumaxa w5, w17, [x2]\n@@ -824,9 +896,9 @@\n-    __ swpal(Assembler::word, r30, r17, r27);          \/\/       swpal   w30, w17, [x27]\n-    __ ldaddal(Assembler::word, r28, r30, r7);         \/\/       ldaddal w28, w30, [x7]\n-    __ ldbical(Assembler::word, r10, r20, r10);        \/\/       ldclral w10, w20, [x10]\n-    __ ldeoral(Assembler::word, r4, r24, r17);         \/\/       ldeoral w4, w24, [x17]\n-    __ ldorral(Assembler::word, r17, r22, r3);         \/\/       ldsetal w17, w22, [x3]\n-    __ ldsminal(Assembler::word, r29, r15, r22);       \/\/       ldsminal        w29, w15, [x22]\n-    __ ldsmaxal(Assembler::word, r19, r19, r22);       \/\/       ldsmaxal        w19, w19, [x22]\n-    __ lduminal(Assembler::word, r2, r15, r6);         \/\/       lduminal        w2, w15, [x6]\n-    __ ldumaxal(Assembler::word, r12, r16, r11);       \/\/       ldumaxal        w12, w16, [x11]\n+    __ swpal(Assembler::word, r16, r22, r13);          \/\/       swpal   w16, w22, [x13]\n+    __ ldaddal(Assembler::word, r10, r21, r29);        \/\/       ldaddal w10, w21, [x29]\n+    __ ldbical(Assembler::word, r27, r12, r27);        \/\/       ldclral w27, w12, [x27]\n+    __ ldeoral(Assembler::word, r3, r1, sp);           \/\/       ldeoral w3, w1, [sp]\n+    __ ldorral(Assembler::word, r24, r19, r17);        \/\/       ldsetal w24, w19, [x17]\n+    __ ldsminal(Assembler::word, r9, r28, r27);        \/\/       ldsminal        w9, w28, [x27]\n+    __ ldsmaxal(Assembler::word, r15, r7, r21);        \/\/       ldsmaxal        w15, w7, [x21]\n+    __ lduminal(Assembler::word, r23, zr, r25);        \/\/       lduminal        w23, wzr, [x25]\n+    __ ldumaxal(Assembler::word, r2, zr, r27);         \/\/       ldumaxal        w2, wzr, [x27]\n@@ -835,9 +907,9 @@\n-    __ swpl(Assembler::word, r13, r23, r1);            \/\/       swpl    w13, w23, [x1]\n-    __ ldaddl(Assembler::word, r30, r19, r5);          \/\/       ldaddl  w30, w19, [x5]\n-    __ ldbicl(Assembler::word, r17, r2, r16);          \/\/       ldclrl  w17, w2, [x16]\n-    __ ldeorl(Assembler::word, r22, r13, r10);         \/\/       ldeorl  w22, w13, [x10]\n-    __ ldorrl(Assembler::word, r21, r29, r27);         \/\/       ldsetl  w21, w29, [x27]\n-    __ ldsminl(Assembler::word, r12, r27, r3);         \/\/       ldsminl w12, w27, [x3]\n-    __ ldsmaxl(Assembler::word, r1, zr, r24);          \/\/       ldsmaxl w1, wzr, [x24]\n-    __ lduminl(Assembler::word, r19, r17, r9);         \/\/       lduminl w19, w17, [x9]\n-    __ ldumaxl(Assembler::word, r28, r27, r15);        \/\/       ldumaxl w28, w27, [x15]\n+    __ swpl(Assembler::word, r16, r10, r23);           \/\/       swpl    w16, w10, [x23]\n+    __ ldaddl(Assembler::word, r19, r3, r15);          \/\/       ldaddl  w19, w3, [x15]\n+    __ ldbicl(Assembler::word, r0, r25, r26);          \/\/       ldclrl  w0, w25, [x26]\n+    __ ldeorl(Assembler::word, r23, r2, r15);          \/\/       ldeorl  w23, w2, [x15]\n+    __ ldorrl(Assembler::word, r12, r4, r28);          \/\/       ldsetl  w12, w4, [x28]\n+    __ ldsminl(Assembler::word, r30, r29, r16);        \/\/       ldsminl w30, w29, [x16]\n+    __ ldsmaxl(Assembler::word, r27, r6, r9);          \/\/       ldsmaxl w27, w6, [x9]\n+    __ lduminl(Assembler::word, r29, r16, r7);         \/\/       lduminl w29, w16, [x7]\n+    __ ldumaxl(Assembler::word, r4, r7, r15);          \/\/       ldumaxl w4, w7, [x15]\n@@ -846,4 +918,4 @@\n-    __ bcax(v6, __ T16B, v20, v22, v30);               \/\/       bcax            v6.16B, v20.16B, v22.16B, v30.16B\n-    __ eor3(v24, __ T16B, v2, v30, v26);               \/\/       eor3            v24.16B, v2.16B, v30.16B, v26.16B\n-    __ rax1(v17, __ T2D, v10, v22);                    \/\/       rax1            v17.2D, v10.2D, v22.2D\n-    __ xar(v17, __ T2D, v2, v17, 1);                   \/\/       xar             v17.2D, v2.2D, v17.2D, #1\n+    __ bcax(v9, __ T16B, v22, v8, v2);                 \/\/       bcax            v9.16B, v22.16B, v8.16B, v2.16B\n+    __ eor3(v27, __ T16B, v20, v30, v5);               \/\/       eor3            v27.16B, v20.16B, v30.16B, v5.16B\n+    __ rax1(v26, __ T2D, v0, v16);                     \/\/       rax1            v26.2D, v0.2D, v16.2D\n+    __ xar(v14, __ T2D, v3, v25, 17);                  \/\/       xar             v14.2D, v3.2D, v25.2D, #17\n@@ -852,4 +924,4 @@\n-    __ sha512h(v24, __ T2D, v25, v22);                 \/\/       sha512h         q24, q25, v22.2D\n-    __ sha512h2(v2, __ T2D, v17, v12);                 \/\/       sha512h2                q2, q17, v12.2D\n-    __ sha512su0(v3, __ T2D, v27);                     \/\/       sha512su0               v3.2D, v27.2D\n-    __ sha512su1(v29, __ T2D, v28, v16);               \/\/       sha512su1               v29.2D, v28.2D, v16.2D\n+    __ sha512h(v27, __ T2D, v21, v26);                 \/\/       sha512h         q27, q21, v26.2D\n+    __ sha512h2(v26, __ T2D, v24, v22);                \/\/       sha512h2                q26, q24, v22.2D\n+    __ sha512su0(v0, __ T2D, v4);                      \/\/       sha512su0               v0.2D, v4.2D\n+    __ sha512su1(v6, __ T2D, v17, v0);                 \/\/       sha512su1               v6.2D, v17.2D, v0.2D\n@@ -858,38 +930,38 @@\n-    __ sve_add(z26, __ D, z6, z9);                     \/\/       add     z26.d, z6.d, z9.d\n-    __ sve_sub(z17, __ B, z7, z4);                     \/\/       sub     z17.b, z7.b, z4.b\n-    __ sve_fadd(z15, __ S, z9, z22);                   \/\/       fadd    z15.s, z9.s, z22.s\n-    __ sve_fmul(z2, __ D, z27, z20);                   \/\/       fmul    z2.d, z27.d, z20.d\n-    __ sve_fsub(z5, __ D, z26, z0);                    \/\/       fsub    z5.d, z26.d, z0.d\n-    __ sve_abs(z14, __ H, p1, z25);                    \/\/       abs     z14.h, p1\/m, z25.h\n-    __ sve_add(z27, __ D, p5, z26);                    \/\/       add     z27.d, p5\/m, z27.d, z26.d\n-    __ sve_asr(z24, __ B, p5, z0);                     \/\/       asr     z24.b, p5\/m, z24.b, z0.b\n-    __ sve_cnt(z6, __ B, p4, z0);                      \/\/       cnt     z6.b, p4\/m, z0.b\n-    __ sve_lsl(z15, __ B, p0, z9);                     \/\/       lsl     z15.b, p0\/m, z15.b, z9.b\n-    __ sve_lsr(z5, __ B, p2, z27);                     \/\/       lsr     z5.b, p2\/m, z5.b, z27.b\n-    __ sve_mul(z20, __ B, p5, z20);                    \/\/       mul     z20.b, p5\/m, z20.b, z20.b\n-    __ sve_neg(z10, __ D, p2, z16);                    \/\/       neg     z10.d, p2\/m, z16.d\n-    __ sve_not(z6, __ H, p4, z2);                      \/\/       not     z6.h, p4\/m, z2.h\n-    __ sve_smax(z29, __ D, p7, z2);                    \/\/       smax    z29.d, p7\/m, z29.d, z2.d\n-    __ sve_smin(z22, __ H, p7, z14);                   \/\/       smin    z22.h, p7\/m, z22.h, z14.h\n-    __ sve_sub(z27, __ B, p4, z23);                    \/\/       sub     z27.b, p4\/m, z27.b, z23.b\n-    __ sve_fabs(z2, __ D, p3, z10);                    \/\/       fabs    z2.d, p3\/m, z10.d\n-    __ sve_fadd(z10, __ S, p6, z22);                   \/\/       fadd    z10.s, p6\/m, z10.s, z22.s\n-    __ sve_fdiv(z3, __ S, p5, z16);                    \/\/       fdiv    z3.s, p5\/m, z3.s, z16.s\n-    __ sve_fmax(z1, __ D, p4, z16);                    \/\/       fmax    z1.d, p4\/m, z1.d, z16.d\n-    __ sve_fmin(z12, __ S, p3, z12);                   \/\/       fmin    z12.s, p3\/m, z12.s, z12.s\n-    __ sve_fmul(z16, __ D, p0, z20);                   \/\/       fmul    z16.d, p0\/m, z16.d, z20.d\n-    __ sve_fneg(z5, __ D, p1, z7);                     \/\/       fneg    z5.d, p1\/m, z7.d\n-    __ sve_frintm(z12, __ D, p7, z16);                 \/\/       frintm  z12.d, p7\/m, z16.d\n-    __ sve_frintn(z6, __ S, p0, z28);                  \/\/       frintn  z6.s, p0\/m, z28.s\n-    __ sve_frintp(z4, __ D, p1, z17);                  \/\/       frintp  z4.d, p1\/m, z17.d\n-    __ sve_fsqrt(z13, __ S, p3, z19);                  \/\/       fsqrt   z13.s, p3\/m, z19.s\n-    __ sve_fsub(z24, __ S, p5, z17);                   \/\/       fsub    z24.s, p5\/m, z24.s, z17.s\n-    __ sve_fmla(z10, __ D, p6, z6, z19);               \/\/       fmla    z10.d, p6\/m, z6.d, z19.d\n-    __ sve_fmls(z13, __ S, p4, z6, z0);                \/\/       fmls    z13.s, p4\/m, z6.s, z0.s\n-    __ sve_fnmla(z14, __ S, p4, z25, z8);              \/\/       fnmla   z14.s, p4\/m, z25.s, z8.s\n-    __ sve_fnmls(z22, __ S, p5, z22, z27);             \/\/       fnmls   z22.s, p5\/m, z22.s, z27.s\n-    __ sve_mla(z3, __ B, p3, z17, z20);                \/\/       mla     z3.b, p3\/m, z17.b, z20.b\n-    __ sve_mls(z4, __ H, p7, z7, z0);                  \/\/       mls     z4.h, p7\/m, z7.h, z0.h\n-    __ sve_and(z16, z19, z22);                         \/\/       and     z16.d, z19.d, z22.d\n-    __ sve_eor(z15, z9, z22);                          \/\/       eor     z15.d, z9.d, z22.d\n-    __ sve_orr(z25, z5, z30);                          \/\/       orr     z25.d, z5.d, z30.d\n+    __ sve_add(z3, __ H, z15, z1);                     \/\/       add     z3.h, z15.h, z1.h\n+    __ sve_sub(z6, __ D, z5, z9);                      \/\/       sub     z6.d, z5.d, z9.d\n+    __ sve_fadd(z7, __ D, z20, z22);                   \/\/       fadd    z7.d, z20.d, z22.d\n+    __ sve_fmul(z5, __ D, z10, z8);                    \/\/       fmul    z5.d, z10.d, z8.d\n+    __ sve_fsub(z30, __ S, z6, z17);                   \/\/       fsub    z30.s, z6.s, z17.s\n+    __ sve_abs(z11, __ B, p7, z28);                    \/\/       abs     z11.b, p7\/m, z28.b\n+    __ sve_add(z26, __ H, p5, z28);                    \/\/       add     z26.h, p5\/m, z26.h, z28.h\n+    __ sve_asr(z13, __ D, p7, z16);                    \/\/       asr     z13.d, p7\/m, z13.d, z16.d\n+    __ sve_cnt(z5, __ H, p0, z13);                     \/\/       cnt     z5.h, p0\/m, z13.h\n+    __ sve_lsl(z15, __ S, p2, z26);                    \/\/       lsl     z15.s, p2\/m, z15.s, z26.s\n+    __ sve_lsr(z11, __ S, p1, z22);                    \/\/       lsr     z11.s, p1\/m, z11.s, z22.s\n+    __ sve_mul(z4, __ S, p0, z19);                     \/\/       mul     z4.s, p0\/m, z4.s, z19.s\n+    __ sve_neg(z17, __ H, p3, z14);                    \/\/       neg     z17.h, p3\/m, z14.h\n+    __ sve_not(z2, __ S, p4, z3);                      \/\/       not     z2.s, p4\/m, z3.s\n+    __ sve_smax(z23, __ B, p1, z6);                    \/\/       smax    z23.b, p1\/m, z23.b, z6.b\n+    __ sve_smin(z17, __ S, p3, z27);                   \/\/       smin    z17.s, p3\/m, z17.s, z27.s\n+    __ sve_sub(z16, __ D, p1, z2);                     \/\/       sub     z16.d, p1\/m, z16.d, z2.d\n+    __ sve_fabs(z3, __ D, p1, z6);                     \/\/       fabs    z3.d, p1\/m, z6.d\n+    __ sve_fadd(z19, __ D, p3, z12);                   \/\/       fadd    z19.d, p3\/m, z19.d, z12.d\n+    __ sve_fdiv(z8, __ D, p6, z19);                    \/\/       fdiv    z8.d, p6\/m, z8.d, z19.d\n+    __ sve_fmax(z0, __ S, p2, z23);                    \/\/       fmax    z0.s, p2\/m, z0.s, z23.s\n+    __ sve_fmin(z19, __ D, p7, z13);                   \/\/       fmin    z19.d, p7\/m, z19.d, z13.d\n+    __ sve_fmul(z6, __ S, p0, z7);                     \/\/       fmul    z6.s, p0\/m, z6.s, z7.s\n+    __ sve_fneg(z17, __ S, p6, z8);                    \/\/       fneg    z17.s, p6\/m, z8.s\n+    __ sve_frintm(z22, __ D, p5, z22);                 \/\/       frintm  z22.d, p5\/m, z22.d\n+    __ sve_frintn(z2, __ D, p0, z15);                  \/\/       frintn  z2.d, p0\/m, z15.d\n+    __ sve_frintp(z20, __ D, p1, z4);                  \/\/       frintp  z20.d, p1\/m, z4.d\n+    __ sve_fsqrt(z7, __ D, p0, z8);                    \/\/       fsqrt   z7.d, p0\/m, z8.d\n+    __ sve_fsub(z19, __ D, p5, z4);                    \/\/       fsub    z19.d, p5\/m, z19.d, z4.d\n+    __ sve_fmla(z9, __ S, p5, z11, z25);               \/\/       fmla    z9.s, p5\/m, z11.s, z25.s\n+    __ sve_fmls(z30, __ S, p4, z13, z22);              \/\/       fmls    z30.s, p4\/m, z13.s, z22.s\n+    __ sve_fnmla(z1, __ D, p3, z8, z20);               \/\/       fnmla   z1.d, p3\/m, z8.d, z20.d\n+    __ sve_fnmls(z25, __ D, p3, z4, z4);               \/\/       fnmls   z25.d, p3\/m, z4.d, z4.d\n+    __ sve_mla(z8, __ D, p1, z29, z4);                 \/\/       mla     z8.d, p1\/m, z29.d, z4.d\n+    __ sve_mls(z16, __ H, p7, z26, z9);                \/\/       mls     z16.h, p7\/m, z26.h, z9.h\n+    __ sve_and(z2, z11, z28);                          \/\/       and     z2.d, z11.d, z28.d\n+    __ sve_eor(z7, z1, z26);                           \/\/       eor     z7.d, z1.d, z26.d\n+    __ sve_orr(z17, z14, z8);                          \/\/       orr     z17.d, z14.d, z8.d\n@@ -898,9 +970,9 @@\n-    __ sve_andv(v13, __ B, p5, z11);                   \/\/       andv b13, p5, z11.b\n-    __ sve_orv(v13, __ S, p2, z20);                    \/\/       orv s13, p2, z20.s\n-    __ sve_eorv(v25, __ B, p3, z4);                    \/\/       eorv b25, p3, z4.b\n-    __ sve_smaxv(v17, __ D, p2, z6);                   \/\/       smaxv d17, p2, z6.d\n-    __ sve_sminv(v4, __ D, p7, z16);                   \/\/       sminv d4, p7, z16.d\n-    __ sve_fminv(v26, __ S, p2, z14);                  \/\/       fminv s26, p2, z14.s\n-    __ sve_fmaxv(v11, __ S, p7, z3);                   \/\/       fmaxv s11, p7, z3.s\n-    __ sve_fadda(v1, __ D, p6, z21);                   \/\/       fadda d1, p6, d1, z21.d\n-    __ sve_uaddv(v14, __ S, p2, z17);                  \/\/       uaddv d14, p2, z17.s\n+    __ sve_andv(v21, __ S, p6, z5);                    \/\/       andv s21, p6, z5.s\n+    __ sve_orv(v21, __ S, p4, z22);                    \/\/       orv s21, p4, z22.s\n+    __ sve_eorv(v29, __ B, p5, z19);                   \/\/       eorv b29, p5, z19.b\n+    __ sve_smaxv(v4, __ B, p4, z23);                   \/\/       smaxv b4, p4, z23.b\n+    __ sve_sminv(v19, __ D, p1, z23);                  \/\/       sminv d19, p1, z23.d\n+    __ sve_fminv(v19, __ S, p0, z8);                   \/\/       fminv s19, p0, z8.s\n+    __ sve_fmaxv(v14, __ D, p6, z17);                  \/\/       fmaxv d14, p6, z17.d\n+    __ sve_fadda(v21, __ S, p1, z30);                  \/\/       fadda s21, p1, s21, z30.s\n+    __ sve_uaddv(v10, __ B, p5, z12);                  \/\/       uaddv d10, p5, z12.b\n@@ -925,7 +997,7 @@\n-    0x14000000,     0x17ffffd7,     0x140002d4,     0x94000000,\n-    0x97ffffd4,     0x940002d1,     0x3400000a,     0x34fffa2a,\n-    0x340059ca,     0x35000008,     0x35fff9c8,     0x35005968,\n-    0xb400000b,     0xb4fff96b,     0xb400590b,     0xb500001d,\n-    0xb5fff91d,     0xb50058bd,     0x10000013,     0x10fff8b3,\n-    0x10005853,     0x90000013,     0x36300016,     0x3637f836,\n-    0x363057d6,     0x3758000c,     0x375ff7cc,     0x3758576c,\n+    0x14000000,     0x17ffffd7,     0x1400031a,     0x94000000,\n+    0x97ffffd4,     0x94000317,     0x3400000a,     0x34fffa2a,\n+    0x3400628a,     0x35000008,     0x35fff9c8,     0x35006228,\n+    0xb400000b,     0xb4fff96b,     0xb40061cb,     0xb500001d,\n+    0xb5fff91d,     0xb500617d,     0x10000013,     0x10fff8b3,\n+    0x10006113,     0x90000013,     0x36300016,     0x3637f836,\n+    0x36306096,     0x3758000c,     0x375ff7cc,     0x3758602c,\n@@ -936,13 +1008,13 @@\n-    0x54005540,     0x54000001,     0x54fff541,     0x540054e1,\n-    0x54000002,     0x54fff4e2,     0x54005482,     0x54000002,\n-    0x54fff482,     0x54005422,     0x54000003,     0x54fff423,\n-    0x540053c3,     0x54000003,     0x54fff3c3,     0x54005363,\n-    0x54000004,     0x54fff364,     0x54005304,     0x54000005,\n-    0x54fff305,     0x540052a5,     0x54000006,     0x54fff2a6,\n-    0x54005246,     0x54000007,     0x54fff247,     0x540051e7,\n-    0x54000008,     0x54fff1e8,     0x54005188,     0x54000009,\n-    0x54fff189,     0x54005129,     0x5400000a,     0x54fff12a,\n-    0x540050ca,     0x5400000b,     0x54fff0cb,     0x5400506b,\n-    0x5400000c,     0x54fff06c,     0x5400500c,     0x5400000d,\n-    0x54fff00d,     0x54004fad,     0x5400000e,     0x54ffefae,\n-    0x54004f4e,     0x5400000f,     0x54ffef4f,     0x54004eef,\n+    0x54005e00,     0x54000001,     0x54fff541,     0x54005da1,\n+    0x54000002,     0x54fff4e2,     0x54005d42,     0x54000002,\n+    0x54fff482,     0x54005ce2,     0x54000003,     0x54fff423,\n+    0x54005c83,     0x54000003,     0x54fff3c3,     0x54005c23,\n+    0x54000004,     0x54fff364,     0x54005bc4,     0x54000005,\n+    0x54fff305,     0x54005b65,     0x54000006,     0x54fff2a6,\n+    0x54005b06,     0x54000007,     0x54fff247,     0x54005aa7,\n+    0x54000008,     0x54fff1e8,     0x54005a48,     0x54000009,\n+    0x54fff189,     0x540059e9,     0x5400000a,     0x54fff12a,\n+    0x5400598a,     0x5400000b,     0x54fff0cb,     0x5400592b,\n+    0x5400000c,     0x54fff06c,     0x540058cc,     0x5400000d,\n+    0x54fff00d,     0x5400586d,     0x5400000e,     0x54ffefae,\n+    0x5400580e,     0x5400000f,     0x54ffef4f,     0x540057af,\n@@ -980,1 +1052,1 @@\n-    0xbd1b1869,     0x58003f3b,     0x1800000b,     0xf8945060,\n+    0xbd1b1869,     0x580047fb,     0x1800000b,     0xf8945060,\n@@ -1029,78 +1101,95 @@\n-    0x0e371ed5,     0x4e311e0f,     0x0eb61eb4,     0x4eb91f17,\n-    0x2e3c1f7a,     0x6e271cc5,     0x0e2884e6,     0x4e31860f,\n-    0x0e71860f,     0x4e7b8759,     0x0eb28630,     0x4ebd879b,\n-    0x4efa8738,     0x0e31d60f,     0x4e3bd759,     0x4e70d5ee,\n-    0x2e2c856a,     0x6e2f85cd,     0x2e7085ee,     0x6e7686b4,\n-    0x2ea38441,     0x6eb886f6,     0x6ee087fe,     0x0eb0d5ee,\n-    0x4ea4d462,     0x4ee8d4e6,     0x0e259c83,     0x4e299d07,\n-    0x0e7a9f38,     0x4e629c20,     0x0ebd9f9b,     0x4ebf9fdd,\n-    0x2ea7d4c5,     0x6ea7d4c5,     0x6effd7dd,     0x2e2ddd8b,\n-    0x6e3bdf59,     0x6e62dc20,     0x0e6097fe,     0x4e629420,\n-    0x0eb39651,     0x4ebe97bc,     0x0e3bcf59,     0x4e2bcd49,\n-    0x4e7bcf59,     0x2e6e95ac,     0x6e71960f,     0x2ead958b,\n-    0x6eac956a,     0x0eb3ce51,     0x4ebacf38,     0x4ef7ced5,\n-    0x2e39ff17,     0x6e22fc20,     0x6e72fe30,     0x0e2c656a,\n-    0x4e2864e6,     0x0e7e67bc,     0x4e6864e6,     0x0ea764c5,\n-    0x4ea764c5,     0x0e36f6b4,     0x4e33f651,     0x4e71f60f,\n-    0x0e336e51,     0x4e3f6fdd,     0x0e7c6f7a,     0x4e7e6fbc,\n-    0x0ea36c41,     0x4ebd6f9b,     0x0ea2f420,     0x4eb6f6b4,\n-    0x4efef7bc,     0x2e318e0f,     0x6e2e8dac,     0x2e6c8d6a,\n-    0x6e7e8fbc,     0x2ebe8fbc,     0x6eb58e93,     0x6ef88ef6,\n-    0x0e2ce56a,     0x4e26e4a4,     0x4e60e7fe,     0x0e3636b4,\n-    0x4e2a3528,     0x0e6037fe,     0x4e733651,     0x0eac356a,\n-    0x4ebd379b,     0x4ee43462,     0x2ebae738,     0x6ea6e4a4,\n-    0x6ee5e483,     0x0e2a3d28,     0x4e383ef6,     0x0e733e51,\n-    0x4e6f3dcd,     0x0ea63ca4,     0x4ebe3fbc,     0x4ef93f17,\n-    0x2e37e6d5,     0x6e3be759,     0x6e7ae738,     0xba5fd3e3,\n-    0x3a5f03e5,     0xfa411be4,     0x7a42cbe2,     0x93df03ff,\n-    0xc820ffff,     0x8822fc7f,     0xc8247cbf,     0x88267fff,\n-    0x4e010fe0,     0x4e081fe1,     0x4e0c1fe1,     0x4e0a1fe1,\n-    0x4e071fe1,     0x4cc0ac3f,     0x05a08020,     0x04b0e3e0,\n-    0x0470e7e1,     0x042f9c20,     0x043f9c35,     0x047f9c20,\n-    0x04ff9c20,     0x04299420,     0x04319160,     0x0461943e,\n-    0x04a19020,     0x042053ff,     0x047f5401,     0x25208028,\n-    0x2538cfe0,     0x2578d001,     0x25b8efe2,     0x25f8f007,\n-    0xa400a3e0,     0xa4a8a7ea,     0xa547a814,     0xa4084ffe,\n-    0xa55c53e0,     0xa5e1540b,     0xe400fbf6,     0xe408ffff,\n-    0xe547e400,     0xe4014be0,     0xe4a84fe0,     0xe5f15000,\n-    0x858043e0,     0x85a043ff,     0xe59f5d08,     0x1e601000,\n-    0x1e603000,     0x1e621000,     0x1e623000,     0x1e641000,\n-    0x1e643000,     0x1e661000,     0x1e663000,     0x1e681000,\n-    0x1e683000,     0x1e6a1000,     0x1e6a3000,     0x1e6c1000,\n-    0x1e6c3000,     0x1e6e1000,     0x1e6e3000,     0x1e701000,\n-    0x1e703000,     0x1e721000,     0x1e723000,     0x1e741000,\n-    0x1e743000,     0x1e761000,     0x1e763000,     0x1e781000,\n-    0x1e783000,     0x1e7a1000,     0x1e7a3000,     0x1e7c1000,\n-    0x1e7c3000,     0x1e7e1000,     0x1e7e3000,     0xf8238358,\n-    0xf83702af,     0xf8231118,     0xf8392214,     0xf8313022,\n-    0xf8205098,     0xf82343ec,     0xf83c734a,     0xf82261ec,\n-    0xf8bf81a1,     0xf8bd0260,     0xf8ac12d1,     0xf8ad23dc,\n-    0xf8bf3341,     0xf8bc53c4,     0xf8a443c6,     0xf8ba7130,\n-    0xf8a8600c,     0xf8f48301,     0xf8e20120,     0xf8f8121a,\n-    0xf8fe2143,     0xf8f7308a,     0xf8f05162,     0xf8e841ea,\n-    0xf8f17142,     0xf8ec61ec,     0xf86d80e2,     0xf874021a,\n-    0xf8641082,     0xf86c22b0,     0xf8703170,     0xf8755197,\n-    0xf87a4397,     0xf86e730b,     0xf86163ec,     0xb82a80f0,\n-    0xb82201a3,     0xb8331211,     0xb8232161,     0xb83e3105,\n-    0xb82f53dd,     0xb82040f4,     0xb8347397,     0xb835633b,\n-    0xb8a582e1,     0xb8b000bf,     0xb8ac1389,     0xb8af22dd,\n-    0xb8bf33f3,     0xb8a551ee,     0xb8bf4370,     0xb8b47190,\n-    0xb8ab60c9,     0xb8fe8371,     0xb8fc00fe,     0xb8ea1154,\n-    0xb8e42238,     0xb8f13076,     0xb8fd52cf,     0xb8f342d3,\n-    0xb8e270cf,     0xb8ec6170,     0xb86d8037,     0xb87e00b3,\n-    0xb8711202,     0xb876214d,     0xb875337d,     0xb86c507b,\n-    0xb861431f,     0xb8737131,     0xb87c61fb,     0xce367a86,\n-    0xce1e6858,     0xce768d51,     0xce910451,     0xce768338,\n-    0xce6c8622,     0xcec08363,     0xce708b9d,     0x04e900da,\n-    0x042404f1,     0x6596012f,     0x65d40b62,     0x65c00745,\n-    0x0456a72e,     0x04c0175b,     0x04109418,     0x041ab006,\n-    0x0413812f,     0x04118b65,     0x04101694,     0x04d7aa0a,\n-    0x045eb046,     0x04c81c5d,     0x044a1dd6,     0x040112fb,\n-    0x04dcad42,     0x65809aca,     0x658d9603,     0x65c69201,\n-    0x65878d8c,     0x65c28290,     0x04dda4e5,     0x65c2be0c,\n-    0x6580a386,     0x65c1a624,     0x658dae6d,     0x65819638,\n-    0x65f318ca,     0x65a030cd,     0x65a8532e,     0x65bb76d6,\n-    0x04144e23,     0x04407ce4,     0x04363270,     0x04b6312f,\n-    0x047e30b9,     0x041a356d,     0x04982a8d,     0x04192c99,\n-    0x04c828d1,     0x04ca3e04,     0x658729da,     0x65863c6b,\n-    0x65d83aa1,     0x04812a2e,\n+    0x0f0b56d5,     0x4f09560f,     0x0f1956b4,     0x4f1c5717,\n+    0x0f2d577a,     0x4f3b54c5,     0x4f6554e6,     0x0f09060f,\n+    0x4f0b060f,     0x0f1e0759,     0x4f150630,     0x0f33079b,\n+    0x4f250738,     0x4f42060f,     0x2f0e0759,     0x6f0a05ee,\n+    0x2f12056a,     0x6f1805cd,     0x2f2d05ee,     0x6f2f06b4,\n+    0x6f690441,     0x2f0c16f6,     0x6f0917fe,     0x2f1415ee,\n+    0x6f1b1462,     0x2f3014e6,     0x6f231483,     0x6f511507,\n+    0x0f0a1738,     0x4f0d1420,     0x0f15179b,     0x4f1117dd,\n+    0x0f3414c5,     0x4f2114c5,     0x4f6f17dd,     0x0e2d1d8b,\n+    0x4e3b1f59,     0x0ea21c20,     0x4ea01ffe,     0x2e221c20,\n+    0x6e331e51,     0x0e3e87bc,     0x4e3b8759,     0x0e6b8549,\n+    0x4e7b8759,     0x0eae85ac,     0x4eb1860f,     0x4eed858b,\n+    0x0e2cd56a,     0x4e33d651,     0x4e7ad738,     0x2e3786d5,\n+    0x6e398717,     0x2e628420,     0x6e728630,     0x2eac856a,\n+    0x6ea884e6,     0x6efe87bc,     0x0ea8d4e6,     0x4ea7d4c5,\n+    0x4ee7d4c5,     0x0e369eb4,     0x4e339e51,     0x0e719e0f,\n+    0x4e739e51,     0x0ebf9fdd,     0x4ebc9f7a,     0x2ebed7bc,\n+    0x6ea3d441,     0x6efdd79b,     0x2e22dc20,     0x6e36deb4,\n+    0x6e7edfbc,     0x0e71960f,     0x4e6e95ac,     0x0eac956a,\n+    0x4ebe97bc,     0x0e3ecfbc,     0x4e35ce93,     0x4e78cef6,\n+    0x2e6c956a,     0x6e6694a4,     0x2ea097fe,     0x6eb696b4,\n+    0x0eaacd28,     0x4ea0cffe,     0x4ef3ce51,     0x2e2cfd6a,\n+    0x6e3dff9b,     0x6e64fc62,     0x0e3a6738,     0x4e2664a4,\n+    0x0e656483,     0x4e6a6528,     0x0eb866f6,     0x4eb36651,\n+    0x0e2ff5cd,     0x4e26f4a4,     0x4e7ef7bc,     0x0e396f17,\n+    0x4e376ed5,     0x0e7b6f59,     0x4e7a6f38,     0x0ea56c83,\n+    0x4eb96f17,     0x0ebcf77a,     0x4eb9f717,     0x4ef0f5ee,\n+    0x2e378ed5,     0x6e258c83,     0x2e798f17,     0x6e6a8d28,\n+    0x2eba8f38,     0x6eb58e93,     0x6ef18e0f,     0x0e32e630,\n+    0x4e24e462,     0x4e63e441,     0x0e223420,     0x4e3a3738,\n+    0x0e6634a4,     0x4e653483,     0x0ead358b,     0x4ea037fe,\n+    0x4efd379b,     0x2eabe549,     0x6ebbe759,     0x6ee4e462,\n+    0x0e2e3dac,     0x4e333e51,     0x0e603ffe,     0x4e633c41,\n+    0x0eae3dac,     0x4ebe3fbc,     0x4ee23c20,     0x2e33e651,\n+    0x6e2ee5ac,     0x6e73e651,     0xba5fd3e3,     0x3a5f03e5,\n+    0xfa411be4,     0x7a42cbe2,     0x93df03ff,     0xc820ffff,\n+    0x8822fc7f,     0xc8247cbf,     0x88267fff,     0x4e010fe0,\n+    0x4e081fe1,     0x4e0c1fe1,     0x4e0a1fe1,     0x4e071fe1,\n+    0x4cc0ac3f,     0x0eb31e6e,     0x4ebd1fbc,     0x0eb81f0b,\n+    0x4eb01e0d,     0x0ebe1fc0,     0x4ea91d21,     0x4ea41c83,\n+    0x0eb91f22,     0x4eb41e8a,     0x0eac1d95,     0x4ebb1f7a,\n+    0x0ea61cc5,     0x4eb71ef1,     0x4ea81d1f,     0x0eb31e6e,\n+    0x4ebd1fbc,     0x0eb81f0b,     0x4eb01e0d,     0x0ebe1fc0,\n+    0x4ea91d21,     0x4ea41c83,     0x0e398442,     0x4e34854a,\n+    0x0e6c86b5,     0x4e7b875a,     0x0ea684a5,     0x4eb78631,\n+    0x4ee887ff,     0x0e3385ce,     0x4e3d879c,     0x0e78856b,\n+    0x4e7085ad,     0x0ebe8400,     0x4ea98421,     0x4ee48463,\n+    0x05a08020,     0x04b0e3e0,     0x0470e7e1,     0x042f9c20,\n+    0x043f9c35,     0x047f9c20,     0x04ff9c20,     0x04299420,\n+    0x04319160,     0x0461943e,     0x04a19020,     0x042053ff,\n+    0x047f5401,     0x25208028,     0x2538cfe0,     0x2578d001,\n+    0x25b8efe2,     0x25f8f007,     0xa400a3e0,     0xa4a8a7ea,\n+    0xa547a814,     0xa4084ffe,     0xa55c53e0,     0xa5e1540b,\n+    0xe400fbf6,     0xe408ffff,     0xe547e400,     0xe4014be0,\n+    0xe4a84fe0,     0xe5f15000,     0x858043e0,     0x85a043ff,\n+    0xe59f5d08,     0x1e601000,     0x1e603000,     0x1e621000,\n+    0x1e623000,     0x1e641000,     0x1e643000,     0x1e661000,\n+    0x1e663000,     0x1e681000,     0x1e683000,     0x1e6a1000,\n+    0x1e6a3000,     0x1e6c1000,     0x1e6c3000,     0x1e6e1000,\n+    0x1e6e3000,     0x1e701000,     0x1e703000,     0x1e721000,\n+    0x1e723000,     0x1e741000,     0x1e743000,     0x1e761000,\n+    0x1e763000,     0x1e781000,     0x1e783000,     0x1e7a1000,\n+    0x1e7a3000,     0x1e7c1000,     0x1e7c3000,     0x1e7e1000,\n+    0x1e7e3000,     0xf836838d,     0xf83e003f,     0xf83a109c,\n+    0xf83e20c4,     0xf83e31fa,     0xf8295188,     0xf8204034,\n+    0xf8387002,     0xf8296358,     0xf8b0807e,     0xf8aa0157,\n+    0xf8a41050,     0xf8ab2148,     0xf8af3051,     0xf8aa518c,\n+    0xf8af404d,     0xf8a77354,     0xf8b06044,     0xf8e481ec,\n+    0xf8f501f0,     0xf8eb12f5,     0xf8ec22fa,     0xf8fc316e,\n+    0xf8f85181,     0xf8ff420a,     0xf8e77062,     0xf8ed6233,\n+    0xf8708023,     0xf86b00be,     0xf86813af,     0xf87e2280,\n+    0xf86732f4,     0xf87c5375,     0xf8794025,     0xf87773f0,\n+    0xf865612c,     0xb83c83af,     0xb836027f,     0xb83f11c5,\n+    0xb83021ff,     0xb83b3214,     0xb82c512b,     0xb826423e,\n+    0xb83b73dc,     0xb827628a,     0xb8aa8304,     0xb8b102d1,\n+    0xb8a311fd,     0xb8b62273,     0xb8b631e2,     0xb8a6520c,\n+    0xb8ab42ed,     0xb8a1727e,     0xb8a56051,     0xb8f081b6,\n+    0xb8ea03b5,     0xb8fb136c,     0xb8e323e1,     0xb8f83233,\n+    0xb8e9537c,     0xb8ef42a7,     0xb8f7733f,     0xb8e2637f,\n+    0xb87082ea,     0xb87301e3,     0xb8601359,     0xb87721e2,\n+    0xb86c3384,     0xb87e521d,     0xb87b4126,     0xb87d70f0,\n+    0xb86461e7,     0xce280ac9,     0xce1e169b,     0xce708c1a,\n+    0xce99446e,     0xce7a82bb,     0xce76871a,     0xcec08080,\n+    0xce608a26,     0x046101e3,     0x04e904a6,     0x65d60287,\n+    0x65c80945,     0x659104de,     0x0416bf8b,     0x0440179a,\n+    0x04d09e0d,     0x045aa1a5,     0x04938b4f,     0x049186cb,\n+    0x04900264,     0x0457add1,     0x049eb062,     0x040804d7,\n+    0x048a0f71,     0x04c10450,     0x04dca4c3,     0x65c08d93,\n+    0x65cd9a68,     0x65868ae0,     0x65c79db3,     0x658280e6,\n+    0x049db911,     0x65c2b6d6,     0x65c0a1e2,     0x65c1a494,\n+    0x65cda107,     0x65c19493,     0x65b91569,     0x65b631be,\n+    0x65f44d01,     0x65e46c99,     0x04c447a8,     0x04497f50,\n+    0x043c3162,     0x04ba3027,     0x046831d1,     0x049a38b5,\n+    0x049832d5,     0x0419367d,     0x040832e4,     0x04ca26f3,\n+    0x65872113,     0x65c63a2e,     0x659827d5,     0x0401358a,\n","filename":"test\/hotspot\/gtest\/aarch64\/asmtest.out.h","additions":414,"deletions":325,"binary":false,"changes":739,"status":"modified"},{"patch":"@@ -37,1 +37,1 @@\n- * @run main\/othervm -XX:+UnlockExperimentalVMOptions -XX:-EnableVectorReboxing compiler.vectorapi.TestVectorShiftImm\n+ * @run main\/othervm compiler.vectorapi.TestVectorShiftImm\n","filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/TestVectorShiftImm.java","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"}]}