{"all digital baseband 50 mbps data recovery using 5 oversampling with 0 9 data unit interval clock jitter tolerance": {"filter": "Header Section", "author": ["Sanad Bushnaq", "Toru Nakura", "Makoto Ikeda", "Kunihiro Asada"]}, "an soc platform for adc test and measurement": {"filter": "Header Section", "author": ["Brendan Mullane", "Vincent O'Brien", "Ciaran MacNamee", "Thomas Fleischmann"]}, "an utilisation of boolean differential calculus in variables partition calculation for decomposition of logic functions": {"filter": "Header Section", "author": ["Stefan Kolodzinski", "Edward Hrynkiewicz"]}, "improve clock gating through power optimal enable function selection": {"filter": "Header Section", "author": ["Juanjuan Chen", "Xing Wei", "Yunjian Jiang", "Qiang Zhou"]}, "hardware solution of chaos based image encryption": {"filter": "Header Section", "author": ["Jiri Giesl", "Ladislav Behal", "Karel K. Vlcek"]}, "test scheme for switched capacitor circuits by digital analyses": {"filter": "Header Section", "author": ["Yun-Che Wen"]}, "enhanced leon3 core for superscalar processing": {"filter": "Header Section", "author": ["Krzysztof Marcinek", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"]}, "low voltage precharge cmos logic": {"filter": "Header Section", "author": ["Yngvar Berg", "Omid Mirmotahari"]}, "a comprehensive approach for soft error tolerant four state logic": {"filter": "Header Section", "author": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"]}, "an on line testing scheme for repairing purposes in flash memories": {"filter": "Header Section", "author": ["Olivier Ginez", "Jean Michel Portal", "Hassen Aziza"]}, "comparison of different test strategies on a mixed signal circuit": {"filter": "Header Section", "author": ["Juraj Brenkus", "Viera Stopjakova", "Ronny Vanhooren", "Anton Chichkov"]}, "logic synthesis method for pattern matching circuits implementation in fpga with embedded memories": {"filter": "Header Section", "author": ["Grzegorz Borowik", "Tadeusz Luba", "Bogdan J. Falkowski"]}, "effective mars rover platform design with hardware software co design": {"filter": "Header Section", "author": ["Gabor Marosy", "Zoltan Kovacs", "Gyula Horvath"]}, "analysis and optimization of ring oscillator using sub feedback scheme": {"filter": "Header Section", "author": ["Hong-Yi Huang", "Fu-Chien Tsai"]}, "cognitive self adaptive computing and communication systems test control and adaptation": {"filter": "Header Section", "author": ["Abhijit Chatterjee"]}, "challenges for test and design for test": {"filter": "Header Section", "author": ["Anton Chichkov"]}, "power devices current monitoring using horizontal and vertical magnetic force sensor": {"filter": "Header Section", "author": ["Martin Donoval", "Martin Daricek", "Juraj Marek", "Viera Stopjakova"]}, "0 5v 160 mhz 260uw all digital phase locked loop": {"filter": "Header Section", "author": ["Jen-Chieh Liu", "Hong-Yi Huang", "Wei-Bin Yang", "Kuo-Hsing Cheng"]}, "case study  a class e power amplifier for iso 14443a": {"filter": "Header Section", "author": ["Elke De Mulder", "Wim Aerts", "Bart Preneel", "Ingrid Verbauwhede", "Guy A. E. Vandenbosch"]}, "measurement of power supply noise tolerance of self timed processor": {"filter": "Header Section", "author": ["Kunihiro Asada", "Taku Sogabe", "Toru Nakura", "Makoto Ikeda"]}, "diagnosis of faulty units in regular graphs under the pmc model": {"filter": "Header Section", "author": ["Miroslav Manik", "Elena Gramatova"]}, "investigating the linearity of mosfet only switched capacitor deltasigma modulators under low voltage condition": {"filter": "Header Section", "author": ["Farhad Alibeygi Parsan", "Ahmad Ayatollahi", "Adib Abrishamifar"]}, "design tools and circuit solutions for degradation resilient analog circuits in nanometer cmos": {"filter": "Header Section", "author": ["Georges G. E. Gielen"]}, "a scheme of logic self repair including local interconnects": {"filter": "Header Section", "author": ["Tobias Koal", "Daniel Scheit", "Heinrich Theodor Vierhaus"]}, "structural test of programmed fpga circuits": {"filter": "Header Section", "author": ["Martin Rozkovec", "Ondrej Novak"]}, "mdct imdct low power implementations in 90 nm cmos technology for mp3 audio": {"filter": "Header Section", "author": ["Peter Malik", "Michal Ufnal", "Arkadiusz W. Luczyk", "Marcel Balaz", "Witold A. Pleskacz"]}, "fast congestion aware timing driven placement for island fpga": {"filter": "Header Section", "author": ["Jinpeng Zhao", "Qiang Zhou", "Yici Cai"]}, "global parametric faults identification with the use of differential evolution": {"filter": "Header Section", "author": ["Piotr Jantos", "Damian Grzechca", "Jerzy Rutkowski"]}, "contactless characterization of mems devices using optical microscopy": {"filter": "Header Section", "author": ["Andras Timar", "Gyorgy Bognar"]}, "high level symbolic simulation for automatic model extraction": {"filter": "Header Section", "author": ["Florent Ouchet", "Dominique Borrione", "Katell Morin-Allory", "Laurence Pierre"]}, "contention avoiding custom topology generation for network on chip": {"filter": "Header Section", "author": ["Stanislaw Deniziak", "Robert Tomaszewski"]}, "0 18 m cmos uwb lna with new feedback configuration for optimization low noise high gain and small area": {"filter": "Header Section", "author": ["Y. C. Chang", "Hsuan-Ling Kao", "C. H. Kao", "C. H. Yang", "Jeffrey S. Fu", "Nemai C. Karmakar", "Li-Chun Chang"]}, "forward and backward guarding in early output logic": {"filter": "Header Section", "author": ["Charlie Brej", "Doug Edwards"]}, "simulation and planning method for on chip power distribution an industry perspective": {"filter": "Manual Removal", "author": ["Qing K. Zhu", "Vincent Bars"]}}