INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/centos/workspace/optimization_lab_kernels/Emulation-HW/build/reports/krnl_idct
	Log files: /home/centos/workspace/optimization_lab_kernels/Emulation-HW/build/logs/krnl_idct
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/optimization_lab_kernels/Emulation-HW/build/krnl_idct.xo.compile_summary, at Tue Jan 25 07:50:31 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Jan 25 07:50:31 2022
INFO: [v++ 60-895]   Target platform: /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'krnl_idct'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_idct Log file: /home/centos/workspace/optimization_lab_kernels/Emulation-HW/build/krnl_idct/krnl_idct/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'loop_rd_blocks'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop_rd_blocks'
INFO: [v++ 204-61] Pipelining loop 'loop_rd_blocks'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop_rd_blocks'
INFO: [v++ 204-61] Pipelining loop 'loop_execute'.
INFO: [v++ 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 24, loop 'loop_execute'
INFO: [v++ 204-61] Pipelining loop 'loop_wr_blocks'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'loop_wr_blocks'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 294.81 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/workspace/optimization_lab_kernels/Emulation-HW/build/reports/krnl_idct/system_estimate_krnl_idct.xtxt
INFO: [v++ 60-586] Created build/krnl_idct.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/centos/workspace/optimization_lab_kernels/Emulation-HW/build/krnl_idct.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 39s
