Timing Analyzer report for ESSA_Assignment
Sun Oct 18 15:02:36 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 24. Slow 1200mV 0C Model Setup: 'clk'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ESSA_Assignment                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   0.8%      ;
;     Processor 4            ;   0.7%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; clk                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                    ;
; frac_clock_divider:clk_divider|clk_div ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { frac_clock_divider:clk_divider|clk_div } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                           ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; 263.02 MHz ; 263.02 MHz      ; frac_clock_divider:clk_divider|clk_div ;                                                ;
; 276.93 MHz ; 238.04 MHz      ; clk                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -4.144 ; -49.583       ;
; clk                                    ; -4.121 ; -103.369      ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                             ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.442 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.751 ; 0.000         ;
+----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.201 ; -154.401      ;
; frac_clock_divider:clk_divider|clk_div ; -1.487 ; -35.688       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -4.144 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.373     ; 4.762      ;
; -3.636 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.373     ; 4.254      ;
; -2.802 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.723      ;
; -2.801 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.722      ;
; -2.796 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.717      ;
; -2.796 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.717      ;
; -2.496 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.417      ;
; -2.495 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.416      ;
; -2.490 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.411      ;
; -2.490 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.411      ;
; -2.454 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.375      ;
; -2.453 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.374      ;
; -2.448 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.369      ;
; -2.448 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.369      ;
; -2.431 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.352      ;
; -2.430 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.351      ;
; -2.425 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.346      ;
; -2.425 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.346      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.373 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.295      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.369 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.291      ;
; -2.313 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.234      ;
; -2.312 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.233      ;
; -2.307 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.228      ;
; -2.307 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.228      ;
; -2.300 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.221      ;
; -2.299 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.220      ;
; -2.294 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.215      ;
; -2.294 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.215      ;
; -2.201 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.122      ;
; -2.200 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.121      ;
; -2.195 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.116      ;
; -2.195 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.116      ;
; -2.168 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.081     ; 3.088      ;
; -2.166 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.087      ;
; -2.165 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.086      ;
; -2.164 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.081     ; 3.084      ;
; -2.160 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.081      ;
; -2.160 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.081      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.152 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.074      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.127 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.049      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.122 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 3.044      ;
; -2.112 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.033      ;
; -2.102 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.023      ;
; -2.101 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.022      ;
; -2.096 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.017      ;
; -2.096 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.017      ;
; -2.079 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.080     ; 3.000      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
; -2.039 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.079     ; 2.961      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -4.121 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 5.227      ;
; -4.094 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 5.202      ;
; -4.072 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 5.177      ;
; -4.031 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 5.136      ;
; -4.024 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 5.130      ;
; -3.970 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 5.078      ;
; -3.849 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 4.954      ;
; -3.842 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 4.948      ;
; -3.825 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 4.931      ;
; -3.798 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.906      ;
; -3.788 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.896      ;
; -3.776 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 4.881      ;
; -3.743 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 4.848      ;
; -3.736 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 4.842      ;
; -3.694 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.802      ;
; -3.682 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.790      ;
; -3.599 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.069      ; 4.706      ;
; -3.572 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.071      ; 4.681      ;
; -3.550 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 4.656      ;
; -3.541 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.649      ;
; -3.398 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.506      ;
; -3.359 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.467      ;
; -3.253 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.070      ; 4.361      ;
; -3.172 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.071      ; 4.281      ;
; -2.997 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.069      ; 4.104      ;
; -2.970 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.071      ; 4.079      ;
; -2.948 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 4.054      ;
; -2.847 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.068      ; 3.953      ;
; -2.840 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.069      ; 3.947      ;
; -2.786 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.071      ; 3.895      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.611 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1]                          ; clk                                    ; clk         ; 1.000        ; -0.051     ; 3.476      ;
; -2.570 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.071      ; 3.679      ;
; -2.357 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.071      ; 3.466      ;
; -1.816 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.080     ; 2.737      ;
; -1.729 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.629      ;
; -1.719 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.619      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.712 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 3.116      ;
; -1.693 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.080     ; 2.614      ;
; -1.665 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; 0.007      ; 2.720      ;
; -1.650 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; 0.007      ; 2.705      ;
; -1.649 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.549      ;
; -1.583 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.483      ;
; -1.573 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.473      ;
; -1.566 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.080     ; 2.487      ;
; -1.554 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.454      ;
; -1.537 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.437      ;
; -1.507 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.407      ;
; -1.503 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.403      ;
; -1.473 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.373      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.456 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.370      ; 2.827      ;
; -1.447 ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.080     ; 2.368      ;
; -1.437 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.337      ;
; -1.430 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.186     ; 2.292      ;
; -1.427 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.327      ;
; -1.426 ; SPI_Module:SPI|sck_record[2]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.080     ; 2.347      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.420 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.403      ; 2.824      ;
; -1.416 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.316      ;
; -1.414 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.184     ; 2.278      ;
; -1.408 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.184     ; 2.272      ;
; -1.408 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.308      ;
; -1.407 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.184     ; 2.271      ;
; -1.391 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.291      ;
; -1.390 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.080     ; 2.311      ;
; -1.389 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.289      ;
; -1.361 ; framebuffer:buffer|write_address[6]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.261      ;
; -1.361 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.101     ; 2.261      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.442 ; SPI_Module:SPI|input_shiftreg[6]                                                                         ; framebuffer:buffer|data[6]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.140      ; 0.794      ;
; 0.445 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 0.758      ;
; 0.446 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|counter[15]                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.100      ; 0.758      ;
; 0.450 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; framebuffer:buffer|data[1]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.140      ; 0.802      ;
; 0.450 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; framebuffer:buffer|data[0]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.140      ; 0.802      ;
; 0.452 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; framebuffer:buffer|data[5]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.140      ; 0.804      ;
; 0.452 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; framebuffer:buffer|data[3]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.140      ; 0.804      ;
; 0.454 ; SPI_Module:SPI|current_state                                                                             ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SPI_Module:SPI|bitcounter[1]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SPI_Module:SPI|bitcounter[2]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SPI_Module:SPI|bitcounter[3]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.488 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.101      ; 0.801      ;
; 0.489 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.099      ; 0.800      ;
; 0.491 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.099      ; 0.802      ;
; 0.492 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.099      ; 0.803      ;
; 0.492 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.099      ; 0.803      ;
; 0.591 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; framebuffer:buffer|data[2]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.140      ; 0.943      ;
; 0.630 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.099      ; 0.941      ;
; 0.648 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.099      ; 0.959      ;
; 0.661 ; SPI_Module:SPI|sck_record[1]                                                                             ; SPI_Module:SPI|sck_record[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 0.953      ;
; 0.665 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.481      ; 1.400      ;
; 0.673 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.481      ; 1.408      ;
; 0.680 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.481      ; 1.415      ;
; 0.696 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.477      ; 1.427      ;
; 0.709 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.481      ; 1.444      ;
; 0.711 ; SPI_Module:SPI|cs_record[0]                                                                              ; SPI_Module:SPI|cs_record[1]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.004      ;
; 0.729 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.481      ; 1.464      ;
; 0.742 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.055      ;
; 0.744 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.057      ;
; 0.746 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.059      ;
; 0.756 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|cs_record[2]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.048      ;
; 0.763 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.076      ;
; 0.770 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.503      ;
; 0.778 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.511      ;
; 0.784 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.076      ;
; 0.787 ; sync_generator:hvsync|CounterX[0]                                                                        ; framebuffer:buffer|glyph_pos_x[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.003      ;
; 0.789 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.522      ;
; 0.789 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.522      ;
; 0.794 ; sync_generator:hvsync|CounterX[2]                                                                        ; framebuffer:buffer|glyph_pos_x[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.010      ;
; 0.807 ; sync_generator:hvsync|CounterY[2]                                                                        ; framebuffer:buffer|glyph_pos_y[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.023      ;
; 0.808 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.541      ;
; 0.808 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.541      ;
; 0.808 ; sync_generator:hvsync|CounterY[0]                                                                        ; framebuffer:buffer|glyph_pos_y[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.024      ;
; 0.823 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.479      ; 1.556      ;
; 0.825 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.165      ; 1.244      ;
; 0.827 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.165      ; 1.246      ;
; 0.828 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.120      ;
; 0.830 ; sync_generator:hvsync|CounterY[3]                                                                        ; framebuffer:buffer|glyph_pos_y[3]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.046      ;
; 0.834 ; sync_generator:hvsync|CounterX[1]                                                                        ; framebuffer:buffer|glyph_pos_x[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.050      ;
; 0.840 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.163      ; 1.257      ;
; 0.845 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.163      ; 1.262      ;
; 0.854 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.163      ; 1.271      ;
; 0.865 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.294      ; 1.443      ;
; 0.869 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.163      ; 1.286      ;
; 0.874 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.166      ; 1.294      ;
; 0.876 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.163      ; 1.293      ;
; 0.888 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.293      ; 1.465      ;
; 0.901 ; SPI_Module:SPI|sck_record[0]                                                                             ; SPI_Module:SPI|sck_record[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.194      ;
; 0.905 ; framebuffer:buffer|data[3]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.005     ; 1.154      ;
; 0.916 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.292      ; 1.492      ;
; 0.918 ; framebuffer:buffer|data[2]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.168      ;
; 0.921 ; framebuffer:buffer|data[5]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.006     ; 1.169      ;
; 0.927 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.177      ;
; 0.935 ; framebuffer:buffer|data[6]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.003     ; 1.186      ;
; 0.937 ; SPI_Module:SPI|cs_record[2]                                                                              ; framebuffer:buffer|write_en                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.229      ;
; 0.941 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.191      ;
; 0.946 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.292      ; 1.522      ;
; 0.949 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.199      ;
; 0.950 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.200      ;
; 0.950 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.101      ; 1.263      ;
; 0.955 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.293      ; 1.532      ;
; 0.957 ; framebuffer:buffer|data[0]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.207      ;
; 0.961 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.211      ;
; 0.961 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.294      ; 1.539      ;
; 0.963 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.292      ; 1.539      ;
; 0.969 ; framebuffer:buffer|data[1]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.003     ; 1.220      ;
; 0.972 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.222      ;
; 0.972 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.005     ; 1.221      ;
; 0.973 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.476      ; 1.703      ;
; 0.976 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; framebuffer:buffer|data[4]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.081      ; 1.269      ;
; 0.976 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|clk_div                                                                                            ; clk                                    ; clk         ; 0.000        ; -0.393     ; 0.795      ;
; 0.979 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.004     ; 1.229      ;
; 0.989 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.294      ; 1.567      ;
; 1.013 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.005     ; 1.262      ;
; 1.013 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.305      ;
; 1.014 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.006     ; 1.262      ;
; 1.015 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.080      ; 1.307      ;
; 1.015 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.292      ; 1.591      ;
; 1.027 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.007     ; 1.274      ;
; 1.034 ; sync_generator:hvsync|CounterY[1]                                                                        ; framebuffer:buffer|glyph_pos_y[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.026     ; 1.250      ;
; 1.036 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.293      ; 1.613      ;
; 1.037 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.478      ; 1.769      ;
; 1.042 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.007     ; 1.289      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                         ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.751 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.044      ;
; 0.764 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.063      ;
; 0.773 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.065      ;
; 0.773 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.066      ;
; 0.781 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.073      ;
; 0.787 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.080      ;
; 0.795 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.087      ;
; 0.797 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.089      ;
; 0.797 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.089      ;
; 0.802 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.094      ;
; 1.067 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.359      ;
; 1.091 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.384      ;
; 1.106 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.399      ;
; 1.110 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.412      ;
; 1.125 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.428      ;
; 1.143 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.436      ;
; 1.149 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.442      ;
; 1.157 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.449      ;
; 1.158 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.450      ;
; 1.167 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.459      ;
; 1.187 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.480      ;
; 1.237 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.530      ;
; 1.246 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.539      ;
; 1.248 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.541      ;
; 1.250 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.543      ;
; 1.259 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.552      ;
; 1.265 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.559      ;
; 1.275 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.568      ;
; 1.281 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.573      ;
; 1.283 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.575      ;
; 1.283 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.576      ;
; 1.284 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.576      ;
; 1.284 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.576      ;
; 1.290 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.582      ;
; 1.295 ; sync_generator:hvsync|inDisplayArea ; vga_g~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.588      ;
; 1.304 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.597      ;
; 1.325 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.618      ;
; 1.338 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.630      ;
; 1.386 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.679      ;
; 1.396 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.689      ;
; 1.399 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.692      ;
; 1.408 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.701      ;
; 1.414 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.706      ;
; 1.414 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.707      ;
; 1.421 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.713      ;
; 1.423 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.715      ;
; 1.424 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.716      ;
; 1.424 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.716      ;
; 1.426 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.718      ;
; 1.427 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.719      ;
; 1.430 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.722      ;
; 1.458 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.750      ;
; 1.465 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.758      ;
; 1.475 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.767      ;
; 1.484 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.776      ;
; 1.517 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.810      ;
; 1.530 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.823      ;
; 1.534 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.827      ;
; 1.539 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.832      ;
; 1.554 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.846      ;
; 1.555 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.847      ;
; 1.563 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.855      ;
; 1.564 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.856      ;
; 1.605 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.898      ;
; 1.631 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.924      ;
; 1.636 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.929      ;
; 1.644 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.083      ; 1.939      ;
; 1.655 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.948      ;
; 1.672 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.965      ;
; 1.674 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.967      ;
; 1.678 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.971      ;
; 1.680 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.973      ;
; 1.687 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.980      ;
; 1.687 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.980      ;
; 1.688 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.980      ;
; 1.689 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 1.981      ;
; 1.705 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 1.998      ;
; 1.708 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.080      ; 2.000      ;
; 1.710 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.081      ; 2.003      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note                                           ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
; 277.47 MHz ; 277.47 MHz      ; frac_clock_divider:clk_divider|clk_div ;                                                ;
; 305.34 MHz ; 238.04 MHz      ; clk                                    ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; frac_clock_divider:clk_divider|clk_div ; -3.727 ; -44.320       ;
; clk                                    ; -3.700 ; -90.750       ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                              ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.398 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.703 ; 0.000         ;
+----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.201 ; -154.401      ;
; frac_clock_divider:clk_divider|clk_div ; -1.487 ; -35.688       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.727 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.333     ; 4.386      ;
; -3.244 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.333     ; 3.903      ;
; -2.604 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.535      ;
; -2.604 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.535      ;
; -2.599 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.530      ;
; -2.599 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.530      ;
; -2.245 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.176      ;
; -2.245 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.176      ;
; -2.240 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.171      ;
; -2.240 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.171      ;
; -2.232 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.163      ;
; -2.232 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.163      ;
; -2.227 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.158      ;
; -2.227 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.158      ;
; -2.224 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.155      ;
; -2.224 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.155      ;
; -2.219 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.150      ;
; -2.219 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.150      ;
; -2.163 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.094      ;
; -2.163 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.094      ;
; -2.158 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.089      ;
; -2.158 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 3.089      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.148 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.081      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.144 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 3.077      ;
; -2.059 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.990      ;
; -2.059 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.990      ;
; -2.054 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.985      ;
; -2.054 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.985      ;
; -2.047 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.978      ;
; -2.047 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.978      ;
; -2.042 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.973      ;
; -2.042 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.973      ;
; -2.010 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.941      ;
; -2.010 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.941      ;
; -2.005 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.936      ;
; -2.005 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.936      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.963 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.896      ;
; -1.949 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.880      ;
; -1.945 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.876      ;
; -1.931 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.862      ;
; -1.931 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.862      ;
; -1.926 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.857      ;
; -1.926 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.071     ; 2.857      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.889 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.822      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.888 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.821      ;
; -1.873 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.070     ; 2.805      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
; -1.855 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.069     ; 2.788      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -3.700 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.064      ; 4.793      ;
; -3.672 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.766      ;
; -3.667 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.063      ; 4.759      ;
; -3.661 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.064      ; 4.754      ;
; -3.651 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.063      ; 4.743      ;
; -3.605 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.699      ;
; -3.479 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.063      ; 4.571      ;
; -3.473 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.064      ; 4.566      ;
; -3.433 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.064      ; 4.526      ;
; -3.417 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.511      ;
; -3.405 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.499      ;
; -3.399 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.063      ; 4.491      ;
; -3.393 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.064      ; 4.486      ;
; -3.384 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.063      ; 4.476      ;
; -3.337 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.431      ;
; -3.316 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.410      ;
; -3.290 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.384      ;
; -3.288 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.066      ; 4.383      ;
; -3.267 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.064      ; 4.360      ;
; -3.196 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.290      ;
; -3.023 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.117      ;
; -3.008 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.102      ;
; -2.928 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 4.022      ;
; -2.906 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.066      ; 4.001      ;
; -2.738 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.066      ; 3.833      ;
; -2.710 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 3.806      ;
; -2.689 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 3.783      ;
; -2.531 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.065      ; 3.625      ;
; -2.525 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.066      ; 3.620      ;
; -2.494 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 3.590      ;
; -2.328 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 3.424      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.275 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0]                          ; clk                                    ; clk         ; 1.000        ; -0.042     ; 3.157      ;
; -2.112 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.067      ; 3.208      ;
; -1.598 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.528      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.549 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.938      ;
; -1.507 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.437      ;
; -1.478 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.389      ;
; -1.456 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; 0.010      ; 2.505      ;
; -1.448 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; 0.010      ; 2.497      ;
; -1.439 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.350      ;
; -1.360 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.271      ;
; -1.352 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.195     ; 2.196      ;
; -1.352 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.263      ;
; -1.352 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.282      ;
; -1.342 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.194     ; 2.187      ;
; -1.337 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.194     ; 2.182      ;
; -1.328 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.194     ; 2.173      ;
; -1.327 ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.257      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.323 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.671      ;
; -1.313 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.224      ;
; -1.284 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.195      ;
; -1.273 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.184      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.258 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.387      ; 2.647      ;
; -1.252 ; SPI_Module:SPI|sck_record[2]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.182      ;
; -1.238 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.149      ;
; -1.234 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.145      ;
; -1.226 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.137      ;
; -1.202 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.132      ;
; -1.195 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.106      ;
; -1.192 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.122      ;
; -1.189 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.119      ;
; -1.187 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.072     ; 2.117      ;
; -1.187 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.091     ; 2.098      ;
; -1.169 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.517      ;
; -1.169 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.517      ;
; -1.169 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.346      ; 2.517      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.398 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.684      ;
; 0.398 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|counter[15]                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.684      ;
; 0.402 ; SPI_Module:SPI|current_state                                                                             ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SPI_Module:SPI|bitcounter[1]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SPI_Module:SPI|bitcounter[2]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SPI_Module:SPI|bitcounter[3]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.410 ; SPI_Module:SPI|input_shiftreg[6]                                                                         ; framebuffer:buffer|data[6]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.133      ; 0.738      ;
; 0.416 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; framebuffer:buffer|data[1]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.133      ; 0.744      ;
; 0.417 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; framebuffer:buffer|data[0]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.133      ; 0.745      ;
; 0.418 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; framebuffer:buffer|data[5]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.133      ; 0.746      ;
; 0.418 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; framebuffer:buffer|data[3]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.133      ; 0.746      ;
; 0.450 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.736      ;
; 0.458 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.089      ; 0.742      ;
; 0.461 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.089      ; 0.745      ;
; 0.461 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.089      ; 0.745      ;
; 0.461 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.089      ; 0.745      ;
; 0.547 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; framebuffer:buffer|data[2]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.133      ; 0.875      ;
; 0.588 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.089      ; 0.872      ;
; 0.603 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.089      ; 0.887      ;
; 0.615 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.424      ; 1.269      ;
; 0.618 ; SPI_Module:SPI|sck_record[1]                                                                             ; SPI_Module:SPI|sck_record[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.885      ;
; 0.625 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.424      ; 1.279      ;
; 0.627 ; SPI_Module:SPI|cs_record[0]                                                                              ; SPI_Module:SPI|cs_record[1]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.073      ; 0.895      ;
; 0.630 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.424      ; 1.284      ;
; 0.643 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.296      ;
; 0.653 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.424      ; 1.307      ;
; 0.671 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.424      ; 1.325      ;
; 0.687 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.973      ;
; 0.688 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.974      ;
; 0.690 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.976      ;
; 0.691 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.977      ;
; 0.691 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.977      ;
; 0.693 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.979      ;
; 0.694 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.980      ;
; 0.694 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.980      ;
; 0.699 ; sync_generator:hvsync|CounterX[2]                                                                        ; framebuffer:buffer|glyph_pos_x[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 0.907      ;
; 0.700 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|cs_record[2]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.712 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 0.998      ;
; 0.714 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.367      ;
; 0.718 ; sync_generator:hvsync|CounterX[0]                                                                        ; framebuffer:buffer|glyph_pos_x[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 0.926      ;
; 0.722 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.375      ;
; 0.728 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.381      ;
; 0.729 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.382      ;
; 0.730 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 0.997      ;
; 0.733 ; sync_generator:hvsync|CounterY[2]                                                                        ; framebuffer:buffer|glyph_pos_y[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 0.941      ;
; 0.734 ; sync_generator:hvsync|CounterY[0]                                                                        ; framebuffer:buffer|glyph_pos_y[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 0.942      ;
; 0.741 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.394      ;
; 0.745 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.398      ;
; 0.748 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.143      ; 1.121      ;
; 0.751 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.143      ; 1.124      ;
; 0.755 ; sync_generator:hvsync|CounterY[3]                                                                        ; framebuffer:buffer|glyph_pos_y[3]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 0.963      ;
; 0.761 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.142      ; 1.133      ;
; 0.764 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.423      ; 1.417      ;
; 0.766 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.142      ; 1.138      ;
; 0.766 ; sync_generator:hvsync|CounterX[1]                                                                        ; framebuffer:buffer|glyph_pos_x[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 0.974      ;
; 0.772 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.142      ; 1.144      ;
; 0.773 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 1.040      ;
; 0.784 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.264      ; 1.308      ;
; 0.788 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.142      ; 1.160      ;
; 0.793 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.144      ; 1.167      ;
; 0.794 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.142      ; 1.166      ;
; 0.805 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.263      ; 1.328      ;
; 0.830 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.262      ; 1.352      ;
; 0.831 ; SPI_Module:SPI|sck_record[0]                                                                             ; SPI_Module:SPI|sck_record[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.099      ;
; 0.853 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.091      ; 1.139      ;
; 0.857 ; SPI_Module:SPI|cs_record[2]                                                                              ; framebuffer:buffer|write_en                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.072      ; 1.124      ;
; 0.858 ; framebuffer:buffer|data[3]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.031     ; 1.057      ;
; 0.860 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.262      ; 1.382      ;
; 0.864 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.263      ; 1.387      ;
; 0.866 ; framebuffer:buffer|data[2]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.030     ; 1.066      ;
; 0.867 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.264      ; 1.391      ;
; 0.868 ; framebuffer:buffer|data[5]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.032     ; 1.066      ;
; 0.875 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.262      ; 1.397      ;
; 0.879 ; framebuffer:buffer|data[6]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.029     ; 1.080      ;
; 0.880 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.076      ;
; 0.886 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.422      ; 1.538      ;
; 0.891 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.087      ;
; 0.893 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.264      ; 1.417      ;
; 0.897 ; framebuffer:buffer|data[0]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.030     ; 1.097      ;
; 0.897 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; framebuffer:buffer|data[4]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.073      ; 1.165      ;
; 0.902 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 1.169      ;
; 0.904 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.072      ; 1.171      ;
; 0.905 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.101      ;
; 0.906 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.102      ;
; 0.911 ; framebuffer:buffer|data[1]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; -0.029     ; 1.112      ;
; 0.911 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.107      ;
; 0.916 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.035     ; 1.111      ;
; 0.916 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|clk_div                                                                                            ; clk                                    ; clk         ; 0.000        ; -0.373     ; 0.738      ;
; 0.919 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.262      ; 1.441      ;
; 0.920 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.116      ;
; 0.929 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.034     ; 1.125      ;
; 0.936 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.263      ; 1.459      ;
; 0.943 ; sync_generator:hvsync|CounterY[1]                                                                        ; framebuffer:buffer|glyph_pos_y[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; -0.017     ; 1.151      ;
; 0.944 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.424      ; 1.598      ;
; 0.950 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.425      ; 1.605      ;
; 0.956 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.036     ; 1.150      ;
; 0.957 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; -0.035     ; 1.152      ;
; 0.968 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|address_reg_a[0]                ; clk                                    ; clk         ; 0.000        ; 0.250      ; 1.413      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                          ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.703 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.969      ;
; 0.709 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.975      ;
; 0.713 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.980      ;
; 0.720 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.987      ;
; 0.724 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.990      ;
; 0.732 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 0.998      ;
; 0.743 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.009      ;
; 0.744 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.010      ;
; 0.745 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.011      ;
; 0.745 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.011      ;
; 0.971 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.238      ;
; 0.977 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.243      ;
; 1.010 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.277      ;
; 1.018 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.284      ;
; 1.025 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.291      ;
; 1.030 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.297      ;
; 1.033 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.302      ;
; 1.040 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.306      ;
; 1.043 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.309      ;
; 1.047 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.314      ;
; 1.055 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.321      ;
; 1.055 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.321      ;
; 1.060 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.326      ;
; 1.062 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.328      ;
; 1.067 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.333      ;
; 1.077 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.343      ;
; 1.097 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.363      ;
; 1.123 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.389      ;
; 1.125 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.391      ;
; 1.140 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.406      ;
; 1.147 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.413      ;
; 1.148 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.414      ;
; 1.150 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.416      ;
; 1.153 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.419      ;
; 1.155 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.421      ;
; 1.156 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.422      ;
; 1.157 ; sync_generator:hvsync|inDisplayArea ; vga_g~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.424      ;
; 1.158 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.424      ;
; 1.162 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.428      ;
; 1.169 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.435      ;
; 1.170 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.436      ;
; 1.176 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.442      ;
; 1.177 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.443      ;
; 1.177 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.443      ;
; 1.179 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.445      ;
; 1.182 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.448      ;
; 1.218 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.484      ;
; 1.228 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.494      ;
; 1.248 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.514      ;
; 1.254 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.521      ;
; 1.254 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.520      ;
; 1.269 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.535      ;
; 1.274 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.540      ;
; 1.277 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.543      ;
; 1.278 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.544      ;
; 1.283 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.549      ;
; 1.284 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.550      ;
; 1.284 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.550      ;
; 1.298 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.564      ;
; 1.299 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.565      ;
; 1.301 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.567      ;
; 1.304 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.570      ;
; 1.305 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.571      ;
; 1.344 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.070      ; 1.609      ;
; 1.344 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.070      ; 1.609      ;
; 1.360 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.626      ;
; 1.369 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.635      ;
; 1.374 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.640      ;
; 1.384 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.650      ;
; 1.386 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.652      ;
; 1.396 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.662      ;
; 1.404 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.670      ;
; 1.405 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.671      ;
; 1.413 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.679      ;
; 1.420 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.686      ;
; 1.423 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.689      ;
; 1.435 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.702      ;
; 1.489 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.756      ;
; 1.497 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.763      ;
; 1.500 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.767      ;
; 1.506 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.073      ; 1.774      ;
; 1.508 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.774      ;
; 1.509 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.775      ;
; 1.509 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.775      ;
; 1.520 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.787      ;
; 1.522 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.788      ;
; 1.532 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.799      ;
; 1.533 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.799      ;
; 1.544 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.810      ;
; 1.545 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.811      ;
; 1.549 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.071      ; 1.815      ;
; 1.561 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.072      ; 1.828      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                              ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -1.221 ; -11.447       ;
; frac_clock_divider:clk_divider|clk_div ; -1.055 ; -7.607        ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; clk                                    ; 0.172 ; 0.000         ;
; frac_clock_divider:clk_divider|clk_div ; 0.303 ; 0.000         ;
+----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; clk                                    ; -3.000 ; -82.983       ;
; frac_clock_divider:clk_divider|clk_div ; -1.000 ; -24.000       ;
+----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -1.221 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.052      ; 2.272      ;
; -1.221 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 2.273      ;
; -1.203 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 2.256      ;
; -1.131 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.052      ; 2.182      ;
; -1.125 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 2.177      ;
; -1.100 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 2.153      ;
; -1.083 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.052      ; 2.134      ;
; -1.083 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 2.135      ;
; -1.073 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.052      ; 2.124      ;
; -1.067 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 2.119      ;
; -1.065 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 2.118      ;
; -1.042 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 2.095      ;
; -1.015 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 2.069      ;
; -1.014 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.052      ; 2.065      ;
; -1.008 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 2.060      ;
; -0.998 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.052      ; 2.049      ;
; -0.992 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 2.044      ;
; -0.983 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 2.036      ;
; -0.967 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 2.020      ;
; -0.912 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.966      ;
; -0.877 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.931      ;
; -0.854 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.908      ;
; -0.795 ; sync_generator:hvsync|CounterY[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.849      ;
; -0.779 ; sync_generator:hvsync|CounterX[9]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.833      ;
; -0.715 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 1.767      ;
; -0.709 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 1.762      ;
; -0.698 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.054      ; 1.751      ;
; -0.693 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.053      ; 1.745      ;
; -0.684 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.738      ;
; -0.680 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.055      ; 1.734      ;
; -0.496 ; sync_generator:hvsync|CounterX[8]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.056      ; 1.551      ;
; -0.492 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.056      ; 1.547      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.314 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1]                          ; clk                                    ; clk         ; 1.000        ; -0.021     ; 1.248      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.242 ; SPI_Module:SPI|cs_record[1]                                                                                                       ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.391      ;
; -0.201 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.002     ; 1.208      ;
; -0.196 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.139      ;
; -0.190 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[6]                          ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.002     ; 1.197      ;
; -0.183 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.134      ;
; -0.171 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.122      ;
; -0.161 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.104      ;
; -0.153 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.096      ;
; -0.128 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.071      ;
; -0.117 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.060      ;
; -0.110 ; SPI_Module:SPI|sck_record[1]                                                                                                      ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.061      ;
; -0.101 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.062     ; 1.048      ;
; -0.097 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.040      ;
; -0.097 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.040      ;
; -0.096 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.063     ; 1.042      ;
; -0.093 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.036      ;
; -0.092 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.064     ; 1.037      ;
; -0.091 ; framebuffer:buffer|write_address[5]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.062     ; 1.038      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.089 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|input_shiftreg[0]                                                                                                  ; clk                                    ; clk         ; 1.000        ; 0.148      ; 1.224      ;
; -0.087 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.030      ;
; -0.085 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.028      ;
; -0.084 ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.035      ;
; -0.069 ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 1.020      ;
; -0.060 ; framebuffer:buffer|write_address[0]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 1.003      ;
; -0.049 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.992      ;
; -0.048 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.991      ;
; -0.040 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 1.000        ; 0.056      ; 1.095      ;
; -0.033 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.976      ;
; -0.032 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.063     ; 0.978      ;
; -0.030 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.064     ; 0.975      ;
; -0.029 ; framebuffer:buffer|write_address[6]                                                                                               ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; framebuffer:buffer|write_address[4]                                                                                               ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.972      ;
; -0.029 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.972      ;
; -0.026 ; SPI_Module:SPI|current_state                                                                                                      ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 1.000        ; -0.036     ; 0.977      ;
; -0.025 ; framebuffer:buffer|write_address[2]                                                                                               ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.968      ;
; -0.023 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 1.000        ; -0.063     ; 0.969      ;
; -0.019 ; framebuffer:buffer|write_address[3]                                                                                               ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.962      ;
; -0.019 ; framebuffer:buffer|write_address[1]                                                                                               ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; -0.044     ; 0.962      ;
; -0.018 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.167      ;
; -0.018 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.167      ;
; -0.018 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.167      ;
; -0.018 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.167      ;
; -0.018 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.167      ;
; -0.018 ; SPI_Module:SPI|cs_record[2]                                                                                                       ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 1.000        ; 0.162      ; 1.167      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                           ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.055 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.197     ; 1.835      ;
; -0.815 ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; vga_g~reg0                        ; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.197     ; 1.595      ;
; -0.667 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.618      ;
; -0.667 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.618      ;
; -0.661 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.612      ;
; -0.660 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.611      ;
; -0.496 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.447      ;
; -0.491 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.442      ;
; -0.490 ; sync_generator:hvsync|CounterY[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.441      ;
; -0.461 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.412      ;
; -0.461 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.412      ;
; -0.455 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.406      ;
; -0.454 ; sync_generator:hvsync|CounterY[9]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.405      ;
; -0.453 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.404      ;
; -0.453 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.404      ;
; -0.450 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.401      ;
; -0.450 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.401      ;
; -0.447 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.398      ;
; -0.446 ; sync_generator:hvsync|CounterY[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.397      ;
; -0.444 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.395      ;
; -0.443 ; sync_generator:hvsync|CounterY[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.394      ;
; -0.424 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.375      ;
; -0.424 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.375      ;
; -0.418 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.369      ;
; -0.417 ; sync_generator:hvsync|CounterY[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.368      ;
; -0.409 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.360      ;
; -0.404 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.355      ;
; -0.404 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.355      ;
; -0.403 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.354      ;
; -0.402 ; sync_generator:hvsync|CounterY[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.353      ;
; -0.398 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.349      ;
; -0.397 ; sync_generator:hvsync|CounterY[4]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.348      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.383 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.335      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.334      ;
; -0.352 ; sync_generator:hvsync|CounterY[3]                                                                                                 ; sync_generator:hvsync|vga_VS      ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.304      ;
; -0.338 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.290      ;
; -0.322 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.274      ;
; -0.321 ; sync_generator:hvsync|CounterX[2]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.272      ;
; -0.314 ; sync_generator:hvsync|CounterX[1]                                                                                                 ; sync_generator:hvsync|CounterX[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.265      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.312 ; sync_generator:hvsync|CounterX[6]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.264      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.308 ; sync_generator:hvsync|CounterX[7]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.260      ;
; -0.307 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.258      ;
; -0.307 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.258      ;
; -0.301 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.252      ;
; -0.300 ; sync_generator:hvsync|CounterY[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.036     ; 1.251      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[7] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[8] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[4] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.288 ; sync_generator:hvsync|CounterX[0]                                                                                                 ; sync_generator:hvsync|CounterY[0] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.240      ;
; -0.273 ; sync_generator:hvsync|CounterX[3]                                                                                                 ; sync_generator:hvsync|CounterX[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.225      ;
; -0.269 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[1] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.221      ;
; -0.269 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[2] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.221      ;
; -0.269 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[3] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.221      ;
; -0.269 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[9] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.221      ;
; -0.269 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[5] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.221      ;
; -0.269 ; sync_generator:hvsync|CounterX[5]                                                                                                 ; sync_generator:hvsync|CounterY[6] ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 1.000        ; -0.035     ; 1.221      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                           ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.172 ; SPI_Module:SPI|input_shiftreg[6]                                                                         ; framebuffer:buffer|data[6]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.058      ; 0.314      ;
; 0.175 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; framebuffer:buffer|data[1]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.058      ; 0.317      ;
; 0.176 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; framebuffer:buffer|data[0]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.058      ; 0.318      ;
; 0.177 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; framebuffer:buffer|data[5]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.058      ; 0.319      ;
; 0.178 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; framebuffer:buffer|data[3]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.058      ; 0.320      ;
; 0.186 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[0]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|counter[15]                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; SPI_Module:SPI|current_state                                                                             ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[1]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[2]                                                                             ; SPI_Module:SPI|bitcounter[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SPI_Module:SPI|bitcounter[3]                                                                             ; SPI_Module:SPI|bitcounter[3]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; SPI_Module:SPI|input_shiftreg[3]                                                                         ; SPI_Module:SPI|input_shiftreg[4]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.316      ;
; 0.190 ; SPI_Module:SPI|input_shiftreg[5]                                                                         ; SPI_Module:SPI|input_shiftreg[6]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; SPI_Module:SPI|input_shiftreg[0]                                                                         ; SPI_Module:SPI|input_shiftreg[1]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; SPI_Module:SPI|input_shiftreg[1]                                                                         ; SPI_Module:SPI|input_shiftreg[2]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.319      ;
; 0.196 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|write_address[11]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.324      ;
; 0.237 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; framebuffer:buffer|data[2]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.058      ; 0.379      ;
; 0.248 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.225      ; 0.577      ;
; 0.248 ; SPI_Module:SPI|input_shiftreg[2]                                                                         ; SPI_Module:SPI|input_shiftreg[3]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.376      ;
; 0.256 ; framebuffer:buffer|glyph_pos_x[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.225      ; 0.585      ;
; 0.256 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; SPI_Module:SPI|input_shiftreg[5]                                                                                                  ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.384      ;
; 0.260 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.225      ; 0.589      ;
; 0.263 ; framebuffer:buffer|glyph_pos_x[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.225      ; 0.592      ;
; 0.265 ; SPI_Module:SPI|sck_record[1]                                                                             ; SPI_Module:SPI|sck_record[2]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; SPI_Module:SPI|cs_record[0]                                                                              ; SPI_Module:SPI|cs_record[1]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; sync_generator:hvsync|CounterX[2]                                                                        ; framebuffer:buffer|glyph_pos_x[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.010      ; 0.393      ;
; 0.272 ; sync_generator:hvsync|CounterX[0]                                                                        ; framebuffer:buffer|glyph_pos_x[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.010      ; 0.396      ;
; 0.277 ; sync_generator:hvsync|CounterY[2]                                                                        ; framebuffer:buffer|glyph_pos_y[2]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.011      ; 0.402      ;
; 0.278 ; framebuffer:buffer|glyph_pos_x[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.225      ; 0.607      ;
; 0.278 ; sync_generator:hvsync|CounterY[0]                                                                        ; framebuffer:buffer|glyph_pos_y[0]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.011      ; 0.403      ;
; 0.288 ; sync_generator:hvsync|CounterY[3]                                                                        ; framebuffer:buffer|glyph_pos_y[3]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.011      ; 0.413      ;
; 0.295 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|cs_record[2]                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; framebuffer:buffer|write_address[10]                                                                     ; framebuffer:buffer|write_address[10]                                                                                              ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|write_address[8]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|write_address[2]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; framebuffer:buffer|write_address[6]                                                                      ; framebuffer:buffer|write_address[6]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; framebuffer:buffer|write_address[4]                                                                      ; framebuffer:buffer|write_address[4]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|write_address[3]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; framebuffer:buffer|write_address[5]                                                                      ; framebuffer:buffer|write_address[5]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; framebuffer:buffer|write_address[9]                                                                      ; framebuffer:buffer|write_address[9]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|write_address[7]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.628      ;
; 0.302 ; sync_generator:hvsync|CounterX[1]                                                                        ; framebuffer:buffer|glyph_pos_x[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.010      ; 0.426      ;
; 0.304 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.631      ;
; 0.304 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.432      ;
; 0.305 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.632      ;
; 0.306 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.157      ; 0.597      ;
; 0.308 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.635      ;
; 0.311 ; framebuffer:buffer|glyph_pos_y[1]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.638      ;
; 0.313 ; framebuffer:buffer|glyph_pos_y[0]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.640      ;
; 0.316 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.222      ; 0.642      ;
; 0.319 ; SPI_Module:SPI|bitcounter[0]                                                                             ; SPI_Module:SPI|bitcounter[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.156      ; 0.611      ;
; 0.327 ; framebuffer:buffer|glyph_pos_y[3]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.654      ;
; 0.333 ; sync_generator:hvsync|CounterX[3]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.155      ; 0.622      ;
; 0.334 ; SPI_Module:SPI|sck_record[0]                                                                             ; SPI_Module:SPI|sck_record[1]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.037      ; 0.455      ;
; 0.340 ; framebuffer:buffer|data[5]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.025      ; 0.469      ;
; 0.340 ; SPI_Module:SPI|cs_record[1]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.460      ;
; 0.343 ; framebuffer:buffer|data[2]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.027      ; 0.474      ;
; 0.343 ; framebuffer:buffer|data[3]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.473      ;
; 0.347 ; framebuffer:buffer|data[6]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.028      ; 0.479      ;
; 0.347 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.157      ; 0.638      ;
; 0.350 ; framebuffer:buffer|data[0]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.027      ; 0.481      ;
; 0.353 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.483      ;
; 0.353 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.156      ; 0.643      ;
; 0.355 ; framebuffer:buffer|write_address[3]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.485      ;
; 0.356 ; sync_generator:hvsync|CounterY[1]                                                                        ; framebuffer:buffer|glyph_pos_y[1]                                                                                                 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.011      ; 0.481      ;
; 0.360 ; framebuffer:buffer|data[1]                                                                               ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_datain_reg0  ; clk                                    ; clk         ; 0.000        ; 0.028      ; 0.492      ;
; 0.360 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.490      ;
; 0.361 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[4] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.078      ; 0.543      ;
; 0.363 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[3] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.078      ; 0.545      ;
; 0.363 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.025      ; 0.492      ;
; 0.363 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.155      ; 0.652      ;
; 0.363 ; sync_generator:hvsync|CounterX[5]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.157      ; 0.654      ;
; 0.364 ; SPI_Module:SPI|input_shiftreg[4]                                                                         ; framebuffer:buffer|data[4]                                                                                                        ; clk                                    ; clk         ; 0.000        ; 0.035      ; 0.483      ;
; 0.364 ; framebuffer:buffer|write_address[8]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.494      ;
; 0.365 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.076      ; 0.545      ;
; 0.365 ; framebuffer:buffer|write_address[1]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.495      ;
; 0.366 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.077      ; 0.547      ;
; 0.367 ; framebuffer:buffer|write_address[0]                                                                      ; framebuffer:buffer|write_address[1]                                                                                               ; clk                                    ; clk         ; 0.000        ; 0.044      ; 0.495      ;
; 0.368 ; framebuffer:buffer|write_address[2]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.498      ;
; 0.371 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[2] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.077      ; 0.552      ;
; 0.371 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.026      ; 0.501      ;
; 0.371 ; sync_generator:hvsync|CounterX[4]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.155      ; 0.660      ;
; 0.377 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[1] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a1~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.076      ; 0.557      ;
; 0.378 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[0] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.077      ; 0.559      ;
; 0.378 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.155      ; 0.667      ;
; 0.379 ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|q_b[5] ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.079      ; 0.562      ;
; 0.380 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.025      ; 0.509      ;
; 0.381 ; sync_generator:hvsync|CounterX[6]                                                                        ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~portb_address_reg0 ; frac_clock_divider:clk_divider|clk_div ; clk         ; 0.000        ; 0.156      ; 0.671      ;
; 0.384 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a3~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.024      ; 0.512      ;
; 0.385 ; frac_clock_divider:clk_divider|counter[15]                                                               ; frac_clock_divider:clk_divider|clk_div                                                                                            ; clk                                    ; clk         ; 0.000        ; -0.155     ; 0.314      ;
; 0.393 ; framebuffer:buffer|write_address[7]                                                                      ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.023      ; 0.520      ;
; 0.399 ; SPI_Module:SPI|cs_record[2]                                                                              ; framebuffer:buffer|write_en                                                                                                       ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.519      ;
; 0.400 ; framebuffer:buffer|write_address[11]                                                                     ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.023      ; 0.527      ;
; 0.403 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|current_state                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; SPI_Module:SPI|cs_record[2]                                                                              ; SPI_Module:SPI|bitcounter[0]                                                                                                      ; clk                                    ; clk         ; 0.000        ; 0.036      ; 0.524      ;
; 0.421 ; framebuffer:buffer|write_en                                                                              ; framebuffer:buffer|twoport:textRam|altsyncram:altsyncram_component|altsyncram_6ln1:auto_generated|ram_block1a5~porta_we_reg       ; clk                                    ; clk         ; 0.000        ; 0.221      ; 0.746      ;
; 0.431 ; framebuffer:buffer|glyph_pos_y[2]                                                                        ; framebuffer:buffer|glyph_rom:glyph|altsyncram:altsyncram_component|altsyncram_gja1:auto_generated|ram_block1a0~porta_address_reg0 ; clk                                    ; clk         ; 0.000        ; 0.223      ; 0.758      ;
+-------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'frac_clock_divider:clk_divider|clk_div'                                                                                                                                          ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.303 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.423      ;
; 0.306 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.434      ;
; 0.318 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.438      ;
; 0.323 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.446      ;
; 0.420 ; sync_generator:hvsync|CounterY[9]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.540      ;
; 0.426 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.547      ;
; 0.439 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.560      ;
; 0.450 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.572      ;
; 0.455 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.578      ;
; 0.461 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.595      ;
; 0.481 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; sync_generator:hvsync|CounterY[6]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.604      ;
; 0.515 ; sync_generator:hvsync|inDisplayArea ; vga_g~reg0                          ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.636      ;
; 0.515 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.635      ;
; 0.518 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.638      ;
; 0.524 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; sync_generator:hvsync|CounterY[4]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[4]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.659      ;
; 0.556 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.677      ;
; 0.569 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.035      ; 0.688      ;
; 0.573 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.694      ;
; 0.584 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[2]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.707      ;
; 0.595 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[1]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.717      ;
; 0.600 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.721      ;
; 0.602 ; sync_generator:hvsync|CounterX[2]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.722      ;
; 0.602 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.722      ;
; 0.602 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.722      ;
; 0.604 ; sync_generator:hvsync|CounterY[3]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[6]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.725      ;
; 0.605 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.725      ;
; 0.619 ; sync_generator:hvsync|CounterX[7]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.739      ;
; 0.620 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.740      ;
; 0.631 ; sync_generator:hvsync|CounterY[5]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.753      ;
; 0.646 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.767      ;
; 0.647 ; sync_generator:hvsync|CounterX[1]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.767      ;
; 0.659 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[0]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.779      ;
; 0.659 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.779      ;
; 0.659 ; sync_generator:hvsync|CounterX[0]   ; sync_generator:hvsync|CounterX[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.779      ;
; 0.663 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.783      ;
; 0.666 ; sync_generator:hvsync|CounterY[1]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[7]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.788      ;
; 0.671 ; sync_generator:hvsync|CounterX[6]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.792      ;
; 0.671 ; sync_generator:hvsync|CounterY[0]   ; sync_generator:hvsync|CounterY[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.791      ;
; 0.672 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.793      ;
; 0.673 ; sync_generator:hvsync|CounterX[5]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.793      ;
; 0.676 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[5]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.796      ;
; 0.677 ; sync_generator:hvsync|CounterX[3]   ; sync_generator:hvsync|vga_HS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.798      ;
; 0.679 ; sync_generator:hvsync|CounterX[9]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.035      ; 0.798      ;
; 0.680 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|inDisplayArea ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.802      ;
; 0.682 ; sync_generator:hvsync|CounterY[8]   ; sync_generator:hvsync|CounterY[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.802      ;
; 0.683 ; sync_generator:hvsync|CounterY[2]   ; sync_generator:hvsync|CounterY[3]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.803      ;
; 0.685 ; sync_generator:hvsync|CounterX[4]   ; sync_generator:hvsync|CounterX[8]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.036      ; 0.805      ;
; 0.690 ; sync_generator:hvsync|CounterX[8]   ; sync_generator:hvsync|CounterX[9]   ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.037      ; 0.811      ;
; 0.704 ; sync_generator:hvsync|CounterY[7]   ; sync_generator:hvsync|vga_VS        ; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 0.000        ; 0.038      ; 0.826      ;
+-------+-------------------------------------+-------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+-----------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                   ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                        ; -4.144   ; 0.172 ; N/A      ; N/A     ; -3.201              ;
;  clk                                    ; -4.121   ; 0.172 ; N/A      ; N/A     ; -3.201              ;
;  frac_clock_divider:clk_divider|clk_div ; -4.144   ; 0.303 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                         ; -152.952 ; 0.0   ; 0.0      ; 0.0     ; -190.089            ;
;  clk                                    ; -103.369 ; 0.000 ; N/A      ; N/A     ; -154.401            ;
;  frac_clock_divider:clk_divider|clk_div ; -49.583  ; 0.000 ; N/A      ; N/A     ; -35.688             ;
+-----------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_h_sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_v_sync    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stupid_buzzer ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mosi                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cs                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sck                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_h_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_v_sync    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_r         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; stupid_buzzer ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 321      ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; clk                                    ; 571      ; 0        ; 0        ; 0        ;
; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 3        ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 319      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; clk                                    ; clk                                    ; 321      ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; clk                                    ; 571      ; 0        ; 0        ; 0        ;
; clk                                    ; frac_clock_divider:clk_divider|clk_div ; 3        ; 0        ; 0        ; 0        ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; 319      ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                 ;
+----------------------------------------+----------------------------------------+------+-------------+
; Target                                 ; Clock                                  ; Type ; Status      ;
+----------------------------------------+----------------------------------------+------+-------------+
; clk                                    ; clk                                    ; Base ; Constrained ;
; frac_clock_divider:clk_divider|clk_div ; frac_clock_divider:clk_divider|clk_div ; Base ; Constrained ;
+----------------------------------------+----------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cs         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_h_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_v_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cs         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mosi       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sck        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; vga_g       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_h_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_v_sync  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 18 15:02:34 2020
Info: Command: quartus_sta ESSA_Assignment -c ESSA_Assignment
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ESSA_Assignment.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name frac_clock_divider:clk_divider|clk_div frac_clock_divider:clk_divider|clk_div
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.144             -49.583 frac_clock_divider:clk_divider|clk_div 
    Info (332119):    -4.121            -103.369 clk 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 clk 
    Info (332119):     0.751               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -154.401 clk 
    Info (332119):    -1.487             -35.688 frac_clock_divider:clk_divider|clk_div 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.727             -44.320 frac_clock_divider:clk_divider|clk_div 
    Info (332119):    -3.700             -90.750 clk 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 clk 
    Info (332119):     0.703               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -154.401 clk 
    Info (332119):    -1.487             -35.688 frac_clock_divider:clk_divider|clk_div 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.221             -11.447 clk 
    Info (332119):    -1.055              -7.607 frac_clock_divider:clk_divider|clk_div 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk 
    Info (332119):     0.303               0.000 frac_clock_divider:clk_divider|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -82.983 clk 
    Info (332119):    -1.000             -24.000 frac_clock_divider:clk_divider|clk_div 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Sun Oct 18 15:02:36 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


