`include "lib/defines.vh"
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/06/25 13:51:28
// Design Name: 
// Module Name: div
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module div(
	input wire rst,							//å¤ä½
	input wire clk,							//æ—¶é’Ÿ
	input wire signed_div_i,						//æ˜¯å¦ä¸ºæœ‰ç¬¦å·é™¤æ³•è¿ç®—ï¼?1ä½æœ‰ç¬¦å·
	input wire[31:0] opdata1_i,				//è¢«é™¤æ•?
	input wire[31:0] opdata2_i,				//é™¤æ•°
	input wire start_i,						//æ˜¯å¦å¼?å§‹é™¤æ³•è¿ç®?
	input wire annul_i,						//æ˜¯å¦å–æ¶ˆé™¤æ³•è¿ç®—ï¼?1ä½å–æ¶?
	output reg[63:0] result_o,				//é™¤æ³•è¿ç®—ç»“æœ
	output reg ready_o						//é™¤æ³•è¿ç®—æ˜¯å¦ç»“æŸ
	
);
	
	wire [32:0] div_temp;
	reg [5:0] cnt;							//è®°å½•è¯•å•†æ³•è¿›è¡Œäº†å‡ è½®
	reg[64:0] dividend;						//ä½?32ä½ä¿å­˜é™¤æ•°ã?ä¸­é—´ç»“æœï¼Œç¬¬kæ¬¡è¿­ä»£ç»“æŸçš„æ—¶å?™dividend[k:0]ä¿å­˜çš„å°±æ˜¯å½“å‰å¾—åˆ°çš„ä¸­é—´ç»“æœï¼?
											//dividend[31:k+1]ä¿å­˜çš„æ˜¯è¢«é™¤æ•°æ²¡æœ‰å‚ä¸è¿ç®—çš„éƒ¨åˆ†ï¼Œdividend[63:32]æ˜¯æ¯æ¬¡è¿­ä»£æ—¶çš„è¢«å‡æ•°
	reg [1:0] state;						//é™¤æ³•å™¨å¤„äºçš„çŠ¶æ??	
	reg[31:0] divisor;
	reg[31:0] temp_op1;
	reg[31:0] temp_op2;
	
	assign div_temp = {1'b0, dividend[63: 32]} - {1'b0, divisor};
	
	
	always @ (posedge clk) begin
		if (rst) begin
			state <= `DivFree;
			result_o <= {`ZeroWord,`ZeroWord};
			ready_o <= `DivResultNotReady;
		end else begin
			case(state)
			
				`DivFree: begin			//é™¤æ³•å™¨ç©ºé—?
					if (start_i == `DivStart && annul_i == 1'b0) begin
						if(opdata2_i == `ZeroWord) begin			//å¦‚æœé™¤æ•°ä¸?0
							state <= `DivByZero;
						end else begin
							state <= `DivOn;					//é™¤æ•°ä¸ä¸º0
							cnt <= 6'b000000;
							if(signed_div_i == 1'b1 && opdata1_i[31] == 1'b1) begin			//è¢«é™¤æ•°ä¸ºè´Ÿæ•°
								temp_op1 = ~opdata1_i + 1;
							end else begin
								temp_op1 = opdata1_i;
							end
							if (signed_div_i == 1'b1 && opdata2_i[31] == 1'b1 ) begin			//é™¤æ•°ä¸ºè´Ÿæ•?
								temp_op2 = ~opdata2_i + 1;
							end else begin
								temp_op2 = opdata2_i;
							end
							dividend <= {`ZeroWord, `ZeroWord};
							dividend[32: 1] <= temp_op1;
							divisor <= temp_op2;
						end
					end else begin
						ready_o <= `DivResultNotReady;
						result_o <= {`ZeroWord, `ZeroWord};
					end
				end
				
				`DivByZero: begin			//é™¤æ•°ä¸?0
					dividend <= {`ZeroWord, `ZeroWord};
					state <= `DivEnd;
				end
				
				`DivOn: begin				//é™¤æ•°ä¸ä¸º0
					if(annul_i == 1'b0) begin			//è¿›è¡Œé™¤æ³•è¿ç®—
						if(cnt != 6'b100000) begin
							if (div_temp[32] == 1'b1) begin
								dividend <= {dividend[63:0],1'b0};
							end else begin
								dividend <= {div_temp[31:0],dividend[31:0], 1'b1};
							end
							cnt <= cnt +1;		//é™¤æ³•è¿ç®—æ¬¡æ•°
						end	else begin
							if ((signed_div_i == 1'b1) && ((opdata1_i[31] ^ opdata2_i[31]) == 1'b1)) begin
								dividend[31:0] <= (~dividend[31:0] + 1);
							end
							if ((signed_div_i == 1'b1) && ((opdata1_i[31] ^ dividend[64]) == 1'b1)) begin
								dividend[64:33] <= (~dividend[64:33] + 1);
							end
							state <= `DivEnd;
							cnt <= 6'b000000;
						end
					end else begin	
						state <= `DivFree;
					end
				end
				
				`DivEnd: begin			//é™¤æ³•ç»“æŸ
					result_o <= {dividend[64:33], dividend[31:0]};
					ready_o <= `DivResultReady;
					if (start_i == `DivStop) begin
						state <= `DivFree;
						ready_o <= `DivResultNotReady;
						result_o <= {`ZeroWord, `ZeroWord};
					end
				end
				
			endcase
		end
	end


endmodule