dist_mem_gen_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../Assignment 3.gen/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0_sim_netlist.vhdl,
