D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1   -part GW1N_1  -package QFN48  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\synlog\report\CPU_gowin_project_fpga_mapper.xml -merge_inferred_clocks 0  -implementation  rev_1  -flow mapping  -multisrs  -ovm  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\CPU_gowin_project.vm   -autoconstraint  -freq 100.000   D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\synwork\CPU_gowin_project_prem.srd  -sap  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\CPU_gowin_project.sap  -otap  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\CPU_gowin_project.tap  -omap  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\CPU_gowin_project.map  -devicelib  "D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\generic\gw1n.v"  -ologparam  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\syntmp\CPU_gowin_project.plg  -osyn  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\CPU_gowin_project.srm  -prjdir  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\  -prjname  CPU_gowin_project  -log  D:\Libraries\Documents\FPGA\FPGA\CPU\CPU_gowin_project\impl\synthesize\rev_1\synlog\CPU_gowin_project_fpga_mapper.srr  -sn  2019.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_1 -package QFN48 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\CPU_gowin_project_fpga_mapper.xml -merge_inferred_clocks 0 -implementation rev_1 -flow mapping -multisrs -ovm ..\CPU_gowin_project.vm -autoconstraint -freq 100.000 ..\synwork\CPU_gowin_project_prem.srd -sap ..\CPU_gowin_project.sap -otap ..\CPU_gowin_project.tap -omap ..\CPU_gowin_project.map -devicelib "D:\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\generic\gw1n.v" -ologparam CPU_gowin_project.plg -osyn ..\CPU_gowin_project.srm -prjdir ..\..\ -prjname CPU_gowin_project -log ..\synlog\CPU_gowin_project_fpga_mapper.srr -sn 2019.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:..\CPU_gowin_project.vm|io:o|time:1589687334|size:3979|exec:0|csum:
file:..\synwork\CPU_gowin_project_prem.srd|io:i|time:1589687329|size:2910|exec:0|csum:F0FDFA9748E14BD06DE3E316A021E2B3
file:..\CPU_gowin_project.sap|io:o|time:1589687330|size:482|exec:0|csum:
file:..\CPU_gowin_project.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\CPU_gowin_project.map|io:o|time:1589687335|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1582921032|size:163365|exec:0|csum:72413FD6C24A44A1AD96655FFF460C2D
file:CPU_gowin_project.plg|io:o|time:1589687335|size:495|exec:0|csum:
file:..\CPU_gowin_project.srm|io:o|time:1589687333|size:5847|exec:0|csum:
file:..\synlog\CPU_gowin_project_fpga_mapper.srr|io:o|time:1589687335|size:7945|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Program Files\Gowin\Gowin_V1.9.5.01Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1583356322|size:41925120|exec:1|csum:F16849560D7337BE2F854162B25FBD4B
