============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 15:48:36 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(180)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 605 instances
RUN-0007 : 281 luts, 218 seqs, 52 mslices, 26 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 804 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 507 nets have 2 pins
RUN-1001 : 216 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     159     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     53      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   4   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 603 instances, 281 luts, 218 seqs, 78 slices, 11 macros(78 instances: 52 mslices 26 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192934
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 603.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 116235, overlap = 18
PHY-3002 : Step(2): len = 86935.2, overlap = 18
PHY-3002 : Step(3): len = 62918.3, overlap = 18
PHY-3002 : Step(4): len = 48894.6, overlap = 18
PHY-3002 : Step(5): len = 43811.4, overlap = 18
PHY-3002 : Step(6): len = 40455.7, overlap = 18
PHY-3002 : Step(7): len = 35721.8, overlap = 18
PHY-3002 : Step(8): len = 31978.8, overlap = 18
PHY-3002 : Step(9): len = 30002.7, overlap = 18
PHY-3002 : Step(10): len = 28254.2, overlap = 18
PHY-3002 : Step(11): len = 26172.7, overlap = 18
PHY-3002 : Step(12): len = 24622.5, overlap = 18
PHY-3002 : Step(13): len = 23198.3, overlap = 18
PHY-3002 : Step(14): len = 22795.3, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.67869e-06
PHY-3002 : Step(15): len = 23841, overlap = 18
PHY-3002 : Step(16): len = 24184.6, overlap = 18
PHY-3002 : Step(17): len = 24603.2, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.13574e-05
PHY-3002 : Step(18): len = 25298.7, overlap = 18
PHY-3002 : Step(19): len = 25354.8, overlap = 18
PHY-3002 : Step(20): len = 25354.7, overlap = 18
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.27147e-05
PHY-3002 : Step(21): len = 27584.6, overlap = 18
PHY-3002 : Step(22): len = 27871.2, overlap = 18
PHY-3002 : Step(23): len = 26887.1, overlap = 18
PHY-3002 : Step(24): len = 26633.3, overlap = 18
PHY-3002 : Step(25): len = 26112.4, overlap = 18
PHY-3002 : Step(26): len = 26265.8, overlap = 18
PHY-3002 : Step(27): len = 26736.5, overlap = 18
PHY-3002 : Step(28): len = 26760.2, overlap = 18
PHY-3002 : Step(29): len = 26736, overlap = 18
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.54295e-05
PHY-3002 : Step(30): len = 27421.2, overlap = 18
PHY-3002 : Step(31): len = 27529.6, overlap = 18
PHY-3002 : Step(32): len = 27628.6, overlap = 18
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.0859e-05
PHY-3002 : Step(33): len = 28073.5, overlap = 18
PHY-3002 : Step(34): len = 28141.4, overlap = 18
PHY-3002 : Step(35): len = 28017.6, overlap = 18
PHY-3002 : Step(36): len = 28043.9, overlap = 18
PHY-3002 : Step(37): len = 27662.9, overlap = 18
PHY-3002 : Step(38): len = 27648.6, overlap = 18
PHY-3002 : Step(39): len = 27645.6, overlap = 18
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000181718
PHY-3002 : Step(40): len = 27840.2, overlap = 18
PHY-3002 : Step(41): len = 27841.5, overlap = 18
PHY-3002 : Step(42): len = 27839.5, overlap = 18
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000363436
PHY-3002 : Step(43): len = 27918, overlap = 18
PHY-3002 : Step(44): len = 61613.4, overlap = 18
PHY-3002 : Step(45): len = 61613.4, overlap = 18
PHY-3002 : Step(46): len = 60460.8, overlap = 9
PHY-3002 : Step(47): len = 61194.6, overlap = 18
PHY-3002 : Step(48): len = 57850.7, overlap = 9
PHY-3002 : Step(49): len = 56093.8, overlap = 4.5
PHY-3002 : Step(50): len = 55337.9, overlap = 4.5
PHY-3002 : Step(51): len = 52515.7, overlap = 13.5
PHY-3002 : Step(52): len = 51742, overlap = 13.5
PHY-3002 : Step(53): len = 51737.6, overlap = 9
PHY-3002 : Step(54): len = 50713.8, overlap = 4.5
PHY-3002 : Step(55): len = 49892.2, overlap = 9
PHY-3002 : Step(56): len = 49797.3, overlap = 9
PHY-3002 : Step(57): len = 49599.1, overlap = 13.5
PHY-3002 : Step(58): len = 49331.2, overlap = 9
PHY-3002 : Step(59): len = 49196.2, overlap = 9
PHY-3002 : Step(60): len = 49199.1, overlap = 9
PHY-3002 : Step(61): len = 49156.1, overlap = 9
PHY-3002 : Step(62): len = 48948.5, overlap = 9
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000726872
PHY-3002 : Step(63): len = 49109.4, overlap = 9
PHY-3002 : Step(64): len = 49162.7, overlap = 9
PHY-3002 : Step(65): len = 49081.4, overlap = 9
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00145374
PHY-3002 : Step(66): len = 49105.3, overlap = 4.5
PHY-3002 : Step(67): len = 49129.4, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(68): len = 46399.5, overlap = 3.4375
PHY-3002 : Step(69): len = 46551.3, overlap = 3.09375
PHY-3002 : Step(70): len = 42999.1, overlap = 3.03125
PHY-3002 : Step(71): len = 42939, overlap = 2.84375
PHY-3002 : Step(72): len = 42651.3, overlap = 2.6875
PHY-3002 : Step(73): len = 42878.6, overlap = 2.34375
PHY-3002 : Step(74): len = 42246.7, overlap = 1
PHY-3002 : Step(75): len = 41373, overlap = 0.65625
PHY-3002 : Step(76): len = 40030.6, overlap = 0.0625
PHY-3002 : Step(77): len = 40050, overlap = 0.875
PHY-3002 : Step(78): len = 39486.5, overlap = 0.5
PHY-3002 : Step(79): len = 39072.5, overlap = 0
PHY-3002 : Step(80): len = 38767.8, overlap = 0
PHY-3002 : Step(81): len = 38918.4, overlap = 0
PHY-3002 : Step(82): len = 38445.2, overlap = 0
PHY-3002 : Step(83): len = 38479.5, overlap = 0
PHY-3002 : Step(84): len = 38414.8, overlap = 0.75
PHY-3002 : Step(85): len = 38020.8, overlap = 0.25
PHY-3002 : Step(86): len = 37582.2, overlap = 0.25
PHY-3002 : Step(87): len = 37536.6, overlap = 0.25
PHY-3002 : Step(88): len = 37115.2, overlap = 2.9375
PHY-3002 : Step(89): len = 37116.8, overlap = 6
PHY-3002 : Step(90): len = 37140.9, overlap = 6.71875
PHY-3002 : Step(91): len = 36830.6, overlap = 6.375
PHY-3002 : Step(92): len = 36639.3, overlap = 6.28125
PHY-3002 : Step(93): len = 36657.1, overlap = 5.40625
PHY-3002 : Step(94): len = 36498.1, overlap = 3.9375
PHY-3002 : Step(95): len = 36554.3, overlap = 3.875
PHY-3002 : Step(96): len = 36466, overlap = 3.125
PHY-3002 : Step(97): len = 36530.6, overlap = 2.5
PHY-3002 : Step(98): len = 36282.2, overlap = 0.75
PHY-3002 : Step(99): len = 36346.5, overlap = 0.75
PHY-3002 : Step(100): len = 36260.4, overlap = 1.125
PHY-3002 : Step(101): len = 36256.7, overlap = 3.5625
PHY-3002 : Step(102): len = 36276.7, overlap = 3.75
PHY-3002 : Step(103): len = 36174.3, overlap = 6.59375
PHY-3002 : Step(104): len = 36278.4, overlap = 6.9375
PHY-3002 : Step(105): len = 36300.9, overlap = 2.75
PHY-3002 : Step(106): len = 36322.5, overlap = 0.53125
PHY-3002 : Step(107): len = 36079.2, overlap = 1.25
PHY-3002 : Step(108): len = 35813.2, overlap = 3.875
PHY-3002 : Step(109): len = 35883.4, overlap = 4.375
PHY-3002 : Step(110): len = 35849.7, overlap = 2.21875
PHY-3002 : Step(111): len = 35884.8, overlap = 0.0625
PHY-3002 : Step(112): len = 35797.5, overlap = 1.90625
PHY-3002 : Step(113): len = 35750.3, overlap = 5.5
PHY-3002 : Step(114): len = 35564.3, overlap = 4.46875
PHY-3002 : Step(115): len = 35470.5, overlap = 3.5625
PHY-3002 : Step(116): len = 35358.6, overlap = 3.125
PHY-3002 : Step(117): len = 35158, overlap = 2.90625
PHY-3002 : Step(118): len = 35182.2, overlap = 3.28125
PHY-3002 : Step(119): len = 35040.8, overlap = 3.375
PHY-3002 : Step(120): len = 35040.8, overlap = 3.375
PHY-3002 : Step(121): len = 34998, overlap = 3.34375
PHY-3002 : Step(122): len = 34998, overlap = 3.34375
PHY-3002 : Step(123): len = 34888.3, overlap = 3.34375
PHY-3002 : Step(124): len = 34888.3, overlap = 3.34375
PHY-3002 : Step(125): len = 34898.9, overlap = 2.96875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.6821e-05
PHY-3002 : Step(126): len = 35326.9, overlap = 18.0312
PHY-3002 : Step(127): len = 35392.7, overlap = 17.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000113642
PHY-3002 : Step(128): len = 35493.1, overlap = 16.8125
PHY-3002 : Step(129): len = 35493.1, overlap = 16.8125
PHY-3002 : Step(130): len = 35219.5, overlap = 15.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000227284
PHY-3002 : Step(131): len = 35296.1, overlap = 11.8125
PHY-3002 : Step(132): len = 35296.1, overlap = 11.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 38.28 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/804.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40816, over cnt = 63(0%), over = 272, worst = 17
PHY-1001 : End global iterations;  0.060618s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.03, top5 = 12.41, top10 = 7.61, top15 = 5.52.
PHY-1001 : End incremental global routing;  0.122397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2956, tnet num: 802, tinst num: 603, tnode num: 3801, tedge num: 4841.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.179913s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (86.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.314079s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (64.7%)

OPT-1001 : Current memory(MB): used = 178, reserve = 150, peak = 178.
OPT-1001 : End physical optimization;  0.323682s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (62.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 281 LUT to BLE ...
SYN-4008 : Packed 281 LUT and 159 SEQ to BLE.
SYN-4003 : Packing 59 remaining SEQ's ...
SYN-4005 : Packed 48 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 292/532 primitive instances ...
PHY-3001 : End packing;  0.023527s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 274 instances
RUN-1001 : 123 mslices, 123 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 649 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 340 nets have 2 pins
RUN-1001 : 223 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 272 instances, 246 slices, 11 macros(78 instances: 52 mslices 26 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 35477.6, Over = 16.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83398e-05
PHY-3002 : Step(133): len = 35261.9, overlap = 15.25
PHY-3002 : Step(134): len = 35293.6, overlap = 15.25
PHY-3002 : Step(135): len = 35230.9, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.66795e-05
PHY-3002 : Step(136): len = 35301.2, overlap = 17
PHY-3002 : Step(137): len = 35402.1, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113359
PHY-3002 : Step(138): len = 35641, overlap = 15
PHY-3002 : Step(139): len = 35765.9, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091128s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 42388.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(140): len = 38029.8, overlap = 5
PHY-3002 : Step(141): len = 36419.7, overlap = 9.5
PHY-3002 : Step(142): len = 35907.9, overlap = 11
PHY-3002 : Step(143): len = 35778.6, overlap = 10.5
PHY-3002 : Step(144): len = 35695.1, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101714
PHY-3002 : Step(145): len = 35586.3, overlap = 9.5
PHY-3002 : Step(146): len = 35617.3, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203428
PHY-3002 : Step(147): len = 35687.4, overlap = 8.25
PHY-3002 : Step(148): len = 35735.6, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004696s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 39276.5, Over = 0
PHY-3001 : End spreading;  0.003771s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 39276.5, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/649.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45048, over cnt = 68(0%), over = 107, worst = 5
PHY-1002 : len = 45512, over cnt = 35(0%), over = 45, worst = 3
PHY-1002 : len = 45992, over cnt = 3(0%), over = 7, worst = 3
PHY-1002 : len = 45992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 46008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125460s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.53, top5 = 14.15, top10 = 9.01, top15 = 6.50.
PHY-1001 : End incremental global routing;  0.186729s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (25.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2519, tnet num: 647, tinst num: 272, tnode num: 3177, tedge num: 4375.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.155947s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.353080s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (57.5%)

OPT-1001 : Current memory(MB): used = 181, reserve = 152, peak = 181.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 528/649.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 24.53, top5 = 14.15, top10 = 9.01, top15 = 6.50.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.425766s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (62.4%)

RUN-1003 : finish command "place" in  6.094860s wall, 0.968750s user + 0.750000s system = 1.718750s CPU (28.2%)

RUN-1004 : used memory is 164 MB, reserved memory is 137 MB, peak memory is 181 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 274 instances
RUN-1001 : 123 mslices, 123 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 649 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 340 nets have 2 pins
RUN-1001 : 223 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2519, tnet num: 647, tinst num: 272, tnode num: 3177, tedge num: 4375.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 123 mslices, 123 lslices, 18 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 647 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 342 clock pins, and constraint 658 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44224, over cnt = 63(0%), over = 105, worst = 5
PHY-1002 : len = 44672, over cnt = 36(0%), over = 45, worst = 3
PHY-1002 : len = 45168, over cnt = 3(0%), over = 7, worst = 3
PHY-1002 : len = 45184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114584s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.17, top5 = 14.24, top10 = 9.11, top15 = 6.53.
PHY-1001 : End global routing;  0.170905s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 206, reserve = 178, peak = 220.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 474, reserve = 450, peak = 474.
PHY-1001 : End build detailed router design. 4.498449s wall, 3.593750s user + 0.265625s system = 3.859375s CPU (85.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 15264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.242420s wall, 0.921875s user + 0.093750s system = 1.015625s CPU (81.7%)

PHY-1001 : Current memory(MB): used = 506, reserve = 483, peak = 506.
PHY-1001 : End phase 1; 1.254698s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (82.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 116512, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 506, reserve = 483, peak = 506.
PHY-1001 : End initial routed; 8.349818s wall, 7.078125s user + 0.031250s system = 7.109375s CPU (85.1%)

PHY-1001 : Current memory(MB): used = 506, reserve = 483, peak = 506.
PHY-1001 : End phase 2; 8.349900s wall, 7.078125s user + 0.031250s system = 7.109375s CPU (85.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 116536, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.027162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 116544, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.022990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.137623s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.8%)

PHY-1001 : Current memory(MB): used = 517, reserve = 493, peak = 517.
PHY-1001 : End phase 3; 0.309485s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (65.6%)

PHY-1003 : Routed, final wirelength = 116544
PHY-1001 : Current memory(MB): used = 517, reserve = 494, peak = 517.
PHY-1001 : End export database. 0.013901s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.4%)

PHY-1001 : End detail routing;  14.678059s wall, 12.046875s user + 0.390625s system = 12.437500s CPU (84.7%)

RUN-1003 : finish command "route" in  15.096806s wall, 12.359375s user + 0.390625s system = 12.750000s CPU (84.5%)

RUN-1004 : used memory is 453 MB, reserved memory is 429 MB, peak memory is 517 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      453   out of  19600    2.31%
#reg                      237   out of  19600    1.21%
#le                       464
  #lut only               227   out of    464   48.92%
  #reg only                11   out of    464    2.37%
  #lut&reg                226   out of    464   48.71%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                     Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2    147
#2        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di            17
#3        adc/clk_adc                          GCLK               lslice             type/sel1_syn_35.q0        8
#4        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0    0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A           N/A        NONE    
  data_in[7]      INPUT        P31        LVCMOS25          N/A           N/A        IREG    
  data_in[6]      INPUT        P14        LVCMOS25          N/A           N/A        IREG    
  data_in[5]      INPUT        P39        LVCMOS25          N/A           N/A        IREG    
  data_in[4]      INPUT        P50        LVCMOS25          N/A           N/A        IREG    
  data_in[3]      INPUT         P8        LVCMOS25          N/A           N/A        IREG    
  data_in[2]      INPUT         P4        LVCMOS25          N/A           N/A        IREG    
  data_in[1]      INPUT        P83        LVCMOS25          N/A           N/A        IREG    
  data_in[0]      INPUT        P59        LVCMOS25          N/A           N/A        IREG    
     eoc          INPUT        P69        LVCMOS25          N/A           N/A        NONE    
    key_in        INPUT        P57        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P42        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P86        LVCMOS25          N/A           N/A        IREG    
   adc_clk       OUTPUT        P23        LVCMOS25           8            N/A        OREG    
     ale         OUTPUT        P30        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P32        LVCMOS25           8            N/A        OREG    
    start        OUTPUT         P5        LVCMOS25           8            N/A        OREG    
   uart_txd      OUTPUT        P60        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |464    |375     |78      |252     |4       |0       |
|  adc          |adc_ctrl       |35     |29      |6       |17      |0       |0       |
|  anjian_list  |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list    |fifo_ctrl      |138    |90      |44      |60      |4       |0       |
|    fifo_list  |fifo           |110    |70      |36      |49      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  pll_list     |pll            |0      |0       |0       |0       |0       |0       |
|  rx           |uart_rx        |55     |48      |6       |35      |0       |0       |
|  tx           |uart_tx        |81     |69      |8       |37      |0       |0       |
|  type         |type_choice    |111    |103     |8       |63      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       321   
    #2         2       157   
    #3         3        43   
    #4         4        23   
    #5        5-10      57   
    #6       11-50      15   
    #7       51-100     1    
  Average     2.69           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 4e18a74e95229f4ace2f7cb8045a3d17dbd7d10503a66d0d331cc44b1fef5f8e -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 272
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 649, pip num: 6508
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1243 valid insts, and 17811 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.171185s wall, 11.703125s user + 0.093750s system = 11.796875s CPU (543.3%)

RUN-1004 : used memory is 455 MB, reserved memory is 429 MB, peak memory is 655 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_154836.log"
