
CSTR_3AGE1_Ghofrane_Esra.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000019bc  0800bc08  0800bc08  0000cc08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5c4  0800d5c4  0000f1f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d5c4  0800d5c4  0000e5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d5cc  0800d5cc  0000f1f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d5cc  0800d5cc  0000e5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d5d0  0800d5d0  0000e5d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800d5d4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1f0  2**0
                  CONTENTS
 10 .bss          00005164  200001f0  200001f0  0000f1f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20005354  20005354  0000f1f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001511c  00000000  00000000  0000f220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034fc  00000000  00000000  0002433c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001298  00000000  00000000  00027838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e39  00000000  00000000  00028ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004faf  00000000  00000000  00029909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016365  00000000  00000000  0002e8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd01f  00000000  00000000  00044c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121c3c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ee0  00000000  00000000  00121c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  00127b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bbec 	.word	0x0800bbec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800bbec 	.word	0x0800bbec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b0aa      	sub	sp, #168	@ 0xa8
 8000ed8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eda:	f001 fdbb 	bl	8002a54 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ede:	f000 f965 	bl	80011ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee2:	f000 fa6d 	bl	80013c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ee6:	f000 fa4b 	bl	8001380 <MX_DMA_Init>
  MX_I2C1_Init();
 8000eea:	f000 fa1b 	bl	8001324 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000eee:	f000 f9c7 	bl	8001280 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8000ef2:	f001 f855 	bl	8001fa0 <ssd1306_Init>
  HAL_Delay(100);
 8000ef6:	2064      	movs	r0, #100	@ 0x64
 8000ef8:	f001 fe1e 	bl	8002b38 <HAL_Delay>


  for(int beat = 0; beat < 2; beat++) {
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000f02:	e032      	b.n	8000f6a <main+0x96>
    ssd1306_Fill(Black);
 8000f04:	2000      	movs	r0, #0
 8000f06:	f001 f8b5 	bl	8002074 <ssd1306_Fill>


    if(beat % 2 == 0) {
 8000f0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d10a      	bne.n	8000f2c <main+0x58>

      ssd1306_DrawBitmap(52, 20, heart_large_24x24, 24, 24, White);
 8000f16:	2301      	movs	r3, #1
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	2318      	movs	r3, #24
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2318      	movs	r3, #24
 8000f20:	4a88      	ldr	r2, [pc, #544]	@ (8001144 <main+0x270>)
 8000f22:	2114      	movs	r1, #20
 8000f24:	2034      	movs	r0, #52	@ 0x34
 8000f26:	f001 fae8 	bl	80024fa <ssd1306_DrawBitmap>
 8000f2a:	e013      	b.n	8000f54 <main+0x80>
    } else {

      ssd1306_DrawBitmap(51, 19, heart_large_24x24, 24, 24, White);
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	2318      	movs	r3, #24
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2318      	movs	r3, #24
 8000f36:	4a83      	ldr	r2, [pc, #524]	@ (8001144 <main+0x270>)
 8000f38:	2113      	movs	r1, #19
 8000f3a:	2033      	movs	r0, #51	@ 0x33
 8000f3c:	f001 fadd 	bl	80024fa <ssd1306_DrawBitmap>
      ssd1306_DrawBitmap(52, 20, heart_large_24x24, 24, 24, White);
 8000f40:	2301      	movs	r3, #1
 8000f42:	9301      	str	r3, [sp, #4]
 8000f44:	2318      	movs	r3, #24
 8000f46:	9300      	str	r3, [sp, #0]
 8000f48:	2318      	movs	r3, #24
 8000f4a:	4a7e      	ldr	r2, [pc, #504]	@ (8001144 <main+0x270>)
 8000f4c:	2114      	movs	r1, #20
 8000f4e:	2034      	movs	r0, #52	@ 0x34
 8000f50:	f001 fad3 	bl	80024fa <ssd1306_DrawBitmap>
    }

    ssd1306_UpdateScreen();
 8000f54:	f001 f8a6 	bl	80020a4 <ssd1306_UpdateScreen>
    HAL_Delay(300);
 8000f58:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000f5c:	f001 fdec 	bl	8002b38 <HAL_Delay>
  for(int beat = 0; beat < 2; beat++) {
 8000f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000f64:	3301      	adds	r3, #1
 8000f66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000f6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	ddc8      	ble.n	8000f04 <main+0x30>
  }

  HAL_Delay(400);
 8000f72:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000f76:	f001 fddf 	bl	8002b38 <HAL_Delay>

  ssd1306_Fill(Black);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f001 f87a 	bl	8002074 <ssd1306_Fill>

  ssd1306_DrawBitmap(7, 5, heart_icon_16x16, 16, 16, White);
 8000f80:	2301      	movs	r3, #1
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	2310      	movs	r3, #16
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2310      	movs	r3, #16
 8000f8a:	4a6f      	ldr	r2, [pc, #444]	@ (8001148 <main+0x274>)
 8000f8c:	2105      	movs	r1, #5
 8000f8e:	2007      	movs	r0, #7
 8000f90:	f001 fab3 	bl	80024fa <ssd1306_DrawBitmap>

  ssd1306_SetCursor(32, 5);
 8000f94:	2105      	movs	r1, #5
 8000f96:	2020      	movs	r0, #32
 8000f98:	f001 f9b8 	bl	800230c <ssd1306_SetCursor>
  ssd1306_WriteString("ECG", Font_11x18, White);
 8000f9c:	4b6b      	ldr	r3, [pc, #428]	@ (800114c <main+0x278>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	9200      	str	r2, [sp, #0]
 8000fa2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa4:	486a      	ldr	r0, [pc, #424]	@ (8001150 <main+0x27c>)
 8000fa6:	f001 f98b 	bl	80022c0 <ssd1306_WriteString>
  ssd1306_SetCursor(8, 24);
 8000faa:	2118      	movs	r1, #24
 8000fac:	2008      	movs	r0, #8
 8000fae:	f001 f9ad 	bl	800230c <ssd1306_SetCursor>
  ssd1306_WriteString("MONITOR", Font_11x18, White);
 8000fb2:	4b66      	ldr	r3, [pc, #408]	@ (800114c <main+0x278>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	9200      	str	r2, [sp, #0]
 8000fb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fba:	4866      	ldr	r0, [pc, #408]	@ (8001154 <main+0x280>)
 8000fbc:	f001 f980 	bl	80022c0 <ssd1306_WriteString>

  for(int x = 0; x < 128; x += 2) {
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000fc6:	e00c      	b.n	8000fe2 <main+0x10e>
    ssd1306_DrawPixel(x, 44, White);
 8000fc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2201      	movs	r2, #1
 8000fd0:	212c      	movs	r1, #44	@ 0x2c
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f001 f88e 	bl	80020f4 <ssd1306_DrawPixel>
  for(int x = 0; x < 128; x += 2) {
 8000fd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fdc:	3302      	adds	r3, #2
 8000fde:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000fe2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fe6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fe8:	ddee      	ble.n	8000fc8 <main+0xf4>
  }

  ssd1306_SetCursor(4, 48);
 8000fea:	2130      	movs	r1, #48	@ 0x30
 8000fec:	2004      	movs	r0, #4
 8000fee:	f001 f98d 	bl	800230c <ssd1306_SetCursor>
  ssd1306_WriteString("Ghofrane & Esra", Font_7x10, White);
 8000ff2:	4b59      	ldr	r3, [pc, #356]	@ (8001158 <main+0x284>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	9200      	str	r2, [sp, #0]
 8000ff8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ffa:	4858      	ldr	r0, [pc, #352]	@ (800115c <main+0x288>)
 8000ffc:	f001 f960 	bl	80022c0 <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8001000:	f001 f850 	bl	80020a4 <ssd1306_UpdateScreen>
  HAL_Delay(2500);
 8001004:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001008:	f001 fd96 	bl	8002b38 <HAL_Delay>

  // Clear screen before starting signal display
  ssd1306_Fill(Black);
 800100c:	2000      	movs	r0, #0
 800100e:	f001 f831 	bl	8002074 <ssd1306_Fill>
  ssd1306_UpdateScreen();
 8001012:	f001 f847 	bl	80020a4 <ssd1306_UpdateScreen>

  for(int i = 0; i < 128; i++) {
 8001016:	2300      	movs	r3, #0
 8001018:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800101c:	e00a      	b.n	8001034 <main+0x160>
     ecg_data.waveform[i] = ECG_BASELINE;
 800101e:	4a50      	ldr	r2, [pc, #320]	@ (8001160 <main+0x28c>)
 8001020:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001024:	2126      	movs	r1, #38	@ 0x26
 8001026:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i = 0; i < 128; i++) {
 800102a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800102e:	3301      	adds	r3, #1
 8001030:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001034:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001038:	2b7f      	cmp	r3, #127	@ 0x7f
 800103a:	ddf0      	ble.n	800101e <main+0x14a>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800103c:	f004 f952 	bl	80052e4 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  ECG_Data_MutexHandle = osMutexNew(NULL);
 8001040:	2000      	movs	r0, #0
 8001042:	f004 fa5b 	bl	80054fc <osMutexNew>
 8001046:	4603      	mov	r3, r0
 8001048:	4a46      	ldr	r2, [pc, #280]	@ (8001164 <main+0x290>)
 800104a:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  Display_SemaphoreHandle = osSemaphoreNew(1, 0, NULL);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2001      	movs	r0, #1
 8001052:	f004 fb61 	bl	8005718 <osSemaphoreNew>
 8001056:	4603      	mov	r3, r0
 8001058:	4a43      	ldr	r2, [pc, #268]	@ (8001168 <main+0x294>)
 800105a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  ADC_QueueHandle = osMessageQueueNew(100, sizeof(ADC_Data_t), NULL);
 800105c:	2200      	movs	r2, #0
 800105e:	2108      	movs	r1, #8
 8001060:	2064      	movs	r0, #100	@ 0x64
 8001062:	f004 fc79 	bl	8005958 <osMessageQueueNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a40      	ldr	r2, [pc, #256]	@ (800116c <main+0x298>)
 800106a:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800106c:	4a40      	ldr	r2, [pc, #256]	@ (8001170 <main+0x29c>)
 800106e:	2100      	movs	r1, #0
 8001070:	4840      	ldr	r0, [pc, #256]	@ (8001174 <main+0x2a0>)
 8001072:	f004 f996 	bl	80053a2 <osThreadNew>
 8001076:	4603      	mov	r3, r0
 8001078:	4a3f      	ldr	r2, [pc, #252]	@ (8001178 <main+0x2a4>)
 800107a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  const osThreadAttr_t ADC_Task_attr = {.name = "ADC_Task", .stack_size = 256 * 4, .priority = osPriorityHigh};
 800107c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001080:	2224      	movs	r2, #36	@ 0x24
 8001082:	2100      	movs	r1, #0
 8001084:	4618      	mov	r0, r3
 8001086:	f008 fcda 	bl	8009a3e <memset>
 800108a:	4b3c      	ldr	r3, [pc, #240]	@ (800117c <main+0x2a8>)
 800108c:	673b      	str	r3, [r7, #112]	@ 0x70
 800108e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001092:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001096:	2328      	movs	r3, #40	@ 0x28
 8001098:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  const osThreadAttr_t Process_Task_attr = {.name = "Process_Task", .stack_size = 512 * 4, .priority = osPriorityAboveNormal};
 800109c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010a0:	2224      	movs	r2, #36	@ 0x24
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f008 fcca 	bl	8009a3e <memset>
 80010aa:	4b35      	ldr	r3, [pc, #212]	@ (8001180 <main+0x2ac>)
 80010ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80010b4:	2320      	movs	r3, #32
 80010b6:	667b      	str	r3, [r7, #100]	@ 0x64
  const osThreadAttr_t Display_Task_attr = {.name = "Display_Task", .stack_size = 512 * 4, .priority = osPriorityNormal};
 80010b8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010bc:	2224      	movs	r2, #36	@ 0x24
 80010be:	2100      	movs	r1, #0
 80010c0:	4618      	mov	r0, r3
 80010c2:	f008 fcbc 	bl	8009a3e <memset>
 80010c6:	4b2f      	ldr	r3, [pc, #188]	@ (8001184 <main+0x2b0>)
 80010c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010d0:	2318      	movs	r3, #24
 80010d2:	643b      	str	r3, [r7, #64]	@ 0x40
  const osThreadAttr_t Monitor_Task_attr = {.name = "Monitor_Task", .stack_size = 256 * 4, .priority = osPriorityHigh};
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	2224      	movs	r2, #36	@ 0x24
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f008 fcaf 	bl	8009a3e <memset>
 80010e0:	4b29      	ldr	r3, [pc, #164]	@ (8001188 <main+0x2b4>)
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010e8:	61bb      	str	r3, [r7, #24]
 80010ea:	2328      	movs	r3, #40	@ 0x28
 80010ec:	61fb      	str	r3, [r7, #28]

  ADC_TaskHandle = osThreadNew(ADC_Task, NULL, &ADC_Task_attr);
 80010ee:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80010f2:	461a      	mov	r2, r3
 80010f4:	2100      	movs	r1, #0
 80010f6:	4825      	ldr	r0, [pc, #148]	@ (800118c <main+0x2b8>)
 80010f8:	f004 f953 	bl	80053a2 <osThreadNew>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4a24      	ldr	r2, [pc, #144]	@ (8001190 <main+0x2bc>)
 8001100:	6013      	str	r3, [r2, #0]
  Process_TaskHandle = osThreadNew(Process_Task, NULL, &Process_Task_attr);
 8001102:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001106:	461a      	mov	r2, r3
 8001108:	2100      	movs	r1, #0
 800110a:	4822      	ldr	r0, [pc, #136]	@ (8001194 <main+0x2c0>)
 800110c:	f004 f949 	bl	80053a2 <osThreadNew>
 8001110:	4603      	mov	r3, r0
 8001112:	4a21      	ldr	r2, [pc, #132]	@ (8001198 <main+0x2c4>)
 8001114:	6013      	str	r3, [r2, #0]
  Display_TaskHandle = osThreadNew(Display_Task, NULL, &Display_Task_attr);
 8001116:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800111a:	461a      	mov	r2, r3
 800111c:	2100      	movs	r1, #0
 800111e:	481f      	ldr	r0, [pc, #124]	@ (800119c <main+0x2c8>)
 8001120:	f004 f93f 	bl	80053a2 <osThreadNew>
 8001124:	4603      	mov	r3, r0
 8001126:	4a1e      	ldr	r2, [pc, #120]	@ (80011a0 <main+0x2cc>)
 8001128:	6013      	str	r3, [r2, #0]
  Monitor_TaskHandle = osThreadNew(Monitor_Task, NULL, &Monitor_Task_attr);
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	461a      	mov	r2, r3
 800112e:	2100      	movs	r1, #0
 8001130:	481c      	ldr	r0, [pc, #112]	@ (80011a4 <main+0x2d0>)
 8001132:	f004 f936 	bl	80053a2 <osThreadNew>
 8001136:	4603      	mov	r3, r0
 8001138:	4a1b      	ldr	r2, [pc, #108]	@ (80011a8 <main+0x2d4>)
 800113a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800113c:	f004 f8f6 	bl	800532c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <main+0x26c>
 8001144:	0800bd08 	.word	0x0800bd08
 8001148:	0800bce0 	.word	0x0800bce0
 800114c:	0800d224 	.word	0x0800d224
 8001150:	0800bc14 	.word	0x0800bc14
 8001154:	0800bc18 	.word	0x0800bc18
 8001158:	0800d218 	.word	0x0800d218
 800115c:	0800bc20 	.word	0x0800bc20
 8001160:	2000030c 	.word	0x2000030c
 8001164:	20000434 	.word	0x20000434
 8001168:	20000438 	.word	0x20000438
 800116c:	20000430 	.word	0x20000430
 8001170:	0800bcbc 	.word	0x0800bcbc
 8001174:	08001f11 	.word	0x08001f11
 8001178:	20000308 	.word	0x20000308
 800117c:	0800bc30 	.word	0x0800bc30
 8001180:	0800bc3c 	.word	0x0800bc3c
 8001184:	0800bc4c 	.word	0x0800bc4c
 8001188:	0800bc5c 	.word	0x0800bc5c
 800118c:	08001455 	.word	0x08001455
 8001190:	20000420 	.word	0x20000420
 8001194:	0800150d 	.word	0x0800150d
 8001198:	20000424 	.word	0x20000424
 800119c:	08001729 	.word	0x08001729
 80011a0:	20000428 	.word	0x20000428
 80011a4:	08001961 	.word	0x08001961
 80011a8:	2000042c 	.word	0x2000042c

080011ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b094      	sub	sp, #80	@ 0x50
 80011b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b2:	f107 0320 	add.w	r3, r7, #32
 80011b6:	2230      	movs	r2, #48	@ 0x30
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f008 fc3f 	bl	8009a3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d0:	2300      	movs	r3, #0
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <SystemClock_Config+0xcc>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d8:	4a27      	ldr	r2, [pc, #156]	@ (8001278 <SystemClock_Config+0xcc>)
 80011da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011de:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e0:	4b25      	ldr	r3, [pc, #148]	@ (8001278 <SystemClock_Config+0xcc>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ec:	2300      	movs	r3, #0
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	4b22      	ldr	r3, [pc, #136]	@ (800127c <SystemClock_Config+0xd0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a21      	ldr	r2, [pc, #132]	@ (800127c <SystemClock_Config+0xd0>)
 80011f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011fa:	6013      	str	r3, [r2, #0]
 80011fc:	4b1f      	ldr	r3, [pc, #124]	@ (800127c <SystemClock_Config+0xd0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001208:	2302      	movs	r3, #2
 800120a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800120c:	2301      	movs	r3, #1
 800120e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001210:	2310      	movs	r3, #16
 8001212:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001214:	2302      	movs	r3, #2
 8001216:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001218:	2300      	movs	r3, #0
 800121a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800121c:	2308      	movs	r3, #8
 800121e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001220:	23a8      	movs	r3, #168	@ 0xa8
 8001222:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001224:	2302      	movs	r3, #2
 8001226:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001228:	2307      	movs	r3, #7
 800122a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 0320 	add.w	r3, r7, #32
 8001230:	4618      	mov	r0, r3
 8001232:	f003 fb9f 	bl	8004974 <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800123c:	f000 fe70 	bl	8001f20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001240:	230f      	movs	r3, #15
 8001242:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	2302      	movs	r3, #2
 8001246:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800124c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001250:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001256:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	2105      	movs	r1, #5
 800125e:	4618      	mov	r0, r3
 8001260:	f003 fe00 	bl	8004e64 <HAL_RCC_ClockConfig>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800126a:	f000 fe59 	bl	8001f20 <Error_Handler>
  }
}
 800126e:	bf00      	nop
 8001270:	3750      	adds	r7, #80	@ 0x50
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800
 800127c:	40007000 	.word	0x40007000

08001280 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001286:	463b      	mov	r3, r7
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001292:	4b21      	ldr	r3, [pc, #132]	@ (8001318 <MX_ADC1_Init+0x98>)
 8001294:	4a21      	ldr	r2, [pc, #132]	@ (800131c <MX_ADC1_Init+0x9c>)
 8001296:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001298:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <MX_ADC1_Init+0x98>)
 800129a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800129e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012b2:	4b19      	ldr	r3, [pc, #100]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ba:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012bc:	2200      	movs	r2, #0
 80012be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012c0:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012c2:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <MX_ADC1_Init+0xa0>)
 80012c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012c6:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012da:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012dc:	2201      	movs	r2, #1
 80012de:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012e0:	480d      	ldr	r0, [pc, #52]	@ (8001318 <MX_ADC1_Init+0x98>)
 80012e2:	f001 fc4d 	bl	8002b80 <HAL_ADC_Init>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80012ec:	f000 fe18 	bl	8001f20 <Error_Handler>
  }


  sConfig.Channel = ADC_CHANNEL_0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012f4:	2301      	movs	r3, #1
 80012f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80012f8:	2304      	movs	r3, #4
 80012fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012fc:	463b      	mov	r3, r7
 80012fe:	4619      	mov	r1, r3
 8001300:	4805      	ldr	r0, [pc, #20]	@ (8001318 <MX_ADC1_Init+0x98>)
 8001302:	f001 fdb3 	bl	8002e6c <HAL_ADC_ConfigChannel>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800130c:	f000 fe08 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001310:	bf00      	nop
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000020c 	.word	0x2000020c
 800131c:	40012000 	.word	0x40012000
 8001320:	0f000001 	.word	0x0f000001

08001324 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <MX_I2C1_Init+0x50>)
 800132a:	4a13      	ldr	r2, [pc, #76]	@ (8001378 <MX_I2C1_Init+0x54>)
 800132c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_I2C1_Init+0x50>)
 8001330:	4a12      	ldr	r2, [pc, #72]	@ (800137c <MX_I2C1_Init+0x58>)
 8001332:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <MX_I2C1_Init+0x50>)
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <MX_I2C1_Init+0x50>)
 800133c:	2200      	movs	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001340:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <MX_I2C1_Init+0x50>)
 8001342:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001346:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001348:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <MX_I2C1_Init+0x50>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <MX_I2C1_Init+0x50>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001354:	4b07      	ldr	r3, [pc, #28]	@ (8001374 <MX_I2C1_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135a:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <MX_I2C1_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	@ (8001374 <MX_I2C1_Init+0x50>)
 8001362:	f002 fe59 	bl	8004018 <HAL_I2C_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800136c:	f000 fdd8 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200002b4 	.word	0x200002b4
 8001378:	40005400 	.word	0x40005400
 800137c:	000186a0 	.word	0x000186a0

08001380 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <MX_DMA_Init+0x3c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a0b      	ldr	r2, [pc, #44]	@ (80013bc <MX_DMA_Init+0x3c>)
 8001390:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_DMA_Init+0x3c>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2105      	movs	r1, #5
 80013a6:	2038      	movs	r0, #56	@ 0x38
 80013a8:	f002 f8db 	bl	8003562 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013ac:	2038      	movs	r0, #56	@ 0x38
 80013ae:	f002 f8f4 	bl	800359a <HAL_NVIC_EnableIRQ>

}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800

080013c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c6:	f107 030c 	add.w	r3, r7, #12
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
 80013d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <MX_GPIO_Init+0x8c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	4a1b      	ldr	r2, [pc, #108]	@ (800144c <MX_GPIO_Init+0x8c>)
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_GPIO_Init+0x8c>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
 80013f6:	4b15      	ldr	r3, [pc, #84]	@ (800144c <MX_GPIO_Init+0x8c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a14      	ldr	r2, [pc, #80]	@ (800144c <MX_GPIO_Init+0x8c>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b12      	ldr	r3, [pc, #72]	@ (800144c <MX_GPIO_Init+0x8c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	603b      	str	r3, [r7, #0]
 8001412:	4b0e      	ldr	r3, [pc, #56]	@ (800144c <MX_GPIO_Init+0x8c>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a0d      	ldr	r2, [pc, #52]	@ (800144c <MX_GPIO_Init+0x8c>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <MX_GPIO_Init+0x8c>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	603b      	str	r3, [r7, #0]
 8001428:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : LO_PLUS_Pin LO_MINUS_Pin */
  GPIO_InitStruct.Pin = LO_PLUS_Pin|LO_MINUS_Pin;
 800142a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800142e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001434:	2301      	movs	r3, #1
 8001436:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	4619      	mov	r1, r3
 800143e:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_GPIO_Init+0x90>)
 8001440:	f002 fc36 	bl	8003cb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001444:	bf00      	nop
 8001446:	3720      	adds	r7, #32
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40023800 	.word	0x40023800
 8001450:	40020400 	.word	0x40020400

08001454 <ADC_Task>:

/* USER CODE BEGIN 4 */
void ADC_Task(void *argument)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  ADC_Data_t adc_data;
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buffer, ADC_BUFFER_SIZE);
 800145c:	2201      	movs	r2, #1
 800145e:	490d      	ldr	r1, [pc, #52]	@ (8001494 <ADC_Task+0x40>)
 8001460:	480d      	ldr	r0, [pc, #52]	@ (8001498 <ADC_Task+0x44>)
 8001462:	f001 fbd1 	bl	8002c08 <HAL_ADC_Start_DMA>

  for(;;)
  {
    if(!lead_off_detected) {
 8001466:	4b0d      	ldr	r3, [pc, #52]	@ (800149c <ADC_Task+0x48>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d10e      	bne.n	800148c <ADC_Task+0x38>
      adc_data.adc_value = adc_dma_buffer[0];
 800146e:	4b09      	ldr	r3, [pc, #36]	@ (8001494 <ADC_Task+0x40>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	813b      	strh	r3, [r7, #8]
      adc_data.timestamp = osKernelGetTickCount();
 8001474:	f003 ff80 	bl	8005378 <osKernelGetTickCount>
 8001478:	4603      	mov	r3, r0
 800147a:	60fb      	str	r3, [r7, #12]
      osMessageQueuePut(ADC_QueueHandle, &adc_data, 0, 0);
 800147c:	4b08      	ldr	r3, [pc, #32]	@ (80014a0 <ADC_Task+0x4c>)
 800147e:	6818      	ldr	r0, [r3, #0]
 8001480:	f107 0108 	add.w	r1, r7, #8
 8001484:	2300      	movs	r3, #0
 8001486:	2200      	movs	r2, #0
 8001488:	f004 fada 	bl	8005a40 <osMessageQueuePut>
    }
    osDelay(5);  // 200 Hz sampling rate
 800148c:	2005      	movs	r0, #5
 800148e:	f004 f81a 	bl	80054c6 <osDelay>
    if(!lead_off_detected) {
 8001492:	e7e8      	b.n	8001466 <ADC_Task+0x12>
 8001494:	2000043c 	.word	0x2000043c
 8001498:	2000020c 	.word	0x2000020c
 800149c:	20000477 	.word	0x20000477
 80014a0:	20000430 	.word	0x20000430

080014a4 <HighPassFilter>:
  }
}

float HighPassFilter(uint16_t input)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	80fb      	strh	r3, [r7, #6]
  float input_f = (float)input;
 80014ae:	88fb      	ldrh	r3, [r7, #6]
 80014b0:	ee07 3a90 	vmov	s15, r3
 80014b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014b8:	edc7 7a03 	vstr	s15, [r7, #12]
  float output = HPF_ALPHA * (hpf_prev_output + input_f - hpf_prev_input);
 80014bc:	4b10      	ldr	r3, [pc, #64]	@ (8001500 <HighPassFilter+0x5c>)
 80014be:	ed93 7a00 	vldr	s14, [r3]
 80014c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <HighPassFilter+0x60>)
 80014cc:	edd3 7a00 	vldr	s15, [r3]
 80014d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014d4:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001508 <HighPassFilter+0x64>
 80014d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014dc:	edc7 7a02 	vstr	s15, [r7, #8]
  hpf_prev_input = input_f;
 80014e0:	4a08      	ldr	r2, [pc, #32]	@ (8001504 <HighPassFilter+0x60>)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6013      	str	r3, [r2, #0]
  hpf_prev_output = output;
 80014e6:	4a06      	ldr	r2, [pc, #24]	@ (8001500 <HighPassFilter+0x5c>)
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	6013      	str	r3, [r2, #0]
  return output;
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	ee07 3a90 	vmov	s15, r3
}
 80014f2:	eeb0 0a67 	vmov.f32	s0, s15
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	20000478 	.word	0x20000478
 8001504:	2000000c 	.word	0x2000000c
 8001508:	3f7eb852 	.word	0x3f7eb852

0800150c <Process_Task>:

void Process_Task(void *argument)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b088      	sub	sp, #32
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  float hpf_output;
  int16_t scaled_value;

  for(;;)
  {
    if(osMessageQueueGet(ADC_QueueHandle, &adc_data, NULL, osWaitForever) == osOK)
 8001514:	4b6c      	ldr	r3, [pc, #432]	@ (80016c8 <Process_Task+0x1bc>)
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	f107 0108 	add.w	r1, r7, #8
 800151c:	f04f 33ff 	mov.w	r3, #4294967295
 8001520:	2200      	movs	r2, #0
 8001522:	f004 faed 	bl	8005b00 <osMessageQueueGet>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f3      	bne.n	8001514 <Process_Task+0x8>
    {
      if(lead_off_detected) {
 800152c:	4b67      	ldr	r3, [pc, #412]	@ (80016cc <Process_Task+0x1c0>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d003      	beq.n	800153c <Process_Task+0x30>
        osDelay(10);
 8001534:	200a      	movs	r0, #10
 8001536:	f003 ffc6 	bl	80054c6 <osDelay>
        continue;
 800153a:	e0c4      	b.n	80016c6 <Process_Task+0x1ba>
      }

      // 1: Apply median filter to remove spikes
      uint16_t median_filtered = MedianFilter(adc_data.adc_value);
 800153c:	893b      	ldrh	r3, [r7, #8]
 800153e:	4618      	mov	r0, r3
 8001540:	f000 fa52 	bl	80019e8 <MedianFilter>
 8001544:	4603      	mov	r3, r0
 8001546:	83bb      	strh	r3, [r7, #28]

      // 2: Apply high-pass filter for DC blocking
      hpf_output = HighPassFilter(median_filtered);
 8001548:	8bbb      	ldrh	r3, [r7, #28]
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff ffaa 	bl	80014a4 <HighPassFilter>
 8001550:	ed87 0a06 	vstr	s0, [r7, #24]

      // 3: Update adaptive baseline using exponential moving average
      ema_baseline = EMA_ALPHA * ema_baseline + (1.0f - EMA_ALPHA) * (float)median_filtered;
 8001554:	4b5e      	ldr	r3, [pc, #376]	@ (80016d0 <Process_Task+0x1c4>)
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 80016d4 <Process_Task+0x1c8>
 800155e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001562:	8bbb      	ldrh	r3, [r7, #28]
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800156c:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 80016d8 <Process_Task+0x1cc>
 8001570:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001574:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001578:	4b55      	ldr	r3, [pc, #340]	@ (80016d0 <Process_Task+0x1c4>)
 800157a:	edc3 7a00 	vstr	s15, [r3]

      // 4: Calculate AC signal
      float ac_signal = hpf_output;
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	617b      	str	r3, [r7, #20]

      // 5: Scale for display
      scaled_value = ECG_BASELINE - (int16_t)(ac_signal * 15.0f / 500.0f);
 8001582:	edd7 7a05 	vldr	s15, [r7, #20]
 8001586:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800158a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800158e:	eddf 6a53 	vldr	s13, [pc, #332]	@ 80016dc <Process_Task+0x1d0>
 8001592:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001596:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800159a:	ee17 3a90 	vmov	r3, s15
 800159e:	b21b      	sxth	r3, r3
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	f1c3 0326 	rsb	r3, r3, #38	@ 0x26
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	83fb      	strh	r3, [r7, #30]


      if(scaled_value < 2) scaled_value = 2;
 80015aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	dc01      	bgt.n	80015b6 <Process_Task+0xaa>
 80015b2:	2302      	movs	r3, #2
 80015b4:	83fb      	strh	r3, [r7, #30]
      if(scaled_value >= SCREEN_HEIGHT - 2) scaled_value = SCREEN_HEIGHT - 3;
 80015b6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80015ba:	2b3d      	cmp	r3, #61	@ 0x3d
 80015bc:	dd01      	ble.n	80015c2 <Process_Task+0xb6>
 80015be:	233d      	movs	r3, #61	@ 0x3d
 80015c0:	83fb      	strh	r3, [r7, #30]

      // 6: Update adaptive threshold
      adaptive_samples++;
 80015c2:	4b47      	ldr	r3, [pc, #284]	@ (80016e0 <Process_Task+0x1d4>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	3301      	adds	r3, #1
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b45      	ldr	r3, [pc, #276]	@ (80016e0 <Process_Task+0x1d4>)
 80015cc:	801a      	strh	r2, [r3, #0]
      if(adaptive_samples >= ADAPTIVE_WINDOW) {
 80015ce:	4b44      	ldr	r3, [pc, #272]	@ (80016e0 <Process_Task+0x1d4>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	2b63      	cmp	r3, #99	@ 0x63
 80015d4:	d90a      	bls.n	80015ec <Process_Task+0xe0>
        adaptive_samples = 0;
 80015d6:	4b42      	ldr	r3, [pc, #264]	@ (80016e0 <Process_Task+0x1d4>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]
        signal_min = 4096.0f;
 80015dc:	4b41      	ldr	r3, [pc, #260]	@ (80016e4 <Process_Task+0x1d8>)
 80015de:	f04f 428b 	mov.w	r2, #1166016512	@ 0x45800000
 80015e2:	601a      	str	r2, [r3, #0]
        signal_max = 0.0f;
 80015e4:	4b40      	ldr	r3, [pc, #256]	@ (80016e8 <Process_Task+0x1dc>)
 80015e6:	f04f 0200 	mov.w	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
      }

      float abs_signal = fabsf(ac_signal);
 80015ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80015f0:	eef0 7ae7 	vabs.f32	s15, s15
 80015f4:	edc7 7a04 	vstr	s15, [r7, #16]
      if(abs_signal < signal_min) signal_min = abs_signal;
 80015f8:	4b3a      	ldr	r3, [pc, #232]	@ (80016e4 <Process_Task+0x1d8>)
 80015fa:	edd3 7a00 	vldr	s15, [r3]
 80015fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8001602:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160a:	d502      	bpl.n	8001612 <Process_Task+0x106>
 800160c:	4a35      	ldr	r2, [pc, #212]	@ (80016e4 <Process_Task+0x1d8>)
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	6013      	str	r3, [r2, #0]
      if(abs_signal > signal_max) signal_max = abs_signal;
 8001612:	4b35      	ldr	r3, [pc, #212]	@ (80016e8 <Process_Task+0x1dc>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	ed97 7a04 	vldr	s14, [r7, #16]
 800161c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001624:	dd02      	ble.n	800162c <Process_Task+0x120>
 8001626:	4a30      	ldr	r2, [pc, #192]	@ (80016e8 <Process_Task+0x1dc>)
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	6013      	str	r3, [r2, #0]

      // 7: Heart rate detection with adaptive threshold
      CalculateHeartRate(ac_signal, adc_data.timestamp);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4618      	mov	r0, r3
 8001630:	ed97 0a05 	vldr	s0, [r7, #20]
 8001634:	f000 fa48 	bl	8001ac8 <CalculateHeartRate>

      // 8: Update shared data structure
      if(osMutexAcquire(ECG_Data_MutexHandle, 10) == osOK)
 8001638:	4b2c      	ldr	r3, [pc, #176]	@ (80016ec <Process_Task+0x1e0>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	210a      	movs	r1, #10
 800163e:	4618      	mov	r0, r3
 8001640:	f003 ffe2 	bl	8005608 <osMutexAcquire>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	f47f af64 	bne.w	8001514 <Process_Task+0x8>
      {
        ecg_data.waveform[ecg_data.buffer_index] = scaled_value;
 800164c:	4b28      	ldr	r3, [pc, #160]	@ (80016f0 <Process_Task+0x1e4>)
 800164e:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8001652:	4619      	mov	r1, r3
 8001654:	4a26      	ldr	r2, [pc, #152]	@ (80016f0 <Process_Task+0x1e4>)
 8001656:	8bfb      	ldrh	r3, [r7, #30]
 8001658:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        ecg_data.buffer_index = (ecg_data.buffer_index + 1) % SCREEN_WIDTH;
 800165c:	4b24      	ldr	r3, [pc, #144]	@ (80016f0 <Process_Task+0x1e4>)
 800165e:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8001662:	3301      	adds	r3, #1
 8001664:	425a      	negs	r2, r3
 8001666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800166a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800166e:	bf58      	it	pl
 8001670:	4253      	negpl	r3, r2
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <Process_Task+0x1e4>)
 8001676:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
        ecg_data.raw_adc = adc_data.adc_value;
 800167a:	893a      	ldrh	r2, [r7, #8]
 800167c:	4b1c      	ldr	r3, [pc, #112]	@ (80016f0 <Process_Task+0x1e4>)
 800167e:	f8a3 210a 	strh.w	r2, [r3, #266]	@ 0x10a
        ecg_data.signal_quality = AssessSignalQuality();
 8001682:	f000 fbf5 	bl	8001e70 <AssessSignalQuality>
 8001686:	4603      	mov	r3, r0
 8001688:	461a      	mov	r2, r3
 800168a:	4b19      	ldr	r3, [pc, #100]	@ (80016f0 <Process_Task+0x1e4>)
 800168c:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109

        // Update heart rate with averaged value
        ecg_data.heart_rate = GetAveragedHeartRate();
 8001690:	f000 fb40 	bl	8001d14 <GetAveragedHeartRate>
 8001694:	4603      	mov	r3, r0
 8001696:	4a16      	ldr	r2, [pc, #88]	@ (80016f0 <Process_Task+0x1e4>)
 8001698:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

        if(rr_index >= 10) {
 800169c:	4b15      	ldr	r3, [pc, #84]	@ (80016f4 <Process_Task+0x1e8>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b09      	cmp	r3, #9
 80016a2:	d906      	bls.n	80016b2 <Process_Task+0x1a6>
          ecg_data.hrv_sdnn = CalculateHRV();
 80016a4:	f000 fb64 	bl	8001d70 <CalculateHRV>
 80016a8:	eef0 7a40 	vmov.f32	s15, s0
 80016ac:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <Process_Task+0x1e4>)
 80016ae:	edc3 7a43 	vstr	s15, [r3, #268]	@ 0x10c
        }

        osMutexRelease(ECG_Data_MutexHandle);
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <Process_Task+0x1e0>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f003 fff1 	bl	800569e <osMutexRelease>
        osSemaphoreRelease(Display_SemaphoreHandle);
 80016bc:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <Process_Task+0x1ec>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f004 f905 	bl	80058d0 <osSemaphoreRelease>
    if(osMessageQueueGet(ADC_QueueHandle, &adc_data, NULL, osWaitForever) == osOK)
 80016c6:	e725      	b.n	8001514 <Process_Task+0x8>
 80016c8:	20000430 	.word	0x20000430
 80016cc:	20000477 	.word	0x20000477
 80016d0:	20000010 	.word	0x20000010
 80016d4:	3f7ae148 	.word	0x3f7ae148
 80016d8:	3ca3d700 	.word	0x3ca3d700
 80016dc:	43fa0000 	.word	0x43fa0000
 80016e0:	20000480 	.word	0x20000480
 80016e4:	20000014 	.word	0x20000014
 80016e8:	2000047c 	.word	0x2000047c
 80016ec:	20000434 	.word	0x20000434
 80016f0:	2000030c 	.word	0x2000030c
 80016f4:	20000474 	.word	0x20000474
 80016f8:	20000438 	.word	0x20000438

080016fc <AnalyzeHeartRate>:
      }
    }
  }
}

HR_Status_t AnalyzeHeartRate(uint32_t hr) {
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
    if(hr < 60) return HR_BRADYCARDIA;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b3b      	cmp	r3, #59	@ 0x3b
 8001708:	d801      	bhi.n	800170e <AnalyzeHeartRate+0x12>
 800170a:	2301      	movs	r3, #1
 800170c:	e005      	b.n	800171a <AnalyzeHeartRate+0x1e>
    if(hr > 100) return HR_TACHYCARDIA;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2b64      	cmp	r3, #100	@ 0x64
 8001712:	d901      	bls.n	8001718 <AnalyzeHeartRate+0x1c>
 8001714:	2302      	movs	r3, #2
 8001716:	e000      	b.n	800171a <AnalyzeHeartRate+0x1e>
    return HR_NORMAL;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
	...

08001728 <Display_Task>:

void Display_Task(void *argument)
{
 8001728:	b590      	push	{r4, r7, lr}
 800172a:	b095      	sub	sp, #84	@ 0x54
 800172c:	af02      	add	r7, sp, #8
 800172e:	6078      	str	r0, [r7, #4]
  char str_buffer[32];
  uint32_t last_update = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	647b      	str	r3, [r7, #68]	@ 0x44

  for(;;)
  {
    if(osSemaphoreAcquire(Display_SemaphoreHandle, osWaitForever) == osOK)
 8001734:	4b7e      	ldr	r3, [pc, #504]	@ (8001930 <Display_Task+0x208>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f04f 31ff 	mov.w	r1, #4294967295
 800173c:	4618      	mov	r0, r3
 800173e:	f004 f875 	bl	800582c <osSemaphoreAcquire>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1f5      	bne.n	8001734 <Display_Task+0xc>
    {
      uint32_t current_time = osKernelGetTickCount();
 8001748:	f003 fe16 	bl	8005378 <osKernelGetTickCount>
 800174c:	63b8      	str	r0, [r7, #56]	@ 0x38
      if(current_time - last_update < 50) {
 800174e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001750:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b31      	cmp	r3, #49	@ 0x31
 8001756:	d806      	bhi.n	8001766 <Display_Task+0x3e>
        osDelay(50 - (current_time - last_update));
 8001758:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800175a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	3332      	adds	r3, #50	@ 0x32
 8001760:	4618      	mov	r0, r3
 8001762:	f003 feb0 	bl	80054c6 <osDelay>
      }
      last_update = osKernelGetTickCount();
 8001766:	f003 fe07 	bl	8005378 <osKernelGetTickCount>
 800176a:	6478      	str	r0, [r7, #68]	@ 0x44

      // Priority: Show lead off message immediately
      if(ecg_data.lead_off) {
 800176c:	4b71      	ldr	r3, [pc, #452]	@ (8001934 <Display_Task+0x20c>)
 800176e:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8001772:	2b00      	cmp	r3, #0
 8001774:	d01b      	beq.n	80017ae <Display_Task+0x86>
        ssd1306_Fill(Black);
 8001776:	2000      	movs	r0, #0
 8001778:	f000 fc7c 	bl	8002074 <ssd1306_Fill>
        ssd1306_SetCursor(10, 20);
 800177c:	2114      	movs	r1, #20
 800177e:	200a      	movs	r0, #10
 8001780:	f000 fdc4 	bl	800230c <ssd1306_SetCursor>
        ssd1306_WriteString("LEADS OFF", Font_11x18, White);
 8001784:	4b6c      	ldr	r3, [pc, #432]	@ (8001938 <Display_Task+0x210>)
 8001786:	2201      	movs	r2, #1
 8001788:	9200      	str	r2, [sp, #0]
 800178a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800178c:	486b      	ldr	r0, [pc, #428]	@ (800193c <Display_Task+0x214>)
 800178e:	f000 fd97 	bl	80022c0 <ssd1306_WriteString>
        ssd1306_SetCursor(5, 45);
 8001792:	212d      	movs	r1, #45	@ 0x2d
 8001794:	2005      	movs	r0, #5
 8001796:	f000 fdb9 	bl	800230c <ssd1306_SetCursor>
        ssd1306_WriteString("Check Electrodes", Font_7x10, White);
 800179a:	4b69      	ldr	r3, [pc, #420]	@ (8001940 <Display_Task+0x218>)
 800179c:	2201      	movs	r2, #1
 800179e:	9200      	str	r2, [sp, #0]
 80017a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017a2:	4868      	ldr	r0, [pc, #416]	@ (8001944 <Display_Task+0x21c>)
 80017a4:	f000 fd8c 	bl	80022c0 <ssd1306_WriteString>
        ssd1306_UpdateScreen();
 80017a8:	f000 fc7c 	bl	80020a4 <ssd1306_UpdateScreen>
        continue;
 80017ac:	e0bf      	b.n	800192e <Display_Task+0x206>
      }

      if(osMutexAcquire(ECG_Data_MutexHandle, 10) == osOK)
 80017ae:	4b66      	ldr	r3, [pc, #408]	@ (8001948 <Display_Task+0x220>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	210a      	movs	r1, #10
 80017b4:	4618      	mov	r0, r3
 80017b6:	f003 ff27 	bl	8005608 <osMutexAcquire>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1b9      	bne.n	8001734 <Display_Task+0xc>
      {
        ssd1306_Fill(Black);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 fc57 	bl	8002074 <ssd1306_Fill>

        // Draw baseline reference
        for(int x = 0; x < SCREEN_WIDTH; x += 8) {
 80017c6:	2300      	movs	r3, #0
 80017c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80017ca:	e009      	b.n	80017e0 <Display_Task+0xb8>
          ssd1306_DrawPixel(x, ECG_BASELINE, White);
 80017cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2201      	movs	r2, #1
 80017d2:	2126      	movs	r1, #38	@ 0x26
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 fc8d 	bl	80020f4 <ssd1306_DrawPixel>
        for(int x = 0; x < SCREEN_WIDTH; x += 8) {
 80017da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017dc:	3308      	adds	r3, #8
 80017de:	643b      	str	r3, [r7, #64]	@ 0x40
 80017e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80017e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80017e4:	ddf2      	ble.n	80017cc <Display_Task+0xa4>
        }

        // Draw waveform
        for(int i = 0; i < SCREEN_WIDTH - 1; i++) {
 80017e6:	2300      	movs	r3, #0
 80017e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017ea:	e033      	b.n	8001854 <Display_Task+0x12c>
          int buf_idx1 = (ecg_data.buffer_index + i) % SCREEN_WIDTH;
 80017ec:	4b51      	ldr	r3, [pc, #324]	@ (8001934 <Display_Task+0x20c>)
 80017ee:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 80017f2:	461a      	mov	r2, r3
 80017f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80017f6:	4413      	add	r3, r2
 80017f8:	425a      	negs	r2, r3
 80017fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001802:	bf58      	it	pl
 8001804:	4253      	negpl	r3, r2
 8001806:	633b      	str	r3, [r7, #48]	@ 0x30
          int buf_idx2 = (ecg_data.buffer_index + i + 1) % SCREEN_WIDTH;
 8001808:	4b4a      	ldr	r3, [pc, #296]	@ (8001934 <Display_Task+0x20c>)
 800180a:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 800180e:	461a      	mov	r2, r3
 8001810:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001812:	4413      	add	r3, r2
 8001814:	3301      	adds	r3, #1
 8001816:	425a      	negs	r2, r3
 8001818:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800181c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001820:	bf58      	it	pl
 8001822:	4253      	negpl	r3, r2
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
          ssd1306_Line(i, ecg_data.waveform[buf_idx1], i + 1, ecg_data.waveform[buf_idx2], White);
 8001826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001828:	b2d8      	uxtb	r0, r3
 800182a:	4a42      	ldr	r2, [pc, #264]	@ (8001934 <Display_Task+0x20c>)
 800182c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800182e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001832:	b2d9      	uxtb	r1, r3
 8001834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001836:	b2db      	uxtb	r3, r3
 8001838:	3301      	adds	r3, #1
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4c3d      	ldr	r4, [pc, #244]	@ (8001934 <Display_Task+0x20c>)
 800183e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001840:	f934 3013 	ldrsh.w	r3, [r4, r3, lsl #1]
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2401      	movs	r4, #1
 8001848:	9400      	str	r4, [sp, #0]
 800184a:	f000 fd77 	bl	800233c <ssd1306_Line>
        for(int i = 0; i < SCREEN_WIDTH - 1; i++) {
 800184e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001850:	3301      	adds	r3, #1
 8001852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001856:	2b7e      	cmp	r3, #126	@ 0x7e
 8001858:	ddc8      	ble.n	80017ec <Display_Task+0xc4>
        }

        // Display HR with status
        if(ecg_data.heart_rate > 30 && ecg_data.heart_rate < 220) {
 800185a:	4b36      	ldr	r3, [pc, #216]	@ (8001934 <Display_Task+0x20c>)
 800185c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001860:	2b1e      	cmp	r3, #30
 8001862:	d952      	bls.n	800190a <Display_Task+0x1e2>
 8001864:	4b33      	ldr	r3, [pc, #204]	@ (8001934 <Display_Task+0x20c>)
 8001866:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800186a:	2bdb      	cmp	r3, #219	@ 0xdb
 800186c:	d84d      	bhi.n	800190a <Display_Task+0x1e2>
          snprintf(str_buffer, sizeof(str_buffer), "HR:%lu", ecg_data.heart_rate);
 800186e:	4b31      	ldr	r3, [pc, #196]	@ (8001934 <Display_Task+0x20c>)
 8001870:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001874:	f107 000c 	add.w	r0, r7, #12
 8001878:	4a34      	ldr	r2, [pc, #208]	@ (800194c <Display_Task+0x224>)
 800187a:	2120      	movs	r1, #32
 800187c:	f008 f84c 	bl	8009918 <sniprintf>
          ssd1306_SetCursor(2, 0);
 8001880:	2100      	movs	r1, #0
 8001882:	2002      	movs	r0, #2
 8001884:	f000 fd42 	bl	800230c <ssd1306_SetCursor>
          ssd1306_WriteString(str_buffer, Font_7x10, White);
 8001888:	4b2d      	ldr	r3, [pc, #180]	@ (8001940 <Display_Task+0x218>)
 800188a:	f107 000c 	add.w	r0, r7, #12
 800188e:	2201      	movs	r2, #1
 8001890:	9200      	str	r2, [sp, #0]
 8001892:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001894:	f000 fd14 	bl	80022c0 <ssd1306_WriteString>

          HR_Status_t status = AnalyzeHeartRate(ecg_data.heart_rate);
 8001898:	4b26      	ldr	r3, [pc, #152]	@ (8001934 <Display_Task+0x20c>)
 800189a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff ff2c 	bl	80016fc <AnalyzeHeartRate>
 80018a4:	4603      	mov	r3, r0
 80018a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          if(status == HR_BRADYCARDIA) {
 80018aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d10b      	bne.n	80018ca <Display_Task+0x1a2>
            ssd1306_SetCursor(50, 0);
 80018b2:	2100      	movs	r1, #0
 80018b4:	2032      	movs	r0, #50	@ 0x32
 80018b6:	f000 fd29 	bl	800230c <ssd1306_SetCursor>
            ssd1306_WriteString("BRADY", Font_7x10, White);
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <Display_Task+0x218>)
 80018bc:	2201      	movs	r2, #1
 80018be:	9200      	str	r2, [sp, #0]
 80018c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018c2:	4823      	ldr	r0, [pc, #140]	@ (8001950 <Display_Task+0x228>)
 80018c4:	f000 fcfc 	bl	80022c0 <ssd1306_WriteString>
 80018c8:	e00e      	b.n	80018e8 <Display_Task+0x1c0>
          } else if(status == HR_TACHYCARDIA) {
 80018ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d10a      	bne.n	80018e8 <Display_Task+0x1c0>
            ssd1306_SetCursor(50, 0);
 80018d2:	2100      	movs	r1, #0
 80018d4:	2032      	movs	r0, #50	@ 0x32
 80018d6:	f000 fd19 	bl	800230c <ssd1306_SetCursor>
            ssd1306_WriteString("TACHY", Font_7x10, White);
 80018da:	4b19      	ldr	r3, [pc, #100]	@ (8001940 <Display_Task+0x218>)
 80018dc:	2201      	movs	r2, #1
 80018de:	9200      	str	r2, [sp, #0]
 80018e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018e2:	481c      	ldr	r0, [pc, #112]	@ (8001954 <Display_Task+0x22c>)
 80018e4:	f000 fcec 	bl	80022c0 <ssd1306_WriteString>
          }

          // Heart beat indicator using small bitmap
          if(peak_detected) {
 80018e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001958 <Display_Task+0x230>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d00c      	beq.n	800190a <Display_Task+0x1e2>
            ssd1306_DrawBitmap(116, 2, heart_small_8x8, 8, 8, White);
 80018f0:	2301      	movs	r3, #1
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	2308      	movs	r3, #8
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	2308      	movs	r3, #8
 80018fa:	4a18      	ldr	r2, [pc, #96]	@ (800195c <Display_Task+0x234>)
 80018fc:	2102      	movs	r1, #2
 80018fe:	2074      	movs	r0, #116	@ 0x74
 8001900:	f000 fdfb 	bl	80024fa <ssd1306_DrawBitmap>
            peak_detected = 0;
 8001904:	4b14      	ldr	r3, [pc, #80]	@ (8001958 <Display_Task+0x230>)
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]
          }
        }

        // Signal quality indicator
        if(ecg_data.signal_quality > 60) {
 800190a:	4b0a      	ldr	r3, [pc, #40]	@ (8001934 <Display_Task+0x20c>)
 800190c:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 8001910:	2b3c      	cmp	r3, #60	@ 0x3c
 8001912:	d905      	bls.n	8001920 <Display_Task+0x1f8>
          ssd1306_FillCircle(SCREEN_WIDTH - 5, 5, 2, White);
 8001914:	2301      	movs	r3, #1
 8001916:	2202      	movs	r2, #2
 8001918:	2105      	movs	r1, #5
 800191a:	207b      	movs	r0, #123	@ 0x7b
 800191c:	f000 fd7a 	bl	8002414 <ssd1306_FillCircle>
        }

        osMutexRelease(ECG_Data_MutexHandle);
 8001920:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <Display_Task+0x220>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f003 feba 	bl	800569e <osMutexRelease>
        ssd1306_UpdateScreen();
 800192a:	f000 fbbb 	bl	80020a4 <ssd1306_UpdateScreen>
    if(osSemaphoreAcquire(Display_SemaphoreHandle, osWaitForever) == osOK)
 800192e:	e701      	b.n	8001734 <Display_Task+0xc>
 8001930:	20000438 	.word	0x20000438
 8001934:	2000030c 	.word	0x2000030c
 8001938:	0800d224 	.word	0x0800d224
 800193c:	0800bc6c 	.word	0x0800bc6c
 8001940:	0800d218 	.word	0x0800d218
 8001944:	0800bc78 	.word	0x0800bc78
 8001948:	20000434 	.word	0x20000434
 800194c:	0800bc8c 	.word	0x0800bc8c
 8001950:	0800bc94 	.word	0x0800bc94
 8001954:	0800bc9c 	.word	0x0800bc9c
 8001958:	20000475 	.word	0x20000475
 800195c:	0800bd00 	.word	0x0800bd00

08001960 <Monitor_Task>:
    }
  }
}

void Monitor_Task(void *argument)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint8_t lead_off_count = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	73fb      	strb	r3, [r7, #15]
  const uint8_t LEAD_OFF_THRESHOLD = 3;
 800196c:	2303      	movs	r3, #3
 800196e:	73bb      	strb	r3, [r7, #14]

  for(;;)
  {
    uint8_t lo_status = CheckLeadOff();
 8001970:	f000 fa5c 	bl	8001e2c <CheckLeadOff>
 8001974:	4603      	mov	r3, r0
 8001976:	737b      	strb	r3, [r7, #13]


    if(lo_status) {
 8001978:	7b7b      	ldrb	r3, [r7, #13]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00a      	beq.n	8001994 <Monitor_Task+0x34>
      lead_off_count++;
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	3301      	adds	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
      if(lead_off_count >= LEAD_OFF_THRESHOLD) {
 8001984:	7bfa      	ldrb	r2, [r7, #15]
 8001986:	7bbb      	ldrb	r3, [r7, #14]
 8001988:	429a      	cmp	r2, r3
 800198a:	d30f      	bcc.n	80019ac <Monitor_Task+0x4c>
        lead_off_detected = 1;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <Monitor_Task+0x7c>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e00b      	b.n	80019ac <Monitor_Task+0x4c>
      }
    } else {
      if(lead_off_count > 0) {
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d002      	beq.n	80019a0 <Monitor_Task+0x40>
        lead_off_count--;
 800199a:	7bfb      	ldrb	r3, [r7, #15]
 800199c:	3b01      	subs	r3, #1
 800199e:	73fb      	strb	r3, [r7, #15]
      }
      if(lead_off_count == 0) {
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d102      	bne.n	80019ac <Monitor_Task+0x4c>
        lead_off_detected = 0;
 80019a6:	4b0d      	ldr	r3, [pc, #52]	@ (80019dc <Monitor_Task+0x7c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
      }
    }

    if(osMutexAcquire(ECG_Data_MutexHandle, 10) == osOK)
 80019ac:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <Monitor_Task+0x80>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	210a      	movs	r1, #10
 80019b2:	4618      	mov	r0, r3
 80019b4:	f003 fe28 	bl	8005608 <osMutexAcquire>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d109      	bne.n	80019d2 <Monitor_Task+0x72>
    {
      ecg_data.lead_off = lead_off_detected;
 80019be:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <Monitor_Task+0x7c>)
 80019c0:	781a      	ldrb	r2, [r3, #0]
 80019c2:	4b08      	ldr	r3, [pc, #32]	@ (80019e4 <Monitor_Task+0x84>)
 80019c4:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
      osMutexRelease(ECG_Data_MutexHandle);
 80019c8:	4b05      	ldr	r3, [pc, #20]	@ (80019e0 <Monitor_Task+0x80>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f003 fe66 	bl	800569e <osMutexRelease>
    }

    osDelay(20);
 80019d2:	2014      	movs	r0, #20
 80019d4:	f003 fd77 	bl	80054c6 <osDelay>
  {
 80019d8:	e7ca      	b.n	8001970 <Monitor_Task+0x10>
 80019da:	bf00      	nop
 80019dc:	20000477 	.word	0x20000477
 80019e0:	20000434 	.word	0x20000434
 80019e4:	2000030c 	.word	0x2000030c

080019e8 <MedianFilter>:
  }
}

uint16_t MedianFilter(uint16_t new_value)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	@ 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	4603      	mov	r3, r0
 80019f0:	80fb      	strh	r3, [r7, #6]
    filter_buffer[filter_index] = new_value;
 80019f2:	4b32      	ldr	r3, [pc, #200]	@ (8001abc <MedianFilter+0xd4>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	4619      	mov	r1, r3
 80019f8:	4a31      	ldr	r2, [pc, #196]	@ (8001ac0 <MedianFilter+0xd8>)
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    filter_index = (filter_index + 1) % FILTER_SIZE;
 8001a00:	4b2e      	ldr	r3, [pc, #184]	@ (8001abc <MedianFilter+0xd4>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	1c5a      	adds	r2, r3, #1
 8001a06:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac4 <MedianFilter+0xdc>)
 8001a08:	fb83 1302 	smull	r1, r3, r3, r2
 8001a0c:	1059      	asrs	r1, r3, #1
 8001a0e:	17d3      	asrs	r3, r2, #31
 8001a10:	1ac9      	subs	r1, r1, r3
 8001a12:	460b      	mov	r3, r1
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	440b      	add	r3, r1
 8001a18:	1ad1      	subs	r1, r2, r3
 8001a1a:	b2ca      	uxtb	r2, r1
 8001a1c:	4b27      	ldr	r3, [pc, #156]	@ (8001abc <MedianFilter+0xd4>)
 8001a1e:	701a      	strb	r2, [r3, #0]

    uint16_t sorted[FILTER_SIZE];
    memcpy(sorted, filter_buffer, sizeof(sorted));
 8001a20:	4a27      	ldr	r2, [pc, #156]	@ (8001ac0 <MedianFilter+0xd8>)
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a28:	c303      	stmia	r3!, {r0, r1}
 8001a2a:	801a      	strh	r2, [r3, #0]


    for(int i = 0; i < FILTER_SIZE-1; i++) {
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61fb      	str	r3, [r7, #28]
 8001a30:	e039      	b.n	8001aa6 <MedianFilter+0xbe>
        for(int j = 0; j < FILTER_SIZE-i-1; j++) {
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
 8001a36:	e02d      	b.n	8001a94 <MedianFilter+0xac>
            if(sorted[j] > sorted[j+1]) {
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	3320      	adds	r3, #32
 8001a3e:	443b      	add	r3, r7
 8001a40:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	3301      	adds	r3, #1
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	3320      	adds	r3, #32
 8001a4c:	443b      	add	r3, r7
 8001a4e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d91b      	bls.n	8001a8e <MedianFilter+0xa6>
                uint16_t temp = sorted[j];
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	3320      	adds	r3, #32
 8001a5c:	443b      	add	r3, r7
 8001a5e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001a62:	82fb      	strh	r3, [r7, #22]
                sorted[j] = sorted[j+1];
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	3301      	adds	r3, #1
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	3320      	adds	r3, #32
 8001a6c:	443b      	add	r3, r7
 8001a6e:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	3320      	adds	r3, #32
 8001a78:	443b      	add	r3, r7
 8001a7a:	f823 2c14 	strh.w	r2, [r3, #-20]
                sorted[j+1] = temp;
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	3301      	adds	r3, #1
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	3320      	adds	r3, #32
 8001a86:	443b      	add	r3, r7
 8001a88:	8afa      	ldrh	r2, [r7, #22]
 8001a8a:	f823 2c14 	strh.w	r2, [r3, #-20]
        for(int j = 0; j < FILTER_SIZE-i-1; j++) {
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	3301      	adds	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f1c3 0304 	rsb	r3, r3, #4
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	dbcb      	blt.n	8001a38 <MedianFilter+0x50>
    for(int i = 0; i < FILTER_SIZE-1; i++) {
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	61fb      	str	r3, [r7, #28]
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	2b03      	cmp	r3, #3
 8001aaa:	ddc2      	ble.n	8001a32 <MedianFilter+0x4a>
            }
        }
    }

    return sorted[FILTER_SIZE/2];
 8001aac:	8a3b      	ldrh	r3, [r7, #16]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3724      	adds	r7, #36	@ 0x24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000444 	.word	0x20000444
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	66666667 	.word	0x66666667

08001ac8 <CalculateHeartRate>:


void CalculateHeartRate(float filtered_val, uint32_t timestamp)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b089      	sub	sp, #36	@ 0x24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ad2:	6038      	str	r0, [r7, #0]

  float adaptive_threshold = PEAK_THRESHOLD_BASE;
 8001ad4:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc0 <CalculateHeartRate+0x1f8>)
 8001ad6:	61fb      	str	r3, [r7, #28]
  if(signal_max > signal_min) {
 8001ad8:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc4 <CalculateHeartRate+0x1fc>)
 8001ada:	ed93 7a00 	vldr	s14, [r3]
 8001ade:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc8 <CalculateHeartRate+0x200>)
 8001ae0:	edd3 7a00 	vldr	s15, [r3]
 8001ae4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aec:	dd23      	ble.n	8001b36 <CalculateHeartRate+0x6e>
    adaptive_threshold = (signal_max - signal_min) * ADAPTIVE_THRESHOLD_FACTOR;
 8001aee:	4b75      	ldr	r3, [pc, #468]	@ (8001cc4 <CalculateHeartRate+0x1fc>)
 8001af0:	ed93 7a00 	vldr	s14, [r3]
 8001af4:	4b74      	ldr	r3, [pc, #464]	@ (8001cc8 <CalculateHeartRate+0x200>)
 8001af6:	edd3 7a00 	vldr	s15, [r3]
 8001afa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001afe:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001ccc <CalculateHeartRate+0x204>
 8001b02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b06:	edc7 7a07 	vstr	s15, [r7, #28]
    if(adaptive_threshold < 150.0f) adaptive_threshold = 150.0f;
 8001b0a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b0e:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001cd0 <CalculateHeartRate+0x208>
 8001b12:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1a:	d501      	bpl.n	8001b20 <CalculateHeartRate+0x58>
 8001b1c:	4b6d      	ldr	r3, [pc, #436]	@ (8001cd4 <CalculateHeartRate+0x20c>)
 8001b1e:	61fb      	str	r3, [r7, #28]
    if(adaptive_threshold > 600.0f) adaptive_threshold = 600.0f;
 8001b20:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b24:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8001cd8 <CalculateHeartRate+0x210>
 8001b28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b30:	dd01      	ble.n	8001b36 <CalculateHeartRate+0x6e>
 8001b32:	4b6a      	ldr	r3, [pc, #424]	@ (8001cdc <CalculateHeartRate+0x214>)
 8001b34:	61fb      	str	r3, [r7, #28]
  }

  float abs_signal = fabsf(filtered_val);
 8001b36:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b3a:	eef0 7ae7 	vabs.f32	s15, s15
 8001b3e:	edc7 7a06 	vstr	s15, [r7, #24]
  static float prev_abs_signal = 0.0f;
  static float prev_prev_signal = 0.0f;


  uint32_t time_since_last_peak = timestamp - last_valid_peak_time;
 8001b42:	4b67      	ldr	r3, [pc, #412]	@ (8001ce0 <CalculateHeartRate+0x218>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  uint8_t in_refractory = (time_since_last_peak < REFRACTORY_PERIOD);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	2bc7      	cmp	r3, #199	@ 0xc7
 8001b50:	bf94      	ite	ls
 8001b52:	2301      	movls	r3, #1
 8001b54:	2300      	movhi	r3, #0
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	74fb      	strb	r3, [r7, #19]

  // peak: must be local maximum AND above threshold AND not in refractory
  uint8_t is_local_max = (abs_signal > prev_abs_signal) && (prev_abs_signal > prev_prev_signal);
 8001b5a:	4b62      	ldr	r3, [pc, #392]	@ (8001ce4 <CalculateHeartRate+0x21c>)
 8001b5c:	edd3 7a00 	vldr	s15, [r3]
 8001b60:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6c:	dd0c      	ble.n	8001b88 <CalculateHeartRate+0xc0>
 8001b6e:	4b5d      	ldr	r3, [pc, #372]	@ (8001ce4 <CalculateHeartRate+0x21c>)
 8001b70:	ed93 7a00 	vldr	s14, [r3]
 8001b74:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce8 <CalculateHeartRate+0x220>)
 8001b76:	edd3 7a00 	vldr	s15, [r3]
 8001b7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b82:	dd01      	ble.n	8001b88 <CalculateHeartRate+0xc0>
 8001b84:	2301      	movs	r3, #1
 8001b86:	e000      	b.n	8001b8a <CalculateHeartRate+0xc2>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	74bb      	strb	r3, [r7, #18]
  uint8_t is_above_threshold = (abs_signal > adaptive_threshold);
 8001b8c:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b90:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9c:	bfcc      	ite	gt
 8001b9e:	2301      	movgt	r3, #1
 8001ba0:	2300      	movle	r3, #0
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	747b      	strb	r3, [r7, #17]

  if(is_local_max && is_above_threshold && !in_refractory && !above_threshold) {
 8001ba6:	7cbb      	ldrb	r3, [r7, #18]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d06c      	beq.n	8001c86 <CalculateHeartRate+0x1be>
 8001bac:	7c7b      	ldrb	r3, [r7, #17]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d069      	beq.n	8001c86 <CalculateHeartRate+0x1be>
 8001bb2:	7cfb      	ldrb	r3, [r7, #19]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d166      	bne.n	8001c86 <CalculateHeartRate+0x1be>
 8001bb8:	4b4c      	ldr	r3, [pc, #304]	@ (8001cec <CalculateHeartRate+0x224>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d162      	bne.n	8001c86 <CalculateHeartRate+0x1be>
    above_threshold = 1;
 8001bc0:	4b4a      	ldr	r3, [pc, #296]	@ (8001cec <CalculateHeartRate+0x224>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]

    if(last_peak_time > 0) {
 8001bc6:	4b4a      	ldr	r3, [pc, #296]	@ (8001cf0 <CalculateHeartRate+0x228>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d054      	beq.n	8001c78 <CalculateHeartRate+0x1b0>
      uint32_t rr_interval = timestamp - last_peak_time;
 8001bce:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <CalculateHeartRate+0x228>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	683a      	ldr	r2, [r7, #0]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	60fb      	str	r3, [r7, #12]

      // Validate RR interval
      if(rr_interval >= MIN_RR_INTERVAL && rr_interval <= MAX_RR_INTERVAL) {
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001bde:	d34b      	bcc.n	8001c78 <CalculateHeartRate+0x1b0>
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001be6:	d847      	bhi.n	8001c78 <CalculateHeartRate+0x1b0>
        rr_intervals[rr_index] = rr_interval;
 8001be8:	4b42      	ldr	r3, [pc, #264]	@ (8001cf4 <CalculateHeartRate+0x22c>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	4a42      	ldr	r2, [pc, #264]	@ (8001cf8 <CalculateHeartRate+0x230>)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        rr_index = (rr_index + 1) % 10;
 8001bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8001cf4 <CalculateHeartRate+0x22c>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	1c5a      	adds	r2, r3, #1
 8001bfc:	4b3f      	ldr	r3, [pc, #252]	@ (8001cfc <CalculateHeartRate+0x234>)
 8001bfe:	fb83 1302 	smull	r1, r3, r3, r2
 8001c02:	1099      	asrs	r1, r3, #2
 8001c04:	17d3      	asrs	r3, r2, #31
 8001c06:	1ac9      	subs	r1, r1, r3
 8001c08:	460b      	mov	r3, r1
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	1ad1      	subs	r1, r2, r3
 8001c12:	b2ca      	uxtb	r2, r1
 8001c14:	4b37      	ldr	r3, [pc, #220]	@ (8001cf4 <CalculateHeartRate+0x22c>)
 8001c16:	701a      	strb	r2, [r3, #0]

        // Calculate HR from this RR interval
        uint32_t calculated_hr = 60000 / rr_interval;
 8001c18:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c22:	60bb      	str	r3, [r7, #8]

        // Add to history for averaging
        if(calculated_hr >= 30 && calculated_hr <= 220) {
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	2b1d      	cmp	r3, #29
 8001c28:	d926      	bls.n	8001c78 <CalculateHeartRate+0x1b0>
 8001c2a:	68bb      	ldr	r3, [r7, #8]
 8001c2c:	2bdc      	cmp	r3, #220	@ 0xdc
 8001c2e:	d823      	bhi.n	8001c78 <CalculateHeartRate+0x1b0>
          hr_history[hr_history_index] = calculated_hr;
 8001c30:	4b33      	ldr	r3, [pc, #204]	@ (8001d00 <CalculateHeartRate+0x238>)
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	4619      	mov	r1, r3
 8001c36:	4a33      	ldr	r2, [pc, #204]	@ (8001d04 <CalculateHeartRate+0x23c>)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
          hr_history_index = (hr_history_index + 1) % HR_AVERAGE_SIZE;
 8001c3e:	4b30      	ldr	r3, [pc, #192]	@ (8001d00 <CalculateHeartRate+0x238>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	1c5a      	adds	r2, r3, #1
 8001c44:	4b2d      	ldr	r3, [pc, #180]	@ (8001cfc <CalculateHeartRate+0x234>)
 8001c46:	fb83 1302 	smull	r1, r3, r3, r2
 8001c4a:	1059      	asrs	r1, r3, #1
 8001c4c:	17d3      	asrs	r3, r2, #31
 8001c4e:	1ac9      	subs	r1, r1, r3
 8001c50:	460b      	mov	r3, r1
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	440b      	add	r3, r1
 8001c56:	1ad1      	subs	r1, r2, r3
 8001c58:	b2ca      	uxtb	r2, r1
 8001c5a:	4b29      	ldr	r3, [pc, #164]	@ (8001d00 <CalculateHeartRate+0x238>)
 8001c5c:	701a      	strb	r2, [r3, #0]
          if(hr_history_count < HR_AVERAGE_SIZE) {
 8001c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d08 <CalculateHeartRate+0x240>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b04      	cmp	r3, #4
 8001c64:	d805      	bhi.n	8001c72 <CalculateHeartRate+0x1aa>
            hr_history_count++;
 8001c66:	4b28      	ldr	r3, [pc, #160]	@ (8001d08 <CalculateHeartRate+0x240>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	4b26      	ldr	r3, [pc, #152]	@ (8001d08 <CalculateHeartRate+0x240>)
 8001c70:	701a      	strb	r2, [r3, #0]
          }
          peak_detected = 1;
 8001c72:	4b26      	ldr	r3, [pc, #152]	@ (8001d0c <CalculateHeartRate+0x244>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]
        }
      }
    }
    last_peak_time = timestamp;
 8001c78:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf0 <CalculateHeartRate+0x228>)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	6013      	str	r3, [r2, #0]
    last_valid_peak_time = timestamp;  // Update valid peak time
 8001c7e:	4a18      	ldr	r2, [pc, #96]	@ (8001ce0 <CalculateHeartRate+0x218>)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	6013      	str	r3, [r2, #0]
 8001c84:	e00f      	b.n	8001ca6 <CalculateHeartRate+0x1de>
  }
  // Reset when signal drops significantly
  else if(abs_signal < (adaptive_threshold * 0.3f)) {
 8001c86:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c8a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001d10 <CalculateHeartRate+0x248>
 8001c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c92:	ed97 7a06 	vldr	s14, [r7, #24]
 8001c96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9e:	d502      	bpl.n	8001ca6 <CalculateHeartRate+0x1de>
    above_threshold = 0;
 8001ca0:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <CalculateHeartRate+0x224>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]
  }

  prev_prev_signal = prev_abs_signal;
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce4 <CalculateHeartRate+0x21c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a0f      	ldr	r2, [pc, #60]	@ (8001ce8 <CalculateHeartRate+0x220>)
 8001cac:	6013      	str	r3, [r2, #0]
  prev_abs_signal = abs_signal;
 8001cae:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce4 <CalculateHeartRate+0x21c>)
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	6013      	str	r3, [r2, #0]
}
 8001cb4:	bf00      	nop
 8001cb6:	3724      	adds	r7, #36	@ 0x24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	43480000 	.word	0x43480000
 8001cc4:	2000047c 	.word	0x2000047c
 8001cc8:	20000014 	.word	0x20000014
 8001ccc:	3f266666 	.word	0x3f266666
 8001cd0:	43160000 	.word	0x43160000
 8001cd4:	43160000 	.word	0x43160000
 8001cd8:	44160000 	.word	0x44160000
 8001cdc:	44160000 	.word	0x44160000
 8001ce0:	2000049c 	.word	0x2000049c
 8001ce4:	200004a0 	.word	0x200004a0
 8001ce8:	200004a4 	.word	0x200004a4
 8001cec:	20000476 	.word	0x20000476
 8001cf0:	20000448 	.word	0x20000448
 8001cf4:	20000474 	.word	0x20000474
 8001cf8:	2000044c 	.word	0x2000044c
 8001cfc:	66666667 	.word	0x66666667
 8001d00:	20000498 	.word	0x20000498
 8001d04:	20000484 	.word	0x20000484
 8001d08:	20000499 	.word	0x20000499
 8001d0c:	20000475 	.word	0x20000475
 8001d10:	3e99999a 	.word	0x3e99999a

08001d14 <GetAveragedHeartRate>:
uint32_t GetAveragedHeartRate(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
  if(hr_history_count == 0) {
 8001d1a:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <GetAveragedHeartRate+0x54>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <GetAveragedHeartRate+0x12>
    return 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e01a      	b.n	8001d5c <GetAveragedHeartRate+0x48>
  }

  uint32_t sum = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
  for(int i = 0; i < hr_history_count; i++) {
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	e009      	b.n	8001d44 <GetAveragedHeartRate+0x30>
    sum += hr_history[i];
 8001d30:	4a0e      	ldr	r2, [pc, #56]	@ (8001d6c <GetAveragedHeartRate+0x58>)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	607b      	str	r3, [r7, #4]
  for(int i = 0; i < hr_history_count; i++) {
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	3301      	adds	r3, #1
 8001d42:	603b      	str	r3, [r7, #0]
 8001d44:	4b08      	ldr	r3, [pc, #32]	@ (8001d68 <GetAveragedHeartRate+0x54>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	dbef      	blt.n	8001d30 <GetAveragedHeartRate+0x1c>
  }

  return sum / hr_history_count;
 8001d50:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <GetAveragedHeartRate+0x54>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	461a      	mov	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	20000499 	.word	0x20000499
 8001d6c:	20000484 	.word	0x20000484

08001d70 <CalculateHRV>:

float CalculateHRV(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
  float mean = 0;
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]
  for(int i = 0; i < 10; i++) {
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	e010      	b.n	8001da4 <CalculateHRV+0x34>
    mean += rr_intervals[i];
 8001d82:	4a29      	ldr	r2, [pc, #164]	@ (8001e28 <CalculateHRV+0xb8>)
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d8a:	ee07 3a90 	vmov	s15, r3
 8001d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d9a:	edc7 7a05 	vstr	s15, [r7, #20]
  for(int i = 0; i < 10; i++) {
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	3301      	adds	r3, #1
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	2b09      	cmp	r3, #9
 8001da8:	ddeb      	ble.n	8001d82 <CalculateHRV+0x12>
  }
  mean /= 10.0f;
 8001daa:	ed97 7a05 	vldr	s14, [r7, #20]
 8001dae:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001db2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db6:	edc7 7a05 	vstr	s15, [r7, #20]

  float variance = 0;
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < 10; i++) {
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	e01a      	b.n	8001dfc <CalculateHRV+0x8c>
    float diff = rr_intervals[i] - mean;
 8001dc6:	4a18      	ldr	r2, [pc, #96]	@ (8001e28 <CalculateHRV+0xb8>)
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dce:	ee07 3a90 	vmov	s15, r3
 8001dd2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dd6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dde:	edc7 7a01 	vstr	s15, [r7, #4]
    variance += diff * diff;
 8001de2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001de6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001dea:	ed97 7a03 	vldr	s14, [r7, #12]
 8001dee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df2:	edc7 7a03 	vstr	s15, [r7, #12]
  for(int i = 0; i < 10; i++) {
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2b09      	cmp	r3, #9
 8001e00:	dde1      	ble.n	8001dc6 <CalculateHRV+0x56>
  }
  variance /= 10.0f;
 8001e02:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e06:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001e0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e0e:	edc7 7a03 	vstr	s15, [r7, #12]
  return sqrtf(variance);
 8001e12:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e16:	f009 fec7 	bl	800bba8 <sqrtf>
 8001e1a:	eef0 7a40 	vmov.f32	s15, s0
}
 8001e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e22:	3718      	adds	r7, #24
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	2000044c 	.word	0x2000044c

08001e2c <CheckLeadOff>:

uint8_t CheckLeadOff(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  uint8_t lo_plus = HAL_GPIO_ReadPin(LO_PLUS_GPIO_Port, LO_PLUS_Pin);
 8001e32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e36:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <CheckLeadOff+0x40>)
 8001e38:	f002 f8d6 	bl	8003fe8 <HAL_GPIO_ReadPin>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	71fb      	strb	r3, [r7, #7]
  uint8_t lo_minus = HAL_GPIO_ReadPin(LO_MINUS_GPIO_Port, LO_MINUS_Pin);
 8001e40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e44:	4809      	ldr	r0, [pc, #36]	@ (8001e6c <CheckLeadOff+0x40>)
 8001e46:	f002 f8cf 	bl	8003fe8 <HAL_GPIO_ReadPin>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71bb      	strb	r3, [r7, #6]
  return (lo_plus == GPIO_PIN_SET || lo_minus == GPIO_PIN_SET);
 8001e4e:	79fb      	ldrb	r3, [r7, #7]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d002      	beq.n	8001e5a <CheckLeadOff+0x2e>
 8001e54:	79bb      	ldrb	r3, [r7, #6]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d101      	bne.n	8001e5e <CheckLeadOff+0x32>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <CheckLeadOff+0x34>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	b2db      	uxtb	r3, r3
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40020400 	.word	0x40020400

08001e70 <AssessSignalQuality>:

uint8_t AssessSignalQuality(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
  int32_t min_val = 4096, max_val = 0;
 8001e76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]

  for(int i = 0; i < FILTER_SIZE; i++) {
 8001e80:	2300      	movs	r3, #0
 8001e82:	607b      	str	r3, [r7, #4]
 8001e84:	e01c      	b.n	8001ec0 <AssessSignalQuality+0x50>
    if(filter_buffer[i] < min_val) min_val = filter_buffer[i];
 8001e86:	4a21      	ldr	r2, [pc, #132]	@ (8001f0c <AssessSignalQuality+0x9c>)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4293      	cmp	r3, r2
 8001e94:	dd04      	ble.n	8001ea0 <AssessSignalQuality+0x30>
 8001e96:	4a1d      	ldr	r2, [pc, #116]	@ (8001f0c <AssessSignalQuality+0x9c>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e9e:	60fb      	str	r3, [r7, #12]
    if(filter_buffer[i] > max_val) max_val = filter_buffer[i];
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	@ (8001f0c <AssessSignalQuality+0x9c>)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	4293      	cmp	r3, r2
 8001eae:	da04      	bge.n	8001eba <AssessSignalQuality+0x4a>
 8001eb0:	4a16      	ldr	r2, [pc, #88]	@ (8001f0c <AssessSignalQuality+0x9c>)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001eb8:	60bb      	str	r3, [r7, #8]
  for(int i = 0; i < FILTER_SIZE; i++) {
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b04      	cmp	r3, #4
 8001ec4:	dddf      	ble.n	8001e86 <AssessSignalQuality+0x16>
  }

  int32_t range = max_val - min_val;
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	603b      	str	r3, [r7, #0]

  if(range > 200 && range < 1500) return 80;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001ed2:	dd06      	ble.n	8001ee2 <AssessSignalQuality+0x72>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001eda:	4293      	cmp	r3, r2
 8001edc:	dc01      	bgt.n	8001ee2 <AssessSignalQuality+0x72>
 8001ede:	2350      	movs	r3, #80	@ 0x50
 8001ee0:	e00e      	b.n	8001f00 <AssessSignalQuality+0x90>
  if(range > 100 && range < 2000) return 60;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b64      	cmp	r3, #100	@ 0x64
 8001ee6:	dd05      	ble.n	8001ef4 <AssessSignalQuality+0x84>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001eee:	da01      	bge.n	8001ef4 <AssessSignalQuality+0x84>
 8001ef0:	233c      	movs	r3, #60	@ 0x3c
 8001ef2:	e005      	b.n	8001f00 <AssessSignalQuality+0x90>
  if(range > 50) return 40;
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	2b32      	cmp	r3, #50	@ 0x32
 8001ef8:	dd01      	ble.n	8001efe <AssessSignalQuality+0x8e>
 8001efa:	2328      	movs	r3, #40	@ 0x28
 8001efc:	e000      	b.n	8001f00 <AssessSignalQuality+0x90>
  return 20;
 8001efe:	2314      	movs	r3, #20
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	20000000 	.word	0x20000000

08001f10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  for(;;)
  {
    osDelay(1);
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f003 fad4 	bl	80054c6 <osDelay>
 8001f1e:	e7fb      	b.n	8001f18 <StartDefaultTask+0x8>

08001f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f24:	b672      	cpsid	i
}
 8001f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 8001f28:	bf00      	nop
 8001f2a:	e7fd      	b.n	8001f28 <Error_Handler+0x8>

08001f2c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
	...

08001f3c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af04      	add	r7, sp, #16
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001f46:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4a:	9302      	str	r3, [sp, #8]
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	9301      	str	r3, [sp, #4]
 8001f50:	1dfb      	adds	r3, r7, #7
 8001f52:	9300      	str	r3, [sp, #0]
 8001f54:	2301      	movs	r3, #1
 8001f56:	2200      	movs	r2, #0
 8001f58:	2178      	movs	r1, #120	@ 0x78
 8001f5a:	4803      	ldr	r0, [pc, #12]	@ (8001f68 <ssd1306_WriteCommand+0x2c>)
 8001f5c:	f002 f9a0 	bl	80042a0 <HAL_I2C_Mem_Write>
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200002b4 	.word	0x200002b4

08001f6c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af04      	add	r7, sp, #16
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7e:	9202      	str	r2, [sp, #8]
 8001f80:	9301      	str	r3, [sp, #4]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	9300      	str	r3, [sp, #0]
 8001f86:	2301      	movs	r3, #1
 8001f88:	2240      	movs	r2, #64	@ 0x40
 8001f8a:	2178      	movs	r1, #120	@ 0x78
 8001f8c:	4803      	ldr	r0, [pc, #12]	@ (8001f9c <ssd1306_WriteData+0x30>)
 8001f8e:	f002 f987 	bl	80042a0 <HAL_I2C_Mem_Write>
}
 8001f92:	bf00      	nop
 8001f94:	3708      	adds	r7, #8
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	200002b4 	.word	0x200002b4

08001fa0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001fa4:	f7ff ffc2 	bl	8001f2c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001fa8:	2064      	movs	r0, #100	@ 0x64
 8001faa:	f000 fdc5 	bl	8002b38 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f000 fb12 	bl	80025d8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001fb4:	2020      	movs	r0, #32
 8001fb6:	f7ff ffc1 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff ffbe 	bl	8001f3c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001fc0:	20b0      	movs	r0, #176	@ 0xb0
 8001fc2:	f7ff ffbb 	bl	8001f3c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001fc6:	20c8      	movs	r0, #200	@ 0xc8
 8001fc8:	f7ff ffb8 	bl	8001f3c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f7ff ffb5 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001fd2:	2010      	movs	r0, #16
 8001fd4:	f7ff ffb2 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001fd8:	2040      	movs	r0, #64	@ 0x40
 8001fda:	f7ff ffaf 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001fde:	20ff      	movs	r0, #255	@ 0xff
 8001fe0:	f000 fae6 	bl	80025b0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001fe4:	20a1      	movs	r0, #161	@ 0xa1
 8001fe6:	f7ff ffa9 	bl	8001f3c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001fea:	20a6      	movs	r0, #166	@ 0xa6
 8001fec:	f7ff ffa6 	bl	8001f3c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001ff0:	20a8      	movs	r0, #168	@ 0xa8
 8001ff2:	f7ff ffa3 	bl	8001f3c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001ff6:	203f      	movs	r0, #63	@ 0x3f
 8001ff8:	f7ff ffa0 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ffc:	20a4      	movs	r0, #164	@ 0xa4
 8001ffe:	f7ff ff9d 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002002:	20d3      	movs	r0, #211	@ 0xd3
 8002004:	f7ff ff9a 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002008:	2000      	movs	r0, #0
 800200a:	f7ff ff97 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800200e:	20d5      	movs	r0, #213	@ 0xd5
 8002010:	f7ff ff94 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002014:	20f0      	movs	r0, #240	@ 0xf0
 8002016:	f7ff ff91 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800201a:	20d9      	movs	r0, #217	@ 0xd9
 800201c:	f7ff ff8e 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002020:	2022      	movs	r0, #34	@ 0x22
 8002022:	f7ff ff8b 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002026:	20da      	movs	r0, #218	@ 0xda
 8002028:	f7ff ff88 	bl	8001f3c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800202c:	2012      	movs	r0, #18
 800202e:	f7ff ff85 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002032:	20db      	movs	r0, #219	@ 0xdb
 8002034:	f7ff ff82 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002038:	2020      	movs	r0, #32
 800203a:	f7ff ff7f 	bl	8001f3c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800203e:	208d      	movs	r0, #141	@ 0x8d
 8002040:	f7ff ff7c 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002044:	2014      	movs	r0, #20
 8002046:	f7ff ff79 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800204a:	2001      	movs	r0, #1
 800204c:	f000 fac4 	bl	80025d8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002050:	2000      	movs	r0, #0
 8002052:	f000 f80f 	bl	8002074 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002056:	f000 f825 	bl	80020a4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800205a:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <ssd1306_Init+0xd0>)
 800205c:	2200      	movs	r2, #0
 800205e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <ssd1306_Init+0xd0>)
 8002062:	2200      	movs	r2, #0
 8002064:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002066:	4b02      	ldr	r3, [pc, #8]	@ (8002070 <ssd1306_Init+0xd0>)
 8002068:	2201      	movs	r2, #1
 800206a:	711a      	strb	r2, [r3, #4]
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200008a8 	.word	0x200008a8

08002074 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <ssd1306_Fill+0x14>
 8002084:	2300      	movs	r3, #0
 8002086:	e000      	b.n	800208a <ssd1306_Fill+0x16>
 8002088:	23ff      	movs	r3, #255	@ 0xff
 800208a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800208e:	4619      	mov	r1, r3
 8002090:	4803      	ldr	r0, [pc, #12]	@ (80020a0 <ssd1306_Fill+0x2c>)
 8002092:	f007 fcd4 	bl	8009a3e <memset>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200004a8 	.word	0x200004a8

080020a4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80020aa:	2300      	movs	r3, #0
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	e016      	b.n	80020de <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	3b50      	subs	r3, #80	@ 0x50
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff ff40 	bl	8001f3c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80020bc:	2000      	movs	r0, #0
 80020be:	f7ff ff3d 	bl	8001f3c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80020c2:	2010      	movs	r0, #16
 80020c4:	f7ff ff3a 	bl	8001f3c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80020c8:	79fb      	ldrb	r3, [r7, #7]
 80020ca:	01db      	lsls	r3, r3, #7
 80020cc:	4a08      	ldr	r2, [pc, #32]	@ (80020f0 <ssd1306_UpdateScreen+0x4c>)
 80020ce:	4413      	add	r3, r2
 80020d0:	2180      	movs	r1, #128	@ 0x80
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff ff4a 	bl	8001f6c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80020d8:	79fb      	ldrb	r3, [r7, #7]
 80020da:	3301      	adds	r3, #1
 80020dc:	71fb      	strb	r3, [r7, #7]
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	2b07      	cmp	r3, #7
 80020e2:	d9e5      	bls.n	80020b0 <ssd1306_UpdateScreen+0xc>
    }
}
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	200004a8 	.word	0x200004a8

080020f4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	71fb      	strb	r3, [r7, #7]
 80020fe:	460b      	mov	r3, r1
 8002100:	71bb      	strb	r3, [r7, #6]
 8002102:	4613      	mov	r3, r2
 8002104:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db3d      	blt.n	800218a <ssd1306_DrawPixel+0x96>
 800210e:	79bb      	ldrb	r3, [r7, #6]
 8002110:	2b3f      	cmp	r3, #63	@ 0x3f
 8002112:	d83a      	bhi.n	800218a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002114:	797b      	ldrb	r3, [r7, #5]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d11a      	bne.n	8002150 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800211a:	79fa      	ldrb	r2, [r7, #7]
 800211c:	79bb      	ldrb	r3, [r7, #6]
 800211e:	08db      	lsrs	r3, r3, #3
 8002120:	b2d8      	uxtb	r0, r3
 8002122:	4603      	mov	r3, r0
 8002124:	01db      	lsls	r3, r3, #7
 8002126:	4413      	add	r3, r2
 8002128:	4a1b      	ldr	r2, [pc, #108]	@ (8002198 <ssd1306_DrawPixel+0xa4>)
 800212a:	5cd3      	ldrb	r3, [r2, r3]
 800212c:	b25a      	sxtb	r2, r3
 800212e:	79bb      	ldrb	r3, [r7, #6]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	2101      	movs	r1, #1
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	b25b      	sxtb	r3, r3
 800213c:	4313      	orrs	r3, r2
 800213e:	b259      	sxtb	r1, r3
 8002140:	79fa      	ldrb	r2, [r7, #7]
 8002142:	4603      	mov	r3, r0
 8002144:	01db      	lsls	r3, r3, #7
 8002146:	4413      	add	r3, r2
 8002148:	b2c9      	uxtb	r1, r1
 800214a:	4a13      	ldr	r2, [pc, #76]	@ (8002198 <ssd1306_DrawPixel+0xa4>)
 800214c:	54d1      	strb	r1, [r2, r3]
 800214e:	e01d      	b.n	800218c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002150:	79fa      	ldrb	r2, [r7, #7]
 8002152:	79bb      	ldrb	r3, [r7, #6]
 8002154:	08db      	lsrs	r3, r3, #3
 8002156:	b2d8      	uxtb	r0, r3
 8002158:	4603      	mov	r3, r0
 800215a:	01db      	lsls	r3, r3, #7
 800215c:	4413      	add	r3, r2
 800215e:	4a0e      	ldr	r2, [pc, #56]	@ (8002198 <ssd1306_DrawPixel+0xa4>)
 8002160:	5cd3      	ldrb	r3, [r2, r3]
 8002162:	b25a      	sxtb	r2, r3
 8002164:	79bb      	ldrb	r3, [r7, #6]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	2101      	movs	r1, #1
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	b25b      	sxtb	r3, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	b25b      	sxtb	r3, r3
 8002176:	4013      	ands	r3, r2
 8002178:	b259      	sxtb	r1, r3
 800217a:	79fa      	ldrb	r2, [r7, #7]
 800217c:	4603      	mov	r3, r0
 800217e:	01db      	lsls	r3, r3, #7
 8002180:	4413      	add	r3, r2
 8002182:	b2c9      	uxtb	r1, r1
 8002184:	4a04      	ldr	r2, [pc, #16]	@ (8002198 <ssd1306_DrawPixel+0xa4>)
 8002186:	54d1      	strb	r1, [r2, r3]
 8002188:	e000      	b.n	800218c <ssd1306_DrawPixel+0x98>
        return;
 800218a:	bf00      	nop
    }
}
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	200004a8 	.word	0x200004a8

0800219c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800219c:	b590      	push	{r4, r7, lr}
 800219e:	b089      	sub	sp, #36	@ 0x24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4604      	mov	r4, r0
 80021a4:	4638      	mov	r0, r7
 80021a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80021aa:	4623      	mov	r3, r4
 80021ac:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
 80021b0:	2b1f      	cmp	r3, #31
 80021b2:	d902      	bls.n	80021ba <ssd1306_WriteChar+0x1e>
 80021b4:	7bfb      	ldrb	r3, [r7, #15]
 80021b6:	2b7e      	cmp	r3, #126	@ 0x7e
 80021b8:	d901      	bls.n	80021be <ssd1306_WriteChar+0x22>
        return 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	e079      	b.n	80022b2 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d005      	beq.n	80021d0 <ssd1306_WriteChar+0x34>
 80021c4:	68ba      	ldr	r2, [r7, #8]
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	3b20      	subs	r3, #32
 80021ca:	4413      	add	r3, r2
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	e000      	b.n	80021d2 <ssd1306_WriteChar+0x36>
 80021d0:	783b      	ldrb	r3, [r7, #0]
 80021d2:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80021d4:	4b39      	ldr	r3, [pc, #228]	@ (80022bc <ssd1306_WriteChar+0x120>)
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	7dfb      	ldrb	r3, [r7, #23]
 80021dc:	4413      	add	r3, r2
 80021de:	2b80      	cmp	r3, #128	@ 0x80
 80021e0:	dc06      	bgt.n	80021f0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80021e2:	4b36      	ldr	r3, [pc, #216]	@ (80022bc <ssd1306_WriteChar+0x120>)
 80021e4:	885b      	ldrh	r3, [r3, #2]
 80021e6:	461a      	mov	r2, r3
 80021e8:	787b      	ldrb	r3, [r7, #1]
 80021ea:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80021ec:	2b40      	cmp	r3, #64	@ 0x40
 80021ee:	dd01      	ble.n	80021f4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	e05e      	b.n	80022b2 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
 80021f8:	e04d      	b.n	8002296 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	7bfb      	ldrb	r3, [r7, #15]
 80021fe:	3b20      	subs	r3, #32
 8002200:	7879      	ldrb	r1, [r7, #1]
 8002202:	fb01 f303 	mul.w	r3, r1, r3
 8002206:	4619      	mov	r1, r3
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	440b      	add	r3, r1
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	4413      	add	r3, r2
 8002210:	881b      	ldrh	r3, [r3, #0]
 8002212:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002214:	2300      	movs	r3, #0
 8002216:	61bb      	str	r3, [r7, #24]
 8002218:	e036      	b.n	8002288 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d013      	beq.n	8002252 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800222a:	4b24      	ldr	r3, [pc, #144]	@ (80022bc <ssd1306_WriteChar+0x120>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	b2da      	uxtb	r2, r3
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	4413      	add	r3, r2
 8002236:	b2d8      	uxtb	r0, r3
 8002238:	4b20      	ldr	r3, [pc, #128]	@ (80022bc <ssd1306_WriteChar+0x120>)
 800223a:	885b      	ldrh	r3, [r3, #2]
 800223c:	b2da      	uxtb	r2, r3
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	b2db      	uxtb	r3, r3
 8002242:	4413      	add	r3, r2
 8002244:	b2db      	uxtb	r3, r3
 8002246:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800224a:	4619      	mov	r1, r3
 800224c:	f7ff ff52 	bl	80020f4 <ssd1306_DrawPixel>
 8002250:	e017      	b.n	8002282 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002252:	4b1a      	ldr	r3, [pc, #104]	@ (80022bc <ssd1306_WriteChar+0x120>)
 8002254:	881b      	ldrh	r3, [r3, #0]
 8002256:	b2da      	uxtb	r2, r3
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	4413      	add	r3, r2
 800225e:	b2d8      	uxtb	r0, r3
 8002260:	4b16      	ldr	r3, [pc, #88]	@ (80022bc <ssd1306_WriteChar+0x120>)
 8002262:	885b      	ldrh	r3, [r3, #2]
 8002264:	b2da      	uxtb	r2, r3
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	b2db      	uxtb	r3, r3
 800226a:	4413      	add	r3, r2
 800226c:	b2d9      	uxtb	r1, r3
 800226e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002272:	2b00      	cmp	r3, #0
 8002274:	bf0c      	ite	eq
 8002276:	2301      	moveq	r3, #1
 8002278:	2300      	movne	r3, #0
 800227a:	b2db      	uxtb	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	f7ff ff39 	bl	80020f4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	3301      	adds	r3, #1
 8002286:	61bb      	str	r3, [r7, #24]
 8002288:	7dfb      	ldrb	r3, [r7, #23]
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	429a      	cmp	r2, r3
 800228e:	d3c4      	bcc.n	800221a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	3301      	adds	r3, #1
 8002294:	61fb      	str	r3, [r7, #28]
 8002296:	787b      	ldrb	r3, [r7, #1]
 8002298:	461a      	mov	r2, r3
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	4293      	cmp	r3, r2
 800229e:	d3ac      	bcc.n	80021fa <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80022a0:	4b06      	ldr	r3, [pc, #24]	@ (80022bc <ssd1306_WriteChar+0x120>)
 80022a2:	881a      	ldrh	r2, [r3, #0]
 80022a4:	7dfb      	ldrb	r3, [r7, #23]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	4413      	add	r3, r2
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	4b03      	ldr	r3, [pc, #12]	@ (80022bc <ssd1306_WriteChar+0x120>)
 80022ae:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80022b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3724      	adds	r7, #36	@ 0x24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd90      	pop	{r4, r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200008a8 	.word	0x200008a8

080022c0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	4638      	mov	r0, r7
 80022ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80022ce:	e013      	b.n	80022f8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	7818      	ldrb	r0, [r3, #0]
 80022d4:	7e3b      	ldrb	r3, [r7, #24]
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	463b      	mov	r3, r7
 80022da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022dc:	f7ff ff5e 	bl	800219c <ssd1306_WriteChar>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461a      	mov	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d002      	beq.n	80022f2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	e008      	b.n	8002304 <ssd1306_WriteString+0x44>
        }
        str++;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	3301      	adds	r3, #1
 80022f6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1e7      	bne.n	80022d0 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	781b      	ldrb	r3, [r3, #0]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}

0800230c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	460a      	mov	r2, r1
 8002316:	71fb      	strb	r3, [r7, #7]
 8002318:	4613      	mov	r3, r2
 800231a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	b29a      	uxth	r2, r3
 8002320:	4b05      	ldr	r3, [pc, #20]	@ (8002338 <ssd1306_SetCursor+0x2c>)
 8002322:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002324:	79bb      	ldrb	r3, [r7, #6]
 8002326:	b29a      	uxth	r2, r3
 8002328:	4b03      	ldr	r3, [pc, #12]	@ (8002338 <ssd1306_SetCursor+0x2c>)
 800232a:	805a      	strh	r2, [r3, #2]
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	200008a8 	.word	0x200008a8

0800233c <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	b089      	sub	sp, #36	@ 0x24
 8002340:	af00      	add	r7, sp, #0
 8002342:	4604      	mov	r4, r0
 8002344:	4608      	mov	r0, r1
 8002346:	4611      	mov	r1, r2
 8002348:	461a      	mov	r2, r3
 800234a:	4623      	mov	r3, r4
 800234c:	71fb      	strb	r3, [r7, #7]
 800234e:	4603      	mov	r3, r0
 8002350:	71bb      	strb	r3, [r7, #6]
 8002352:	460b      	mov	r3, r1
 8002354:	717b      	strb	r3, [r7, #5]
 8002356:	4613      	mov	r3, r2
 8002358:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 800235a:	797a      	ldrb	r2, [r7, #5]
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b00      	cmp	r3, #0
 8002362:	bfb8      	it	lt
 8002364:	425b      	neglt	r3, r3
 8002366:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002368:	793a      	ldrb	r2, [r7, #4]
 800236a:	79bb      	ldrb	r3, [r7, #6]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	bfb8      	it	lt
 8002372:	425b      	neglt	r3, r3
 8002374:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002376:	79fa      	ldrb	r2, [r7, #7]
 8002378:	797b      	ldrb	r3, [r7, #5]
 800237a:	429a      	cmp	r2, r3
 800237c:	d201      	bcs.n	8002382 <ssd1306_Line+0x46>
 800237e:	2301      	movs	r3, #1
 8002380:	e001      	b.n	8002386 <ssd1306_Line+0x4a>
 8002382:	f04f 33ff 	mov.w	r3, #4294967295
 8002386:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002388:	79ba      	ldrb	r2, [r7, #6]
 800238a:	793b      	ldrb	r3, [r7, #4]
 800238c:	429a      	cmp	r2, r3
 800238e:	d201      	bcs.n	8002394 <ssd1306_Line+0x58>
 8002390:	2301      	movs	r3, #1
 8002392:	e001      	b.n	8002398 <ssd1306_Line+0x5c>
 8002394:	f04f 33ff 	mov.w	r3, #4294967295
 8002398:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 80023a2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80023a6:	7939      	ldrb	r1, [r7, #4]
 80023a8:	797b      	ldrb	r3, [r7, #5]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff fea2 	bl	80020f4 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 80023b0:	e024      	b.n	80023fc <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 80023b2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80023b6:	79b9      	ldrb	r1, [r7, #6]
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff fe9a 	bl	80020f4 <ssd1306_DrawPixel>
        error2 = error * 2;
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	425b      	negs	r3, r3
 80023ca:	68ba      	ldr	r2, [r7, #8]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	dd08      	ble.n	80023e2 <ssd1306_Line+0xa6>
            error -= deltaY;
 80023d0:	69fa      	ldr	r2, [r7, #28]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	b2da      	uxtb	r2, r3
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	4413      	add	r3, r2
 80023e0:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	da08      	bge.n	80023fc <ssd1306_Line+0xc0>
            error += deltaX;
 80023ea:	69fa      	ldr	r2, [r7, #28]
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4413      	add	r3, r2
 80023f0:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	79bb      	ldrb	r3, [r7, #6]
 80023f8:	4413      	add	r3, r2
 80023fa:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 80023fc:	79fa      	ldrb	r2, [r7, #7]
 80023fe:	797b      	ldrb	r3, [r7, #5]
 8002400:	429a      	cmp	r2, r3
 8002402:	d1d6      	bne.n	80023b2 <ssd1306_Line+0x76>
 8002404:	79ba      	ldrb	r2, [r7, #6]
 8002406:	793b      	ldrb	r3, [r7, #4]
 8002408:	429a      	cmp	r2, r3
 800240a:	d1d2      	bne.n	80023b2 <ssd1306_Line+0x76>
        }
    }
    return;
 800240c:	bf00      	nop
}
 800240e:	3724      	adds	r7, #36	@ 0x24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd90      	pop	{r4, r7, pc}

08002414 <ssd1306_FillCircle>:

    return;
}

/* Draw filled circle. Pixel positions calculated using Bresenham's algorithm */
void ssd1306_FillCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002414:	b590      	push	{r4, r7, lr}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	4604      	mov	r4, r0
 800241c:	4608      	mov	r0, r1
 800241e:	4611      	mov	r1, r2
 8002420:	461a      	mov	r2, r3
 8002422:	4623      	mov	r3, r4
 8002424:	71fb      	strb	r3, [r7, #7]
 8002426:	4603      	mov	r3, r0
 8002428:	71bb      	strb	r3, [r7, #6]
 800242a:	460b      	mov	r3, r1
 800242c:	717b      	strb	r3, [r7, #5]
 800242e:	4613      	mov	r3, r2
 8002430:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002432:	797b      	ldrb	r3, [r7, #5]
 8002434:	425b      	negs	r3, r3
 8002436:	61fb      	str	r3, [r7, #28]
    int32_t y = 0;
 8002438:	2300      	movs	r3, #0
 800243a:	61bb      	str	r3, [r7, #24]
    int32_t err = 2 - 2 * par_r;
 800243c:	797b      	ldrb	r3, [r7, #5]
 800243e:	f1c3 0301 	rsb	r3, r3, #1
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	617b      	str	r3, [r7, #20]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244a:	2b00      	cmp	r3, #0
 800244c:	db51      	blt.n	80024f2 <ssd1306_FillCircle+0xde>
 800244e:	79bb      	ldrb	r3, [r7, #6]
 8002450:	2b3f      	cmp	r3, #63	@ 0x3f
 8002452:	d84e      	bhi.n	80024f2 <ssd1306_FillCircle+0xde>
        return;
    }

    do {
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	79bb      	ldrb	r3, [r7, #6]
 800245a:	4413      	add	r3, r2
 800245c:	73fb      	strb	r3, [r7, #15]
 800245e:	e017      	b.n	8002490 <ssd1306_FillCircle+0x7c>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	b2db      	uxtb	r3, r3
 8002464:	79fa      	ldrb	r2, [r7, #7]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	73bb      	strb	r3, [r7, #14]
 800246a:	e008      	b.n	800247e <ssd1306_FillCircle+0x6a>
                ssd1306_DrawPixel(_x, _y, par_color);
 800246c:	793a      	ldrb	r2, [r7, #4]
 800246e:	7bf9      	ldrb	r1, [r7, #15]
 8002470:	7bbb      	ldrb	r3, [r7, #14]
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fe3e 	bl	80020f4 <ssd1306_DrawPixel>
            for (uint8_t _x = (par_x - x); _x >= (par_x + x); _x--) {
 8002478:	7bbb      	ldrb	r3, [r7, #14]
 800247a:	3b01      	subs	r3, #1
 800247c:	73bb      	strb	r3, [r7, #14]
 800247e:	7bba      	ldrb	r2, [r7, #14]
 8002480:	79f9      	ldrb	r1, [r7, #7]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	440b      	add	r3, r1
 8002486:	429a      	cmp	r2, r3
 8002488:	daf0      	bge.n	800246c <ssd1306_FillCircle+0x58>
        for (uint8_t _y = (par_y + y); _y >= (par_y - y); _y--) {
 800248a:	7bfb      	ldrb	r3, [r7, #15]
 800248c:	3b01      	subs	r3, #1
 800248e:	73fb      	strb	r3, [r7, #15]
 8002490:	7bfa      	ldrb	r2, [r7, #15]
 8002492:	79b9      	ldrb	r1, [r7, #6]
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	1acb      	subs	r3, r1, r3
 8002498:	429a      	cmp	r2, r3
 800249a:	dae1      	bge.n	8002460 <ssd1306_FillCircle+0x4c>
            }
        }

        e2 = err;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
        if (e2 <= y) {
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	dc13      	bgt.n	80024d0 <ssd1306_FillCircle+0xbc>
            y++;
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	3301      	adds	r3, #1
 80024ac:	61bb      	str	r3, [r7, #24]
            err = err + (y * 2 + 1);
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	3301      	adds	r3, #1
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	4413      	add	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]
            if (-x == y && e2 <= x) {
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	425b      	negs	r3, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d105      	bne.n	80024d0 <ssd1306_FillCircle+0xbc>
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	dc01      	bgt.n	80024d0 <ssd1306_FillCircle+0xbc>
                e2 = 0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	613b      	str	r3, [r7, #16]
            }
        }

        if (e2 > x) {
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	dd08      	ble.n	80024ea <ssd1306_FillCircle+0xd6>
            x++;
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	3301      	adds	r3, #1
 80024dc:	61fb      	str	r3, [r7, #28]
            err = err + (x * 2 + 1);
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	3301      	adds	r3, #1
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4413      	add	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]
        }
    } while (x <= 0);
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	ddb1      	ble.n	8002454 <ssd1306_FillCircle+0x40>

    return;
 80024f0:	e000      	b.n	80024f4 <ssd1306_FillCircle+0xe0>
        return;
 80024f2:	bf00      	nop
}
 80024f4:	3724      	adds	r7, #36	@ 0x24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd90      	pop	{r4, r7, pc}

080024fa <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b084      	sub	sp, #16
 80024fe:	af00      	add	r7, sp, #0
 8002500:	603a      	str	r2, [r7, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	4603      	mov	r3, r0
 8002506:	71fb      	strb	r3, [r7, #7]
 8002508:	460b      	mov	r3, r1
 800250a:	71bb      	strb	r3, [r7, #6]
 800250c:	4613      	mov	r3, r2
 800250e:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002510:	797b      	ldrb	r3, [r7, #5]
 8002512:	3307      	adds	r3, #7
 8002514:	2b00      	cmp	r3, #0
 8002516:	da00      	bge.n	800251a <ssd1306_DrawBitmap+0x20>
 8002518:	3307      	adds	r3, #7
 800251a:	10db      	asrs	r3, r3, #3
 800251c:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002526:	2b00      	cmp	r3, #0
 8002528:	db3e      	blt.n	80025a8 <ssd1306_DrawBitmap+0xae>
 800252a:	79bb      	ldrb	r3, [r7, #6]
 800252c:	2b3f      	cmp	r3, #63	@ 0x3f
 800252e:	d83b      	bhi.n	80025a8 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002530:	2300      	movs	r3, #0
 8002532:	73bb      	strb	r3, [r7, #14]
 8002534:	e033      	b.n	800259e <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002536:	2300      	movs	r3, #0
 8002538:	737b      	strb	r3, [r7, #13]
 800253a:	e026      	b.n	800258a <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 800253c:	7b7b      	ldrb	r3, [r7, #13]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e00d      	b.n	800256a <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 800254e:	7bbb      	ldrb	r3, [r7, #14]
 8002550:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002554:	fb02 f303 	mul.w	r3, r2, r3
 8002558:	7b7a      	ldrb	r2, [r7, #13]
 800255a:	08d2      	lsrs	r2, r2, #3
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	4413      	add	r3, r2
 8002560:	461a      	mov	r2, r3
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	4413      	add	r3, r2
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 800256a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256e:	2b00      	cmp	r3, #0
 8002570:	da08      	bge.n	8002584 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002572:	79fa      	ldrb	r2, [r7, #7]
 8002574:	7b7b      	ldrb	r3, [r7, #13]
 8002576:	4413      	add	r3, r2
 8002578:	b2db      	uxtb	r3, r3
 800257a:	7f3a      	ldrb	r2, [r7, #28]
 800257c:	79b9      	ldrb	r1, [r7, #6]
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff fdb8 	bl	80020f4 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002584:	7b7b      	ldrb	r3, [r7, #13]
 8002586:	3301      	adds	r3, #1
 8002588:	737b      	strb	r3, [r7, #13]
 800258a:	7b7a      	ldrb	r2, [r7, #13]
 800258c:	797b      	ldrb	r3, [r7, #5]
 800258e:	429a      	cmp	r2, r3
 8002590:	d3d4      	bcc.n	800253c <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002592:	7bbb      	ldrb	r3, [r7, #14]
 8002594:	3301      	adds	r3, #1
 8002596:	73bb      	strb	r3, [r7, #14]
 8002598:	79bb      	ldrb	r3, [r7, #6]
 800259a:	3301      	adds	r3, #1
 800259c:	71bb      	strb	r3, [r7, #6]
 800259e:	7bba      	ldrb	r2, [r7, #14]
 80025a0:	7e3b      	ldrb	r3, [r7, #24]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d3c7      	bcc.n	8002536 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 80025a6:	e000      	b.n	80025aa <ssd1306_DrawBitmap+0xb0>
        return;
 80025a8:	bf00      	nop
}
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80025ba:	2381      	movs	r3, #129	@ 0x81
 80025bc:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff fcbb 	bl	8001f3c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80025c6:	79fb      	ldrb	r3, [r7, #7]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fcb7 	bl	8001f3c <ssd1306_WriteCommand>
}
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80025e8:	23af      	movs	r3, #175	@ 0xaf
 80025ea:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80025ec:	4b08      	ldr	r3, [pc, #32]	@ (8002610 <ssd1306_SetDisplayOn+0x38>)
 80025ee:	2201      	movs	r2, #1
 80025f0:	715a      	strb	r2, [r3, #5]
 80025f2:	e004      	b.n	80025fe <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80025f4:	23ae      	movs	r3, #174	@ 0xae
 80025f6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80025f8:	4b05      	ldr	r3, [pc, #20]	@ (8002610 <ssd1306_SetDisplayOn+0x38>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fc9b 	bl	8001f3c <ssd1306_WriteCommand>
}
 8002606:	bf00      	nop
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	200008a8 	.word	0x200008a8

08002614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	4b12      	ldr	r3, [pc, #72]	@ (8002668 <HAL_MspInit+0x54>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002622:	4a11      	ldr	r2, [pc, #68]	@ (8002668 <HAL_MspInit+0x54>)
 8002624:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002628:	6453      	str	r3, [r2, #68]	@ 0x44
 800262a:	4b0f      	ldr	r3, [pc, #60]	@ (8002668 <HAL_MspInit+0x54>)
 800262c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800262e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002632:	607b      	str	r3, [r7, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002636:	2300      	movs	r3, #0
 8002638:	603b      	str	r3, [r7, #0]
 800263a:	4b0b      	ldr	r3, [pc, #44]	@ (8002668 <HAL_MspInit+0x54>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	4a0a      	ldr	r2, [pc, #40]	@ (8002668 <HAL_MspInit+0x54>)
 8002640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002644:	6413      	str	r3, [r2, #64]	@ 0x40
 8002646:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <HAL_MspInit+0x54>)
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800264e:	603b      	str	r3, [r7, #0]
 8002650:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002652:	2200      	movs	r2, #0
 8002654:	210f      	movs	r1, #15
 8002656:	f06f 0001 	mvn.w	r0, #1
 800265a:	f000 ff82 	bl	8003562 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40023800 	.word	0x40023800

0800266c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	@ 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a2f      	ldr	r2, [pc, #188]	@ (8002748 <HAL_ADC_MspInit+0xdc>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d158      	bne.n	8002740 <HAL_ADC_MspInit+0xd4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	4b2e      	ldr	r3, [pc, #184]	@ (800274c <HAL_ADC_MspInit+0xe0>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	4a2d      	ldr	r2, [pc, #180]	@ (800274c <HAL_ADC_MspInit+0xe0>)
 8002698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800269c:	6453      	str	r3, [r2, #68]	@ 0x44
 800269e:	4b2b      	ldr	r3, [pc, #172]	@ (800274c <HAL_ADC_MspInit+0xe0>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	4b27      	ldr	r3, [pc, #156]	@ (800274c <HAL_ADC_MspInit+0xe0>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	4a26      	ldr	r2, [pc, #152]	@ (800274c <HAL_ADC_MspInit+0xe0>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ba:	4b24      	ldr	r3, [pc, #144]	@ (800274c <HAL_ADC_MspInit+0xe0>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026c6:	2301      	movs	r3, #1
 80026c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ca:	2303      	movs	r3, #3
 80026cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	4619      	mov	r1, r3
 80026d8:	481d      	ldr	r0, [pc, #116]	@ (8002750 <HAL_ADC_MspInit+0xe4>)
 80026da:	f001 fae9 	bl	8003cb0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80026de:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 80026e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002758 <HAL_ADC_MspInit+0xec>)
 80026e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80026e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f0:	4b18      	ldr	r3, [pc, #96]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026f6:	4b17      	ldr	r3, [pc, #92]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 80026f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026fe:	4b15      	ldr	r3, [pc, #84]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002700:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002704:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002706:	4b13      	ldr	r3, [pc, #76]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002708:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800270c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800270e:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002710:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002714:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002716:	4b0f      	ldr	r3, [pc, #60]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002718:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800271c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800271e:	4b0d      	ldr	r3, [pc, #52]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002720:	2200      	movs	r2, #0
 8002722:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002724:	480b      	ldr	r0, [pc, #44]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002726:	f000 ff53 	bl	80035d0 <HAL_DMA_Init>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002730:	f7ff fbf6 	bl	8001f20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a07      	ldr	r2, [pc, #28]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 8002738:	639a      	str	r2, [r3, #56]	@ 0x38
 800273a:	4a06      	ldr	r2, [pc, #24]	@ (8002754 <HAL_ADC_MspInit+0xe8>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002740:	bf00      	nop
 8002742:	3728      	adds	r7, #40	@ 0x28
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40012000 	.word	0x40012000
 800274c:	40023800 	.word	0x40023800
 8002750:	40020000 	.word	0x40020000
 8002754:	20000254 	.word	0x20000254
 8002758:	40026410 	.word	0x40026410

0800275c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08a      	sub	sp, #40	@ 0x28
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002764:	f107 0314 	add.w	r3, r7, #20
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	609a      	str	r2, [r3, #8]
 8002770:	60da      	str	r2, [r3, #12]
 8002772:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a19      	ldr	r2, [pc, #100]	@ (80027e0 <HAL_I2C_MspInit+0x84>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d12b      	bne.n	80027d6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	4b18      	ldr	r3, [pc, #96]	@ (80027e4 <HAL_I2C_MspInit+0x88>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	4a17      	ldr	r2, [pc, #92]	@ (80027e4 <HAL_I2C_MspInit+0x88>)
 8002788:	f043 0302 	orr.w	r3, r3, #2
 800278c:	6313      	str	r3, [r2, #48]	@ 0x30
 800278e:	4b15      	ldr	r3, [pc, #84]	@ (80027e4 <HAL_I2C_MspInit+0x88>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	613b      	str	r3, [r7, #16]
 8002798:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800279a:	23c0      	movs	r3, #192	@ 0xc0
 800279c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800279e:	2312      	movs	r3, #18
 80027a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027a6:	2303      	movs	r3, #3
 80027a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027aa:	2304      	movs	r3, #4
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ae:	f107 0314 	add.w	r3, r7, #20
 80027b2:	4619      	mov	r1, r3
 80027b4:	480c      	ldr	r0, [pc, #48]	@ (80027e8 <HAL_I2C_MspInit+0x8c>)
 80027b6:	f001 fa7b 	bl	8003cb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b09      	ldr	r3, [pc, #36]	@ (80027e4 <HAL_I2C_MspInit+0x88>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	4a08      	ldr	r2, [pc, #32]	@ (80027e4 <HAL_I2C_MspInit+0x88>)
 80027c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ca:	4b06      	ldr	r3, [pc, #24]	@ (80027e4 <HAL_I2C_MspInit+0x88>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80027d6:	bf00      	nop
 80027d8:	3728      	adds	r7, #40	@ 0x28
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	40005400 	.word	0x40005400
 80027e4:	40023800 	.word	0x40023800
 80027e8:	40020400 	.word	0x40020400

080027ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027f0:	bf00      	nop
 80027f2:	e7fd      	b.n	80027f0 <NMI_Handler+0x4>

080027f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027f8:	bf00      	nop
 80027fa:	e7fd      	b.n	80027f8 <HardFault_Handler+0x4>

080027fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002800:	bf00      	nop
 8002802:	e7fd      	b.n	8002800 <MemManage_Handler+0x4>

08002804 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002808:	bf00      	nop
 800280a:	e7fd      	b.n	8002808 <BusFault_Handler+0x4>

0800280c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002810:	bf00      	nop
 8002812:	e7fd      	b.n	8002810 <UsageFault_Handler+0x4>

08002814 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002826:	f000 f967 	bl	8002af8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800282a:	f005 f9df 	bl	8007bec <xTaskGetSchedulerState>
 800282e:	4603      	mov	r3, r0
 8002830:	2b01      	cmp	r3, #1
 8002832:	d001      	beq.n	8002838 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002834:	f006 f8d8 	bl	80089e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002838:	bf00      	nop
 800283a:	bd80      	pop	{r7, pc}

0800283c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002840:	4802      	ldr	r0, [pc, #8]	@ (800284c <DMA2_Stream0_IRQHandler+0x10>)
 8002842:	f000 ffcb 	bl	80037dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000254 	.word	0x20000254

08002850 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  return 1;
 8002854:	2301      	movs	r3, #1
}
 8002856:	4618      	mov	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_kill>:

int _kill(int pid, int sig)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800286a:	f007 f93b 	bl	8009ae4 <__errno>
 800286e:	4603      	mov	r3, r0
 8002870:	2216      	movs	r2, #22
 8002872:	601a      	str	r2, [r3, #0]
  return -1;
 8002874:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002878:	4618      	mov	r0, r3
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <_exit>:

void _exit (int status)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002888:	f04f 31ff 	mov.w	r1, #4294967295
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7ff ffe7 	bl	8002860 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002892:	bf00      	nop
 8002894:	e7fd      	b.n	8002892 <_exit+0x12>

08002896 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b086      	sub	sp, #24
 800289a:	af00      	add	r7, sp, #0
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a2:	2300      	movs	r3, #0
 80028a4:	617b      	str	r3, [r7, #20]
 80028a6:	e00a      	b.n	80028be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80028a8:	f3af 8000 	nop.w
 80028ac:	4601      	mov	r1, r0
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	60ba      	str	r2, [r7, #8]
 80028b4:	b2ca      	uxtb	r2, r1
 80028b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	3301      	adds	r3, #1
 80028bc:	617b      	str	r3, [r7, #20]
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	dbf0      	blt.n	80028a8 <_read+0x12>
  }

  return len;
 80028c6:	687b      	ldr	r3, [r7, #4]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b086      	sub	sp, #24
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028dc:	2300      	movs	r3, #0
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	e009      	b.n	80028f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	1c5a      	adds	r2, r3, #1
 80028e6:	60ba      	str	r2, [r7, #8]
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	3301      	adds	r3, #1
 80028f4:	617b      	str	r3, [r7, #20]
 80028f6:	697a      	ldr	r2, [r7, #20]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	dbf1      	blt.n	80028e2 <_write+0x12>
  }
  return len;
 80028fe:	687b      	ldr	r3, [r7, #4]
}
 8002900:	4618      	mov	r0, r3
 8002902:	3718      	adds	r7, #24
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <_close>:

int _close(int file)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002910:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002930:	605a      	str	r2, [r3, #4]
  return 0;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <_isatty>:

int _isatty(int file)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002948:	2301      	movs	r3, #1
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002956:	b480      	push	{r7}
 8002958:	b085      	sub	sp, #20
 800295a:	af00      	add	r7, sp, #0
 800295c:	60f8      	str	r0, [r7, #12]
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002978:	4a14      	ldr	r2, [pc, #80]	@ (80029cc <_sbrk+0x5c>)
 800297a:	4b15      	ldr	r3, [pc, #84]	@ (80029d0 <_sbrk+0x60>)
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002984:	4b13      	ldr	r3, [pc, #76]	@ (80029d4 <_sbrk+0x64>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d102      	bne.n	8002992 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800298c:	4b11      	ldr	r3, [pc, #68]	@ (80029d4 <_sbrk+0x64>)
 800298e:	4a12      	ldr	r2, [pc, #72]	@ (80029d8 <_sbrk+0x68>)
 8002990:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002992:	4b10      	ldr	r3, [pc, #64]	@ (80029d4 <_sbrk+0x64>)
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4413      	add	r3, r2
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	429a      	cmp	r2, r3
 800299e:	d207      	bcs.n	80029b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029a0:	f007 f8a0 	bl	8009ae4 <__errno>
 80029a4:	4603      	mov	r3, r0
 80029a6:	220c      	movs	r2, #12
 80029a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029aa:	f04f 33ff 	mov.w	r3, #4294967295
 80029ae:	e009      	b.n	80029c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029b0:	4b08      	ldr	r3, [pc, #32]	@ (80029d4 <_sbrk+0x64>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029b6:	4b07      	ldr	r3, [pc, #28]	@ (80029d4 <_sbrk+0x64>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4413      	add	r3, r2
 80029be:	4a05      	ldr	r2, [pc, #20]	@ (80029d4 <_sbrk+0x64>)
 80029c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029c2:	68fb      	ldr	r3, [r7, #12]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	20020000 	.word	0x20020000
 80029d0:	00000400 	.word	0x00000400
 80029d4:	200008b0 	.word	0x200008b0
 80029d8:	20005358 	.word	0x20005358

080029dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029e0:	4b06      	ldr	r3, [pc, #24]	@ (80029fc <SystemInit+0x20>)
 80029e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e6:	4a05      	ldr	r2, [pc, #20]	@ (80029fc <SystemInit+0x20>)
 80029e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a04:	f7ff ffea 	bl	80029dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a08:	480c      	ldr	r0, [pc, #48]	@ (8002a3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a0a:	490d      	ldr	r1, [pc, #52]	@ (8002a40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a10:	e002      	b.n	8002a18 <LoopCopyDataInit>

08002a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a16:	3304      	adds	r3, #4

08002a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a1c:	d3f9      	bcc.n	8002a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a20:	4c0a      	ldr	r4, [pc, #40]	@ (8002a4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a24:	e001      	b.n	8002a2a <LoopFillZerobss>

08002a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a28:	3204      	adds	r2, #4

08002a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a2c:	d3fb      	bcc.n	8002a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a2e:	f007 f85f 	bl	8009af0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a32:	f7fe fa4f 	bl	8000ed4 <main>
  bx  lr    
 8002a36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a40:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002a44:	0800d5d4 	.word	0x0800d5d4
  ldr r2, =_sbss
 8002a48:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002a4c:	20005354 	.word	0x20005354

08002a50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a50:	e7fe      	b.n	8002a50 <ADC_IRQHandler>
	...

08002a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a58:	4b0e      	ldr	r3, [pc, #56]	@ (8002a94 <HAL_Init+0x40>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a94 <HAL_Init+0x40>)
 8002a5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a64:	4b0b      	ldr	r3, [pc, #44]	@ (8002a94 <HAL_Init+0x40>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a0a      	ldr	r2, [pc, #40]	@ (8002a94 <HAL_Init+0x40>)
 8002a6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a70:	4b08      	ldr	r3, [pc, #32]	@ (8002a94 <HAL_Init+0x40>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a07      	ldr	r2, [pc, #28]	@ (8002a94 <HAL_Init+0x40>)
 8002a76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a7c:	2003      	movs	r0, #3
 8002a7e:	f000 fd65 	bl	800354c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a82:	200f      	movs	r0, #15
 8002a84:	f000 f808 	bl	8002a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a88:	f7ff fdc4 	bl	8002614 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40023c00 	.word	0x40023c00

08002a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002aa0:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <HAL_InitTick+0x54>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b12      	ldr	r3, [pc, #72]	@ (8002af0 <HAL_InitTick+0x58>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002aae:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f000 fd7d 	bl	80035b6 <HAL_SYSTICK_Config>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e00e      	b.n	8002ae4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2b0f      	cmp	r3, #15
 8002aca:	d80a      	bhi.n	8002ae2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002acc:	2200      	movs	r2, #0
 8002ace:	6879      	ldr	r1, [r7, #4]
 8002ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad4:	f000 fd45 	bl	8003562 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ad8:	4a06      	ldr	r2, [pc, #24]	@ (8002af4 <HAL_InitTick+0x5c>)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	e000      	b.n	8002ae4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	20000018 	.word	0x20000018
 8002af0:	20000020 	.word	0x20000020
 8002af4:	2000001c 	.word	0x2000001c

08002af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002afc:	4b06      	ldr	r3, [pc, #24]	@ (8002b18 <HAL_IncTick+0x20>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	461a      	mov	r2, r3
 8002b02:	4b06      	ldr	r3, [pc, #24]	@ (8002b1c <HAL_IncTick+0x24>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4413      	add	r3, r2
 8002b08:	4a04      	ldr	r2, [pc, #16]	@ (8002b1c <HAL_IncTick+0x24>)
 8002b0a:	6013      	str	r3, [r2, #0]
}
 8002b0c:	bf00      	nop
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	20000020 	.word	0x20000020
 8002b1c:	200008b4 	.word	0x200008b4

08002b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  return uwTick;
 8002b24:	4b03      	ldr	r3, [pc, #12]	@ (8002b34 <HAL_GetTick+0x14>)
 8002b26:	681b      	ldr	r3, [r3, #0]
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	200008b4 	.word	0x200008b4

08002b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b40:	f7ff ffee 	bl	8002b20 <HAL_GetTick>
 8002b44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b50:	d005      	beq.n	8002b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b52:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <HAL_Delay+0x44>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	461a      	mov	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b5e:	bf00      	nop
 8002b60:	f7ff ffde 	bl	8002b20 <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d8f7      	bhi.n	8002b60 <HAL_Delay+0x28>
  {
  }
}
 8002b70:	bf00      	nop
 8002b72:	bf00      	nop
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000020 	.word	0x20000020

08002b80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e033      	b.n	8002bfe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d109      	bne.n	8002bb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff fd64 	bl	800266c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d118      	bne.n	8002bf0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bc6:	f023 0302 	bic.w	r3, r3, #2
 8002bca:	f043 0202 	orr.w	r2, r3, #2
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	f000 fa6c 	bl	80030b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	f023 0303 	bic.w	r3, r3, #3
 8002be6:	f043 0201 	orr.w	r2, r3, #1
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bee:	e001      	b.n	8002bf4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
	...

08002c08 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d101      	bne.n	8002c2a <HAL_ADC_Start_DMA+0x22>
 8002c26:	2302      	movs	r3, #2
 8002c28:	e0eb      	b.n	8002e02 <HAL_ADC_Start_DMA+0x1fa>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d018      	beq.n	8002c72 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c50:	4b6e      	ldr	r3, [pc, #440]	@ (8002e0c <HAL_ADC_Start_DMA+0x204>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a6e      	ldr	r2, [pc, #440]	@ (8002e10 <HAL_ADC_Start_DMA+0x208>)
 8002c56:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5a:	0c9a      	lsrs	r2, r3, #18
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	4413      	add	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002c64:	e002      	b.n	8002c6c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f9      	bne.n	8002c66 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c80:	d107      	bne.n	8002c92 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689a      	ldr	r2, [r3, #8]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c90:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	f040 80a3 	bne.w	8002de8 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002caa:	f023 0301 	bic.w	r3, r3, #1
 8002cae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d007      	beq.n	8002cd4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ccc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ce0:	d106      	bne.n	8002cf0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	f023 0206 	bic.w	r2, r3, #6
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	645a      	str	r2, [r3, #68]	@ 0x44
 8002cee:	e002      	b.n	8002cf6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cfe:	4b45      	ldr	r3, [pc, #276]	@ (8002e14 <HAL_ADC_Start_DMA+0x20c>)
 8002d00:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d06:	4a44      	ldr	r2, [pc, #272]	@ (8002e18 <HAL_ADC_Start_DMA+0x210>)
 8002d08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0e:	4a43      	ldr	r2, [pc, #268]	@ (8002e1c <HAL_ADC_Start_DMA+0x214>)
 8002d10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d16:	4a42      	ldr	r2, [pc, #264]	@ (8002e20 <HAL_ADC_Start_DMA+0x218>)
 8002d18:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d22:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002d32:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d42:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	334c      	adds	r3, #76	@ 0x4c
 8002d4e:	4619      	mov	r1, r3
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f000 fcea 	bl	800372c <HAL_DMA_Start_IT>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d5c:	69bb      	ldr	r3, [r7, #24]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d12a      	bne.n	8002dbe <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a2d      	ldr	r2, [pc, #180]	@ (8002e24 <HAL_ADC_Start_DMA+0x21c>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d015      	beq.n	8002d9e <HAL_ADC_Start_DMA+0x196>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a2c      	ldr	r2, [pc, #176]	@ (8002e28 <HAL_ADC_Start_DMA+0x220>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d105      	bne.n	8002d88 <HAL_ADC_Start_DMA+0x180>
 8002d7c:	4b25      	ldr	r3, [pc, #148]	@ (8002e14 <HAL_ADC_Start_DMA+0x20c>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00a      	beq.n	8002d9e <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a27      	ldr	r2, [pc, #156]	@ (8002e2c <HAL_ADC_Start_DMA+0x224>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d136      	bne.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
 8002d92:	4b20      	ldr	r3, [pc, #128]	@ (8002e14 <HAL_ADC_Start_DMA+0x20c>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f003 0310 	and.w	r3, r3, #16
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d130      	bne.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d129      	bne.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	e020      	b.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a18      	ldr	r2, [pc, #96]	@ (8002e24 <HAL_ADC_Start_DMA+0x21c>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d11b      	bne.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d114      	bne.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002de4:	609a      	str	r2, [r3, #8]
 8002de6:	e00b      	b.n	8002e00 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dec:	f043 0210 	orr.w	r2, r3, #16
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df8:	f043 0201 	orr.w	r2, r3, #1
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002e00:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3720      	adds	r7, #32
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000018 	.word	0x20000018
 8002e10:	431bde83 	.word	0x431bde83
 8002e14:	40012300 	.word	0x40012300
 8002e18:	080032a9 	.word	0x080032a9
 8002e1c:	08003363 	.word	0x08003363
 8002e20:	0800337f 	.word	0x0800337f
 8002e24:	40012000 	.word	0x40012000
 8002e28:	40012100 	.word	0x40012100
 8002e2c:	40012200 	.word	0x40012200

08002e30 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d101      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x1c>
 8002e84:	2302      	movs	r3, #2
 8002e86:	e105      	b.n	8003094 <HAL_ADC_ConfigChannel+0x228>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b09      	cmp	r3, #9
 8002e96:	d925      	bls.n	8002ee4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68d9      	ldr	r1, [r3, #12]
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	4413      	add	r3, r2
 8002eac:	3b1e      	subs	r3, #30
 8002eae:	2207      	movs	r2, #7
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43da      	mvns	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	400a      	ands	r2, r1
 8002ebc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68d9      	ldr	r1, [r3, #12]
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	4618      	mov	r0, r3
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4403      	add	r3, r0
 8002ed6:	3b1e      	subs	r3, #30
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	e022      	b.n	8002f2a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6919      	ldr	r1, [r3, #16]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	2207      	movs	r2, #7
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43da      	mvns	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	400a      	ands	r2, r1
 8002f06:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6919      	ldr	r1, [r3, #16]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	4618      	mov	r0, r3
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	4403      	add	r3, r0
 8002f20:	409a      	lsls	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b06      	cmp	r3, #6
 8002f30:	d824      	bhi.n	8002f7c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	3b05      	subs	r3, #5
 8002f44:	221f      	movs	r2, #31
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	43da      	mvns	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	400a      	ands	r2, r1
 8002f52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	4618      	mov	r0, r3
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	4613      	mov	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	3b05      	subs	r3, #5
 8002f6e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f7a:	e04c      	b.n	8003016 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b0c      	cmp	r3, #12
 8002f82:	d824      	bhi.n	8002fce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	3b23      	subs	r3, #35	@ 0x23
 8002f96:	221f      	movs	r2, #31
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43da      	mvns	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	400a      	ands	r2, r1
 8002fa4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685a      	ldr	r2, [r3, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	4413      	add	r3, r2
 8002fbe:	3b23      	subs	r3, #35	@ 0x23
 8002fc0:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fcc:	e023      	b.n	8003016 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685a      	ldr	r2, [r3, #4]
 8002fd8:	4613      	mov	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	4413      	add	r3, r2
 8002fde:	3b41      	subs	r3, #65	@ 0x41
 8002fe0:	221f      	movs	r2, #31
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	400a      	ands	r2, r1
 8002fee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	4613      	mov	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	3b41      	subs	r3, #65	@ 0x41
 800300a:	fa00 f203 	lsl.w	r2, r0, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003016:	4b22      	ldr	r3, [pc, #136]	@ (80030a0 <HAL_ADC_ConfigChannel+0x234>)
 8003018:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a21      	ldr	r2, [pc, #132]	@ (80030a4 <HAL_ADC_ConfigChannel+0x238>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d109      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x1cc>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b12      	cmp	r3, #18
 800302a:	d105      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a19      	ldr	r2, [pc, #100]	@ (80030a4 <HAL_ADC_ConfigChannel+0x238>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d123      	bne.n	800308a <HAL_ADC_ConfigChannel+0x21e>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b10      	cmp	r3, #16
 8003048:	d003      	beq.n	8003052 <HAL_ADC_ConfigChannel+0x1e6>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2b11      	cmp	r3, #17
 8003050:	d11b      	bne.n	800308a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2b10      	cmp	r3, #16
 8003064:	d111      	bne.n	800308a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003066:	4b10      	ldr	r3, [pc, #64]	@ (80030a8 <HAL_ADC_ConfigChannel+0x23c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a10      	ldr	r2, [pc, #64]	@ (80030ac <HAL_ADC_ConfigChannel+0x240>)
 800306c:	fba2 2303 	umull	r2, r3, r2, r3
 8003070:	0c9a      	lsrs	r2, r3, #18
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800307c:	e002      	b.n	8003084 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	3b01      	subs	r3, #1
 8003082:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d1f9      	bne.n	800307e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	40012300 	.word	0x40012300
 80030a4:	40012000 	.word	0x40012000
 80030a8:	20000018 	.word	0x20000018
 80030ac:	431bde83 	.word	0x431bde83

080030b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030b8:	4b79      	ldr	r3, [pc, #484]	@ (80032a0 <ADC_Init+0x1f0>)
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	431a      	orrs	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6859      	ldr	r1, [r3, #4]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	021a      	lsls	r2, r3, #8
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003108:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6859      	ldr	r1, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	430a      	orrs	r2, r1
 800311a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800312a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6899      	ldr	r1, [r3, #8]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	430a      	orrs	r2, r1
 800313c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003142:	4a58      	ldr	r2, [pc, #352]	@ (80032a4 <ADC_Init+0x1f4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d022      	beq.n	800318e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003156:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6899      	ldr	r1, [r3, #8]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003178:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6899      	ldr	r1, [r3, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	430a      	orrs	r2, r1
 800318a:	609a      	str	r2, [r3, #8]
 800318c:	e00f      	b.n	80031ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800319c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80031ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0202 	bic.w	r2, r2, #2
 80031bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6899      	ldr	r1, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	7e1b      	ldrb	r3, [r3, #24]
 80031c8:	005a      	lsls	r2, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d01b      	beq.n	8003214 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80031fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6859      	ldr	r1, [r3, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003206:	3b01      	subs	r3, #1
 8003208:	035a      	lsls	r2, r3, #13
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	430a      	orrs	r2, r1
 8003210:	605a      	str	r2, [r3, #4]
 8003212:	e007      	b.n	8003224 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	685a      	ldr	r2, [r3, #4]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003222:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003232:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	69db      	ldr	r3, [r3, #28]
 800323e:	3b01      	subs	r3, #1
 8003240:	051a      	lsls	r2, r3, #20
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003258:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6899      	ldr	r1, [r3, #8]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003266:	025a      	lsls	r2, r3, #9
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	430a      	orrs	r2, r1
 800326e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800327e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6899      	ldr	r1, [r3, #8]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	029a      	lsls	r2, r3, #10
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	430a      	orrs	r2, r1
 8003292:	609a      	str	r2, [r3, #8]
}
 8003294:	bf00      	nop
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr
 80032a0:	40012300 	.word	0x40012300
 80032a4:	0f000001 	.word	0x0f000001

080032a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d13c      	bne.n	800333c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d12b      	bne.n	8003334 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d127      	bne.n	8003334 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032ea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d006      	beq.n	8003300 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d119      	bne.n	8003334 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0220 	bic.w	r2, r2, #32
 800330e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003314:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d105      	bne.n	8003334 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332c:	f043 0201 	orr.w	r2, r3, #1
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f7ff fd7b 	bl	8002e30 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800333a:	e00e      	b.n	800335a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003340:	f003 0310 	and.w	r3, r3, #16
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f7ff fd85 	bl	8002e58 <HAL_ADC_ErrorCallback>
}
 800334e:	e004      	b.n	800335a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	4798      	blx	r3
}
 800335a:	bf00      	nop
 800335c:	3710      	adds	r7, #16
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b084      	sub	sp, #16
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800336e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f7ff fd67 	bl	8002e44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003376:	bf00      	nop
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800338a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2240      	movs	r2, #64	@ 0x40
 8003390:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003396:	f043 0204 	orr.w	r2, r3, #4
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f7ff fd5a 	bl	8002e58 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033a4:	bf00      	nop
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033bc:	4b0c      	ldr	r3, [pc, #48]	@ (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c8:	4013      	ands	r3, r2
 80033ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033de:	4a04      	ldr	r2, [pc, #16]	@ (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	60d3      	str	r3, [r2, #12]
}
 80033e4:	bf00      	nop
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f8:	4b04      	ldr	r3, [pc, #16]	@ (800340c <__NVIC_GetPriorityGrouping+0x18>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	f003 0307 	and.w	r3, r3, #7
}
 8003402:	4618      	mov	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	2b00      	cmp	r3, #0
 8003420:	db0b      	blt.n	800343a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	f003 021f 	and.w	r2, r3, #31
 8003428:	4907      	ldr	r1, [pc, #28]	@ (8003448 <__NVIC_EnableIRQ+0x38>)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	2001      	movs	r0, #1
 8003432:	fa00 f202 	lsl.w	r2, r0, r2
 8003436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	e000e100 	.word	0xe000e100

0800344c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345c:	2b00      	cmp	r3, #0
 800345e:	db0a      	blt.n	8003476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	b2da      	uxtb	r2, r3
 8003464:	490c      	ldr	r1, [pc, #48]	@ (8003498 <__NVIC_SetPriority+0x4c>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	440b      	add	r3, r1
 8003470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003474:	e00a      	b.n	800348c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	4908      	ldr	r1, [pc, #32]	@ (800349c <__NVIC_SetPriority+0x50>)
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	3b04      	subs	r3, #4
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	440b      	add	r3, r1
 800348a:	761a      	strb	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000e100 	.word	0xe000e100
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	@ 0x24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f1c3 0307 	rsb	r3, r3, #7
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf28      	it	cs
 80034be:	2304      	movcs	r3, #4
 80034c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d902      	bls.n	80034d0 <NVIC_EncodePriority+0x30>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3b03      	subs	r3, #3
 80034ce:	e000      	b.n	80034d2 <NVIC_EncodePriority+0x32>
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e8:	f04f 31ff 	mov.w	r1, #4294967295
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	43d9      	mvns	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	4313      	orrs	r3, r2
         );
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
	...

08003508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003518:	d301      	bcc.n	800351e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800351a:	2301      	movs	r3, #1
 800351c:	e00f      	b.n	800353e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351e:	4a0a      	ldr	r2, [pc, #40]	@ (8003548 <SysTick_Config+0x40>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3b01      	subs	r3, #1
 8003524:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003526:	210f      	movs	r1, #15
 8003528:	f04f 30ff 	mov.w	r0, #4294967295
 800352c:	f7ff ff8e 	bl	800344c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003530:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <SysTick_Config+0x40>)
 8003532:	2200      	movs	r2, #0
 8003534:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003536:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <SysTick_Config+0x40>)
 8003538:	2207      	movs	r2, #7
 800353a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	e000e010 	.word	0xe000e010

0800354c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7ff ff29 	bl	80033ac <__NVIC_SetPriorityGrouping>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003562:	b580      	push	{r7, lr}
 8003564:	b086      	sub	sp, #24
 8003566:	af00      	add	r7, sp, #0
 8003568:	4603      	mov	r3, r0
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	607a      	str	r2, [r7, #4]
 800356e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003570:	2300      	movs	r3, #0
 8003572:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003574:	f7ff ff3e 	bl	80033f4 <__NVIC_GetPriorityGrouping>
 8003578:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	68b9      	ldr	r1, [r7, #8]
 800357e:	6978      	ldr	r0, [r7, #20]
 8003580:	f7ff ff8e 	bl	80034a0 <NVIC_EncodePriority>
 8003584:	4602      	mov	r2, r0
 8003586:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800358a:	4611      	mov	r1, r2
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff ff5d 	bl	800344c <__NVIC_SetPriority>
}
 8003592:	bf00      	nop
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b082      	sub	sp, #8
 800359e:	af00      	add	r7, sp, #0
 80035a0:	4603      	mov	r3, r0
 80035a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7ff ff31 	bl	8003410 <__NVIC_EnableIRQ>
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7ff ffa2 	bl	8003508 <SysTick_Config>
 80035c4:	4603      	mov	r3, r0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
	...

080035d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035dc:	f7ff faa0 	bl	8002b20 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e099      	b.n	8003720 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2202      	movs	r2, #2
 80035f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0201 	bic.w	r2, r2, #1
 800360a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800360c:	e00f      	b.n	800362e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800360e:	f7ff fa87 	bl	8002b20 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b05      	cmp	r3, #5
 800361a:	d908      	bls.n	800362e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2220      	movs	r2, #32
 8003620:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2203      	movs	r2, #3
 8003626:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e078      	b.n	8003720 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1e8      	bne.n	800360e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003644:	697a      	ldr	r2, [r7, #20]
 8003646:	4b38      	ldr	r3, [pc, #224]	@ (8003728 <HAL_DMA_Init+0x158>)
 8003648:	4013      	ands	r3, r2
 800364a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800365a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003666:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003672:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	4313      	orrs	r3, r2
 800367e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	2b04      	cmp	r3, #4
 8003686:	d107      	bne.n	8003698 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003690:	4313      	orrs	r3, r2
 8003692:	697a      	ldr	r2, [r7, #20]
 8003694:	4313      	orrs	r3, r2
 8003696:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	697a      	ldr	r2, [r7, #20]
 800369e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	695b      	ldr	r3, [r3, #20]
 80036a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	f023 0307 	bic.w	r3, r3, #7
 80036ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d117      	bne.n	80036f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00e      	beq.n	80036f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f000 fa6f 	bl	8003bb8 <DMA_CheckFifoParam>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d008      	beq.n	80036f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2240      	movs	r2, #64	@ 0x40
 80036e4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80036ee:	2301      	movs	r3, #1
 80036f0:	e016      	b.n	8003720 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 fa26 	bl	8003b4c <DMA_CalcBaseAndBitshift>
 8003700:	4603      	mov	r3, r0
 8003702:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003708:	223f      	movs	r2, #63	@ 0x3f
 800370a:	409a      	lsls	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	f010803f 	.word	0xf010803f

0800372c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
 8003738:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800373a:	2300      	movs	r3, #0
 800373c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003742:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800374a:	2b01      	cmp	r3, #1
 800374c:	d101      	bne.n	8003752 <HAL_DMA_Start_IT+0x26>
 800374e:	2302      	movs	r3, #2
 8003750:	e040      	b.n	80037d4 <HAL_DMA_Start_IT+0xa8>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b01      	cmp	r3, #1
 8003764:	d12f      	bne.n	80037c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2202      	movs	r2, #2
 800376a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	68b9      	ldr	r1, [r7, #8]
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 f9b8 	bl	8003af0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003784:	223f      	movs	r2, #63	@ 0x3f
 8003786:	409a      	lsls	r2, r3
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0216 	orr.w	r2, r2, #22
 800379a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d007      	beq.n	80037b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f042 0208 	orr.w	r2, r2, #8
 80037b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	e005      	b.n	80037d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037ce:	2302      	movs	r3, #2
 80037d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037e8:	4b8e      	ldr	r3, [pc, #568]	@ (8003a24 <HAL_DMA_IRQHandler+0x248>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a8e      	ldr	r2, [pc, #568]	@ (8003a28 <HAL_DMA_IRQHandler+0x24c>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0a9b      	lsrs	r3, r3, #10
 80037f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003806:	2208      	movs	r2, #8
 8003808:	409a      	lsls	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	4013      	ands	r3, r2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d01a      	beq.n	8003848 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	2b00      	cmp	r3, #0
 800381e:	d013      	beq.n	8003848 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003834:	2208      	movs	r2, #8
 8003836:	409a      	lsls	r2, r3
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003840:	f043 0201 	orr.w	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800384c:	2201      	movs	r2, #1
 800384e:	409a      	lsls	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	4013      	ands	r3, r2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d012      	beq.n	800387e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003862:	2b00      	cmp	r3, #0
 8003864:	d00b      	beq.n	800387e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386a:	2201      	movs	r2, #1
 800386c:	409a      	lsls	r2, r3
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003876:	f043 0202 	orr.w	r2, r3, #2
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003882:	2204      	movs	r2, #4
 8003884:	409a      	lsls	r2, r3
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	4013      	ands	r3, r2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d012      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00b      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a0:	2204      	movs	r2, #4
 80038a2:	409a      	lsls	r2, r3
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ac:	f043 0204 	orr.w	r2, r3, #4
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b8:	2210      	movs	r2, #16
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d043      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0308 	and.w	r3, r3, #8
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d03c      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d6:	2210      	movs	r2, #16
 80038d8:	409a      	lsls	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d018      	beq.n	800391e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d108      	bne.n	800390c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d024      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	4798      	blx	r3
 800390a:	e01f      	b.n	800394c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003910:	2b00      	cmp	r3, #0
 8003912:	d01b      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	4798      	blx	r3
 800391c:	e016      	b.n	800394c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003928:	2b00      	cmp	r3, #0
 800392a:	d107      	bne.n	800393c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0208 	bic.w	r2, r2, #8
 800393a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003940:	2b00      	cmp	r3, #0
 8003942:	d003      	beq.n	800394c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003950:	2220      	movs	r2, #32
 8003952:	409a      	lsls	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	4013      	ands	r3, r2
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 808f 	beq.w	8003a7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8087 	beq.w	8003a7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003972:	2220      	movs	r2, #32
 8003974:	409a      	lsls	r2, r3
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b05      	cmp	r3, #5
 8003984:	d136      	bne.n	80039f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 0216 	bic.w	r2, r2, #22
 8003994:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d103      	bne.n	80039b6 <HAL_DMA_IRQHandler+0x1da>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 0208 	bic.w	r2, r2, #8
 80039c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ca:	223f      	movs	r2, #63	@ 0x3f
 80039cc:	409a      	lsls	r2, r3
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2201      	movs	r2, #1
 80039d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d07e      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	4798      	blx	r3
        }
        return;
 80039f2:	e079      	b.n	8003ae8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d01d      	beq.n	8003a3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10d      	bne.n	8003a2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d031      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	4798      	blx	r3
 8003a20:	e02c      	b.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
 8003a22:	bf00      	nop
 8003a24:	20000018 	.word	0x20000018
 8003a28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d023      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
 8003a3c:	e01e      	b.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d10f      	bne.n	8003a6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0210 	bic.w	r2, r2, #16
 8003a5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d003      	beq.n	8003a7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d032      	beq.n	8003aea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d022      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2205      	movs	r2, #5
 8003a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0201 	bic.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	3301      	adds	r3, #1
 8003aac:	60bb      	str	r3, [r7, #8]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d307      	bcc.n	8003ac4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f2      	bne.n	8003aa8 <HAL_DMA_IRQHandler+0x2cc>
 8003ac2:	e000      	b.n	8003ac6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ac4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d005      	beq.n	8003aea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
 8003ae6:	e000      	b.n	8003aea <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ae8:	bf00      	nop
    }
  }
}
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	2b40      	cmp	r3, #64	@ 0x40
 8003b1c:	d108      	bne.n	8003b30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68ba      	ldr	r2, [r7, #8]
 8003b2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b2e:	e007      	b.n	8003b40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	60da      	str	r2, [r3, #12]
}
 8003b40:	bf00      	nop
 8003b42:	3714      	adds	r7, #20
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	3b10      	subs	r3, #16
 8003b5c:	4a14      	ldr	r2, [pc, #80]	@ (8003bb0 <DMA_CalcBaseAndBitshift+0x64>)
 8003b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b62:	091b      	lsrs	r3, r3, #4
 8003b64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b66:	4a13      	ldr	r2, [pc, #76]	@ (8003bb4 <DMA_CalcBaseAndBitshift+0x68>)
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	461a      	mov	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d909      	bls.n	8003b8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b82:	f023 0303 	bic.w	r3, r3, #3
 8003b86:	1d1a      	adds	r2, r3, #4
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b8c:	e007      	b.n	8003b9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b96:	f023 0303 	bic.w	r3, r3, #3
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3714      	adds	r7, #20
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	aaaaaaab 	.word	0xaaaaaaab
 8003bb4:	0800d248 	.word	0x0800d248

08003bb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	699b      	ldr	r3, [r3, #24]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d11f      	bne.n	8003c12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b03      	cmp	r3, #3
 8003bd6:	d856      	bhi.n	8003c86 <DMA_CheckFifoParam+0xce>
 8003bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8003be0 <DMA_CheckFifoParam+0x28>)
 8003bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bde:	bf00      	nop
 8003be0:	08003bf1 	.word	0x08003bf1
 8003be4:	08003c03 	.word	0x08003c03
 8003be8:	08003bf1 	.word	0x08003bf1
 8003bec:	08003c87 	.word	0x08003c87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d046      	beq.n	8003c8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c00:	e043      	b.n	8003c8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c06:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c0a:	d140      	bne.n	8003c8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c10:	e03d      	b.n	8003c8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c1a:	d121      	bne.n	8003c60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	2b03      	cmp	r3, #3
 8003c20:	d837      	bhi.n	8003c92 <DMA_CheckFifoParam+0xda>
 8003c22:	a201      	add	r2, pc, #4	@ (adr r2, 8003c28 <DMA_CheckFifoParam+0x70>)
 8003c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c28:	08003c39 	.word	0x08003c39
 8003c2c:	08003c3f 	.word	0x08003c3f
 8003c30:	08003c39 	.word	0x08003c39
 8003c34:	08003c51 	.word	0x08003c51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c3c:	e030      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d025      	beq.n	8003c96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4e:	e022      	b.n	8003c96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c54:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c58:	d11f      	bne.n	8003c9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c5e:	e01c      	b.n	8003c9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d903      	bls.n	8003c6e <DMA_CheckFifoParam+0xb6>
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d003      	beq.n	8003c74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c6c:	e018      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	73fb      	strb	r3, [r7, #15]
      break;
 8003c72:	e015      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00e      	beq.n	8003c9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	73fb      	strb	r3, [r7, #15]
      break;
 8003c84:	e00b      	b.n	8003c9e <DMA_CheckFifoParam+0xe6>
      break;
 8003c86:	bf00      	nop
 8003c88:	e00a      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e008      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e006      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c92:	bf00      	nop
 8003c94:	e004      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c96:	bf00      	nop
 8003c98:	e002      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c9a:	bf00      	nop
 8003c9c:	e000      	b.n	8003ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8003c9e:	bf00      	nop
    }
  } 
  
  return status; 
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop

08003cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b089      	sub	sp, #36	@ 0x24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61fb      	str	r3, [r7, #28]
 8003cca:	e16b      	b.n	8003fa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ccc:	2201      	movs	r2, #1
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ce0:	693a      	ldr	r2, [r7, #16]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	f040 815a 	bne.w	8003f9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f003 0303 	and.w	r3, r3, #3
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d005      	beq.n	8003d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d130      	bne.n	8003d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	2203      	movs	r2, #3
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	43db      	mvns	r3, r3
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	4013      	ands	r3, r2
 8003d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	69ba      	ldr	r2, [r7, #24]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69ba      	ldr	r2, [r7, #24]
 8003d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d38:	2201      	movs	r2, #1
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	43db      	mvns	r3, r3
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	4013      	ands	r3, r2
 8003d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	091b      	lsrs	r3, r3, #4
 8003d4e:	f003 0201 	and.w	r2, r3, #1
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	69ba      	ldr	r2, [r7, #24]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 0303 	and.w	r3, r3, #3
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d017      	beq.n	8003da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	2203      	movs	r2, #3
 8003d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d80:	43db      	mvns	r3, r3
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4013      	ands	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69ba      	ldr	r2, [r7, #24]
 8003d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 0303 	and.w	r3, r3, #3
 8003da8:	2b02      	cmp	r3, #2
 8003daa:	d123      	bne.n	8003df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	08da      	lsrs	r2, r3, #3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	3208      	adds	r2, #8
 8003db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	220f      	movs	r2, #15
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	43db      	mvns	r3, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	4013      	ands	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	f003 0307 	and.w	r3, r3, #7
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	08da      	lsrs	r2, r3, #3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3208      	adds	r2, #8
 8003dee:	69b9      	ldr	r1, [r7, #24]
 8003df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	2203      	movs	r2, #3
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	43db      	mvns	r3, r3
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	4013      	ands	r3, r2
 8003e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f003 0203 	and.w	r2, r3, #3
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	005b      	lsls	r3, r3, #1
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 80b4 	beq.w	8003f9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	4b60      	ldr	r3, [pc, #384]	@ (8003fbc <HAL_GPIO_Init+0x30c>)
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	4a5f      	ldr	r2, [pc, #380]	@ (8003fbc <HAL_GPIO_Init+0x30c>)
 8003e40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e46:	4b5d      	ldr	r3, [pc, #372]	@ (8003fbc <HAL_GPIO_Init+0x30c>)
 8003e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e4e:	60fb      	str	r3, [r7, #12]
 8003e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e52:	4a5b      	ldr	r2, [pc, #364]	@ (8003fc0 <HAL_GPIO_Init+0x310>)
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	089b      	lsrs	r3, r3, #2
 8003e58:	3302      	adds	r3, #2
 8003e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	220f      	movs	r2, #15
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	43db      	mvns	r3, r3
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	4013      	ands	r3, r2
 8003e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a52      	ldr	r2, [pc, #328]	@ (8003fc4 <HAL_GPIO_Init+0x314>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d02b      	beq.n	8003ed6 <HAL_GPIO_Init+0x226>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a51      	ldr	r2, [pc, #324]	@ (8003fc8 <HAL_GPIO_Init+0x318>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d025      	beq.n	8003ed2 <HAL_GPIO_Init+0x222>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a50      	ldr	r2, [pc, #320]	@ (8003fcc <HAL_GPIO_Init+0x31c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d01f      	beq.n	8003ece <HAL_GPIO_Init+0x21e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a4f      	ldr	r2, [pc, #316]	@ (8003fd0 <HAL_GPIO_Init+0x320>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d019      	beq.n	8003eca <HAL_GPIO_Init+0x21a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd4 <HAL_GPIO_Init+0x324>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d013      	beq.n	8003ec6 <HAL_GPIO_Init+0x216>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a4d      	ldr	r2, [pc, #308]	@ (8003fd8 <HAL_GPIO_Init+0x328>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00d      	beq.n	8003ec2 <HAL_GPIO_Init+0x212>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a4c      	ldr	r2, [pc, #304]	@ (8003fdc <HAL_GPIO_Init+0x32c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d007      	beq.n	8003ebe <HAL_GPIO_Init+0x20e>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8003fe0 <HAL_GPIO_Init+0x330>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d101      	bne.n	8003eba <HAL_GPIO_Init+0x20a>
 8003eb6:	2307      	movs	r3, #7
 8003eb8:	e00e      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003eba:	2308      	movs	r3, #8
 8003ebc:	e00c      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003ebe:	2306      	movs	r3, #6
 8003ec0:	e00a      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003ec2:	2305      	movs	r3, #5
 8003ec4:	e008      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003ec6:	2304      	movs	r3, #4
 8003ec8:	e006      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e004      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e002      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e000      	b.n	8003ed8 <HAL_GPIO_Init+0x228>
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	69fa      	ldr	r2, [r7, #28]
 8003eda:	f002 0203 	and.w	r2, r2, #3
 8003ede:	0092      	lsls	r2, r2, #2
 8003ee0:	4093      	lsls	r3, r2
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ee8:	4935      	ldr	r1, [pc, #212]	@ (8003fc0 <HAL_GPIO_Init+0x310>)
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	089b      	lsrs	r3, r3, #2
 8003eee:	3302      	adds	r3, #2
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	43db      	mvns	r3, r3
 8003f00:	69ba      	ldr	r2, [r7, #24]
 8003f02:	4013      	ands	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f1a:	4a32      	ldr	r2, [pc, #200]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f20:	4b30      	ldr	r3, [pc, #192]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f3c:	69ba      	ldr	r2, [r7, #24]
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f44:	4a27      	ldr	r2, [pc, #156]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f4a:	4b26      	ldr	r3, [pc, #152]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	43db      	mvns	r3, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4013      	ands	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f74:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f90:	69ba      	ldr	r2, [r7, #24]
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f98:	4a12      	ldr	r2, [pc, #72]	@ (8003fe4 <HAL_GPIO_Init+0x334>)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	61fb      	str	r3, [r7, #28]
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	2b0f      	cmp	r3, #15
 8003fa8:	f67f ae90 	bls.w	8003ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fac:	bf00      	nop
 8003fae:	bf00      	nop
 8003fb0:	3724      	adds	r7, #36	@ 0x24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40013800 	.word	0x40013800
 8003fc4:	40020000 	.word	0x40020000
 8003fc8:	40020400 	.word	0x40020400
 8003fcc:	40020800 	.word	0x40020800
 8003fd0:	40020c00 	.word	0x40020c00
 8003fd4:	40021000 	.word	0x40021000
 8003fd8:	40021400 	.word	0x40021400
 8003fdc:	40021800 	.word	0x40021800
 8003fe0:	40021c00 	.word	0x40021c00
 8003fe4:	40013c00 	.word	0x40013c00

08003fe8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	887b      	ldrh	r3, [r7, #2]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
 8004004:	e001      	b.n	800400a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004006:	2300      	movs	r3, #0
 8004008:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800400a:	7bfb      	ldrb	r3, [r7, #15]
}
 800400c:	4618      	mov	r0, r3
 800400e:	3714      	adds	r7, #20
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e12b      	b.n	8004282 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d106      	bne.n	8004044 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f7fe fb8c 	bl	800275c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2224      	movs	r2, #36	@ 0x24
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800406a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800407a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800407c:	f001 f8ea 	bl	8005254 <HAL_RCC_GetPCLK1Freq>
 8004080:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	4a81      	ldr	r2, [pc, #516]	@ (800428c <HAL_I2C_Init+0x274>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d807      	bhi.n	800409c <HAL_I2C_Init+0x84>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4a80      	ldr	r2, [pc, #512]	@ (8004290 <HAL_I2C_Init+0x278>)
 8004090:	4293      	cmp	r3, r2
 8004092:	bf94      	ite	ls
 8004094:	2301      	movls	r3, #1
 8004096:	2300      	movhi	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	e006      	b.n	80040aa <HAL_I2C_Init+0x92>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4a7d      	ldr	r2, [pc, #500]	@ (8004294 <HAL_I2C_Init+0x27c>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	bf94      	ite	ls
 80040a4:	2301      	movls	r3, #1
 80040a6:	2300      	movhi	r3, #0
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e0e7      	b.n	8004282 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	4a78      	ldr	r2, [pc, #480]	@ (8004298 <HAL_I2C_Init+0x280>)
 80040b6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ba:	0c9b      	lsrs	r3, r3, #18
 80040bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	4a6a      	ldr	r2, [pc, #424]	@ (800428c <HAL_I2C_Init+0x274>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d802      	bhi.n	80040ec <HAL_I2C_Init+0xd4>
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	3301      	adds	r3, #1
 80040ea:	e009      	b.n	8004100 <HAL_I2C_Init+0xe8>
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80040f2:	fb02 f303 	mul.w	r3, r2, r3
 80040f6:	4a69      	ldr	r2, [pc, #420]	@ (800429c <HAL_I2C_Init+0x284>)
 80040f8:	fba2 2303 	umull	r2, r3, r2, r3
 80040fc:	099b      	lsrs	r3, r3, #6
 80040fe:	3301      	adds	r3, #1
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6812      	ldr	r2, [r2, #0]
 8004104:	430b      	orrs	r3, r1
 8004106:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004112:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	495c      	ldr	r1, [pc, #368]	@ (800428c <HAL_I2C_Init+0x274>)
 800411c:	428b      	cmp	r3, r1
 800411e:	d819      	bhi.n	8004154 <HAL_I2C_Init+0x13c>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1e59      	subs	r1, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	fbb1 f3f3 	udiv	r3, r1, r3
 800412e:	1c59      	adds	r1, r3, #1
 8004130:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004134:	400b      	ands	r3, r1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00a      	beq.n	8004150 <HAL_I2C_Init+0x138>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	1e59      	subs	r1, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	fbb1 f3f3 	udiv	r3, r1, r3
 8004148:	3301      	adds	r3, #1
 800414a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800414e:	e051      	b.n	80041f4 <HAL_I2C_Init+0x1dc>
 8004150:	2304      	movs	r3, #4
 8004152:	e04f      	b.n	80041f4 <HAL_I2C_Init+0x1dc>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d111      	bne.n	8004180 <HAL_I2C_Init+0x168>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	1e58      	subs	r0, r3, #1
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6859      	ldr	r1, [r3, #4]
 8004164:	460b      	mov	r3, r1
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	440b      	add	r3, r1
 800416a:	fbb0 f3f3 	udiv	r3, r0, r3
 800416e:	3301      	adds	r3, #1
 8004170:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004174:	2b00      	cmp	r3, #0
 8004176:	bf0c      	ite	eq
 8004178:	2301      	moveq	r3, #1
 800417a:	2300      	movne	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	e012      	b.n	80041a6 <HAL_I2C_Init+0x18e>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	1e58      	subs	r0, r3, #1
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6859      	ldr	r1, [r3, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	0099      	lsls	r1, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	fbb0 f3f3 	udiv	r3, r0, r3
 8004196:	3301      	adds	r3, #1
 8004198:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800419c:	2b00      	cmp	r3, #0
 800419e:	bf0c      	ite	eq
 80041a0:	2301      	moveq	r3, #1
 80041a2:	2300      	movne	r3, #0
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_I2C_Init+0x196>
 80041aa:	2301      	movs	r3, #1
 80041ac:	e022      	b.n	80041f4 <HAL_I2C_Init+0x1dc>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10e      	bne.n	80041d4 <HAL_I2C_Init+0x1bc>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	1e58      	subs	r0, r3, #1
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6859      	ldr	r1, [r3, #4]
 80041be:	460b      	mov	r3, r1
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	440b      	add	r3, r1
 80041c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80041c8:	3301      	adds	r3, #1
 80041ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041d2:	e00f      	b.n	80041f4 <HAL_I2C_Init+0x1dc>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	1e58      	subs	r0, r3, #1
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6859      	ldr	r1, [r3, #4]
 80041dc:	460b      	mov	r3, r1
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	0099      	lsls	r1, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041ea:	3301      	adds	r3, #1
 80041ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041f4:	6879      	ldr	r1, [r7, #4]
 80041f6:	6809      	ldr	r1, [r1, #0]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69da      	ldr	r2, [r3, #28]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	431a      	orrs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004222:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	6911      	ldr	r1, [r2, #16]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	68d2      	ldr	r2, [r2, #12]
 800422e:	4311      	orrs	r1, r2
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6812      	ldr	r2, [r2, #0]
 8004234:	430b      	orrs	r3, r1
 8004236:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	695a      	ldr	r2, [r3, #20]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	430a      	orrs	r2, r1
 8004252:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 0201 	orr.w	r2, r2, #1
 8004262:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2220      	movs	r2, #32
 800426e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	000186a0 	.word	0x000186a0
 8004290:	001e847f 	.word	0x001e847f
 8004294:	003d08ff 	.word	0x003d08ff
 8004298:	431bde83 	.word	0x431bde83
 800429c:	10624dd3 	.word	0x10624dd3

080042a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b088      	sub	sp, #32
 80042a4:	af02      	add	r7, sp, #8
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	4608      	mov	r0, r1
 80042aa:	4611      	mov	r1, r2
 80042ac:	461a      	mov	r2, r3
 80042ae:	4603      	mov	r3, r0
 80042b0:	817b      	strh	r3, [r7, #10]
 80042b2:	460b      	mov	r3, r1
 80042b4:	813b      	strh	r3, [r7, #8]
 80042b6:	4613      	mov	r3, r2
 80042b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042ba:	f7fe fc31 	bl	8002b20 <HAL_GetTick>
 80042be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	2b20      	cmp	r3, #32
 80042ca:	f040 80d9 	bne.w	8004480 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	9300      	str	r3, [sp, #0]
 80042d2:	2319      	movs	r3, #25
 80042d4:	2201      	movs	r2, #1
 80042d6:	496d      	ldr	r1, [pc, #436]	@ (800448c <HAL_I2C_Mem_Write+0x1ec>)
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f971 	bl	80045c0 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80042e4:	2302      	movs	r3, #2
 80042e6:	e0cc      	b.n	8004482 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d101      	bne.n	80042f6 <HAL_I2C_Mem_Write+0x56>
 80042f2:	2302      	movs	r3, #2
 80042f4:	e0c5      	b.n	8004482 <HAL_I2C_Mem_Write+0x1e2>
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	2b01      	cmp	r3, #1
 800430a:	d007      	beq.n	800431c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 0201 	orr.w	r2, r2, #1
 800431a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800432a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2221      	movs	r2, #33	@ 0x21
 8004330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2240      	movs	r2, #64	@ 0x40
 8004338:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6a3a      	ldr	r2, [r7, #32]
 8004346:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800434c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004352:	b29a      	uxth	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4a4d      	ldr	r2, [pc, #308]	@ (8004490 <HAL_I2C_Mem_Write+0x1f0>)
 800435c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800435e:	88f8      	ldrh	r0, [r7, #6]
 8004360:	893a      	ldrh	r2, [r7, #8]
 8004362:	8979      	ldrh	r1, [r7, #10]
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	9301      	str	r3, [sp, #4]
 8004368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	4603      	mov	r3, r0
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f890 	bl	8004494 <I2C_RequestMemoryWrite>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d052      	beq.n	8004420 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e081      	b.n	8004482 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f000 fa36 	bl	80047f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00d      	beq.n	80043aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004392:	2b04      	cmp	r3, #4
 8004394:	d107      	bne.n	80043a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e06b      	b.n	8004482 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	781a      	ldrb	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ba:	1c5a      	adds	r2, r3, #1
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c4:	3b01      	subs	r3, #1
 80043c6:	b29a      	uxth	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	3b01      	subs	r3, #1
 80043d4:	b29a      	uxth	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b04      	cmp	r3, #4
 80043e6:	d11b      	bne.n	8004420 <HAL_I2C_Mem_Write+0x180>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d017      	beq.n	8004420 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	781a      	ldrb	r2, [r3, #0]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004416:	b29b      	uxth	r3, r3
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1aa      	bne.n	800437e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f000 fa29 	bl	8004884 <I2C_WaitOnBTFFlagUntilTimeout>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00d      	beq.n	8004454 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443c:	2b04      	cmp	r3, #4
 800443e:	d107      	bne.n	8004450 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800444e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e016      	b.n	8004482 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004462:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2220      	movs	r2, #32
 8004468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800447c:	2300      	movs	r3, #0
 800447e:	e000      	b.n	8004482 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004480:	2302      	movs	r3, #2
  }
}
 8004482:	4618      	mov	r0, r3
 8004484:	3718      	adds	r7, #24
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	00100002 	.word	0x00100002
 8004490:	ffff0000 	.word	0xffff0000

08004494 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b088      	sub	sp, #32
 8004498:	af02      	add	r7, sp, #8
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	4608      	mov	r0, r1
 800449e:	4611      	mov	r1, r2
 80044a0:	461a      	mov	r2, r3
 80044a2:	4603      	mov	r3, r0
 80044a4:	817b      	strh	r3, [r7, #10]
 80044a6:	460b      	mov	r3, r1
 80044a8:	813b      	strh	r3, [r7, #8]
 80044aa:	4613      	mov	r3, r2
 80044ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	6a3b      	ldr	r3, [r7, #32]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f000 f878 	bl	80045c0 <I2C_WaitOnFlagUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00d      	beq.n	80044f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044e4:	d103      	bne.n	80044ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e05f      	b.n	80045b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044f2:	897b      	ldrh	r3, [r7, #10]
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004500:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004504:	6a3a      	ldr	r2, [r7, #32]
 8004506:	492d      	ldr	r1, [pc, #180]	@ (80045bc <I2C_RequestMemoryWrite+0x128>)
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f000 f8d3 	bl	80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d001      	beq.n	8004518 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e04c      	b.n	80045b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004518:	2300      	movs	r3, #0
 800451a:	617b      	str	r3, [r7, #20]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	617b      	str	r3, [r7, #20]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	617b      	str	r3, [r7, #20]
 800452c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800452e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004530:	6a39      	ldr	r1, [r7, #32]
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 f95e 	bl	80047f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00d      	beq.n	800455a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004542:	2b04      	cmp	r3, #4
 8004544:	d107      	bne.n	8004556 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004554:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e02b      	b.n	80045b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800455a:	88fb      	ldrh	r3, [r7, #6]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d105      	bne.n	800456c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004560:	893b      	ldrh	r3, [r7, #8]
 8004562:	b2da      	uxtb	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	611a      	str	r2, [r3, #16]
 800456a:	e021      	b.n	80045b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800456c:	893b      	ldrh	r3, [r7, #8]
 800456e:	0a1b      	lsrs	r3, r3, #8
 8004570:	b29b      	uxth	r3, r3
 8004572:	b2da      	uxtb	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800457a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457c:	6a39      	ldr	r1, [r7, #32]
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 f938 	bl	80047f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00d      	beq.n	80045a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458e:	2b04      	cmp	r3, #4
 8004590:	d107      	bne.n	80045a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e005      	b.n	80045b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045a6:	893b      	ldrh	r3, [r7, #8]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3718      	adds	r7, #24
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	00010002 	.word	0x00010002

080045c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	603b      	str	r3, [r7, #0]
 80045cc:	4613      	mov	r3, r2
 80045ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d0:	e048      	b.n	8004664 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d044      	beq.n	8004664 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045da:	f7fe faa1 	bl	8002b20 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d302      	bcc.n	80045f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d139      	bne.n	8004664 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	0c1b      	lsrs	r3, r3, #16
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d10d      	bne.n	8004616 <I2C_WaitOnFlagUntilTimeout+0x56>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	43da      	mvns	r2, r3
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	4013      	ands	r3, r2
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	bf0c      	ite	eq
 800460c:	2301      	moveq	r3, #1
 800460e:	2300      	movne	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	e00c      	b.n	8004630 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	43da      	mvns	r2, r3
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	4013      	ands	r3, r2
 8004622:	b29b      	uxth	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	bf0c      	ite	eq
 8004628:	2301      	moveq	r3, #1
 800462a:	2300      	movne	r3, #0
 800462c:	b2db      	uxtb	r3, r3
 800462e:	461a      	mov	r2, r3
 8004630:	79fb      	ldrb	r3, [r7, #7]
 8004632:	429a      	cmp	r2, r3
 8004634:	d116      	bne.n	8004664 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004650:	f043 0220 	orr.w	r2, r3, #32
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e023      	b.n	80046ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	0c1b      	lsrs	r3, r3, #16
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b01      	cmp	r3, #1
 800466c:	d10d      	bne.n	800468a <I2C_WaitOnFlagUntilTimeout+0xca>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	43da      	mvns	r2, r3
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	4013      	ands	r3, r2
 800467a:	b29b      	uxth	r3, r3
 800467c:	2b00      	cmp	r3, #0
 800467e:	bf0c      	ite	eq
 8004680:	2301      	moveq	r3, #1
 8004682:	2300      	movne	r3, #0
 8004684:	b2db      	uxtb	r3, r3
 8004686:	461a      	mov	r2, r3
 8004688:	e00c      	b.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	43da      	mvns	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	4013      	ands	r3, r2
 8004696:	b29b      	uxth	r3, r3
 8004698:	2b00      	cmp	r3, #0
 800469a:	bf0c      	ite	eq
 800469c:	2301      	moveq	r3, #1
 800469e:	2300      	movne	r3, #0
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	461a      	mov	r2, r3
 80046a4:	79fb      	ldrb	r3, [r7, #7]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d093      	beq.n	80045d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
 80046c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046c2:	e071      	b.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046d2:	d123      	bne.n	800471c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	f043 0204 	orr.w	r2, r3, #4
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e067      	b.n	80047ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004722:	d041      	beq.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004724:	f7fe f9fc 	bl	8002b20 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	429a      	cmp	r2, r3
 8004732:	d302      	bcc.n	800473a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d136      	bne.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	0c1b      	lsrs	r3, r3, #16
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b01      	cmp	r3, #1
 8004742:	d10c      	bne.n	800475e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	43da      	mvns	r2, r3
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	4013      	ands	r3, r2
 8004750:	b29b      	uxth	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	bf14      	ite	ne
 8004756:	2301      	movne	r3, #1
 8004758:	2300      	moveq	r3, #0
 800475a:	b2db      	uxtb	r3, r3
 800475c:	e00b      	b.n	8004776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	43da      	mvns	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	4013      	ands	r3, r2
 800476a:	b29b      	uxth	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	bf14      	ite	ne
 8004770:	2301      	movne	r3, #1
 8004772:	2300      	moveq	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d016      	beq.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2220      	movs	r2, #32
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004794:	f043 0220 	orr.w	r2, r3, #32
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e021      	b.n	80047ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	0c1b      	lsrs	r3, r3, #16
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d10c      	bne.n	80047cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	43da      	mvns	r2, r3
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4013      	ands	r3, r2
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf14      	ite	ne
 80047c4:	2301      	movne	r3, #1
 80047c6:	2300      	moveq	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	e00b      	b.n	80047e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	43da      	mvns	r2, r3
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4013      	ands	r3, r2
 80047d8:	b29b      	uxth	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	bf14      	ite	ne
 80047de:	2301      	movne	r3, #1
 80047e0:	2300      	moveq	r3, #0
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f47f af6d 	bne.w	80046c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80047ea:	2300      	movs	r3, #0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3710      	adds	r7, #16
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004800:	e034      	b.n	800486c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 f886 	bl	8004914 <I2C_IsAcknowledgeFailed>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e034      	b.n	800487c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004818:	d028      	beq.n	800486c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800481a:	f7fe f981 	bl	8002b20 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	429a      	cmp	r2, r3
 8004828:	d302      	bcc.n	8004830 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d11d      	bne.n	800486c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800483a:	2b80      	cmp	r3, #128	@ 0x80
 800483c:	d016      	beq.n	800486c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004858:	f043 0220 	orr.w	r2, r3, #32
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e007      	b.n	800487c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004876:	2b80      	cmp	r3, #128	@ 0x80
 8004878:	d1c3      	bne.n	8004802 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004890:	e034      	b.n	80048fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 f83e 	bl	8004914 <I2C_IsAcknowledgeFailed>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e034      	b.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a8:	d028      	beq.n	80048fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048aa:	f7fe f939 	bl	8002b20 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d302      	bcc.n	80048c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d11d      	bne.n	80048fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	f003 0304 	and.w	r3, r3, #4
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d016      	beq.n	80048fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2200      	movs	r2, #0
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	f043 0220 	orr.w	r2, r3, #32
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e007      	b.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f003 0304 	and.w	r3, r3, #4
 8004906:	2b04      	cmp	r3, #4
 8004908:	d1c3      	bne.n	8004892 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004926:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800492a:	d11b      	bne.n	8004964 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004934:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2220      	movs	r2, #32
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004950:	f043 0204 	orr.w	r2, r3, #4
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e000      	b.n	8004966 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
	...

08004974 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e267      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d075      	beq.n	8004a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004992:	4b88      	ldr	r3, [pc, #544]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 030c 	and.w	r3, r3, #12
 800499a:	2b04      	cmp	r3, #4
 800499c:	d00c      	beq.n	80049b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800499e:	4b85      	ldr	r3, [pc, #532]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80049a6:	2b08      	cmp	r3, #8
 80049a8:	d112      	bne.n	80049d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80049aa:	4b82      	ldr	r3, [pc, #520]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049b6:	d10b      	bne.n	80049d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049b8:	4b7e      	ldr	r3, [pc, #504]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d05b      	beq.n	8004a7c <HAL_RCC_OscConfig+0x108>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d157      	bne.n	8004a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e242      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049d8:	d106      	bne.n	80049e8 <HAL_RCC_OscConfig+0x74>
 80049da:	4b76      	ldr	r3, [pc, #472]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a75      	ldr	r2, [pc, #468]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049e4:	6013      	str	r3, [r2, #0]
 80049e6:	e01d      	b.n	8004a24 <HAL_RCC_OscConfig+0xb0>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049f0:	d10c      	bne.n	8004a0c <HAL_RCC_OscConfig+0x98>
 80049f2:	4b70      	ldr	r3, [pc, #448]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a6f      	ldr	r2, [pc, #444]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 80049f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	4b6d      	ldr	r3, [pc, #436]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a6c      	ldr	r2, [pc, #432]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e00b      	b.n	8004a24 <HAL_RCC_OscConfig+0xb0>
 8004a0c:	4b69      	ldr	r3, [pc, #420]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a68      	ldr	r2, [pc, #416]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a16:	6013      	str	r3, [r2, #0]
 8004a18:	4b66      	ldr	r3, [pc, #408]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a65      	ldr	r2, [pc, #404]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d013      	beq.n	8004a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a2c:	f7fe f878 	bl	8002b20 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a34:	f7fe f874 	bl	8002b20 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b64      	cmp	r3, #100	@ 0x64
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e207      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a46:	4b5b      	ldr	r3, [pc, #364]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0xc0>
 8004a52:	e014      	b.n	8004a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a54:	f7fe f864 	bl	8002b20 <HAL_GetTick>
 8004a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a5a:	e008      	b.n	8004a6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a5c:	f7fe f860 	bl	8002b20 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	2b64      	cmp	r3, #100	@ 0x64
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e1f3      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a6e:	4b51      	ldr	r3, [pc, #324]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1f0      	bne.n	8004a5c <HAL_RCC_OscConfig+0xe8>
 8004a7a:	e000      	b.n	8004a7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d063      	beq.n	8004b52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00b      	beq.n	8004aae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a96:	4b47      	ldr	r3, [pc, #284]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d11c      	bne.n	8004adc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004aa2:	4b44      	ldr	r3, [pc, #272]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d116      	bne.n	8004adc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aae:	4b41      	ldr	r3, [pc, #260]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d005      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x152>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d001      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e1c7      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	4937      	ldr	r1, [pc, #220]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ada:	e03a      	b.n	8004b52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d020      	beq.n	8004b26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ae4:	4b34      	ldr	r3, [pc, #208]	@ (8004bb8 <HAL_RCC_OscConfig+0x244>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aea:	f7fe f819 	bl	8002b20 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004af2:	f7fe f815 	bl	8002b20 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e1a8      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b04:	4b2b      	ldr	r3, [pc, #172]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0f0      	beq.n	8004af2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b10:	4b28      	ldr	r3, [pc, #160]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	00db      	lsls	r3, r3, #3
 8004b1e:	4925      	ldr	r1, [pc, #148]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	600b      	str	r3, [r1, #0]
 8004b24:	e015      	b.n	8004b52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b26:	4b24      	ldr	r3, [pc, #144]	@ (8004bb8 <HAL_RCC_OscConfig+0x244>)
 8004b28:	2200      	movs	r2, #0
 8004b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b2c:	f7fd fff8 	bl	8002b20 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b34:	f7fd fff4 	bl	8002b20 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e187      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b46:	4b1b      	ldr	r3, [pc, #108]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f0      	bne.n	8004b34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0308 	and.w	r3, r3, #8
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d036      	beq.n	8004bcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d016      	beq.n	8004b94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b66:	4b15      	ldr	r3, [pc, #84]	@ (8004bbc <HAL_RCC_OscConfig+0x248>)
 8004b68:	2201      	movs	r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b6c:	f7fd ffd8 	bl	8002b20 <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b74:	f7fd ffd4 	bl	8002b20 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e167      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b86:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb4 <HAL_RCC_OscConfig+0x240>)
 8004b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d0f0      	beq.n	8004b74 <HAL_RCC_OscConfig+0x200>
 8004b92:	e01b      	b.n	8004bcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b94:	4b09      	ldr	r3, [pc, #36]	@ (8004bbc <HAL_RCC_OscConfig+0x248>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b9a:	f7fd ffc1 	bl	8002b20 <HAL_GetTick>
 8004b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ba0:	e00e      	b.n	8004bc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ba2:	f7fd ffbd 	bl	8002b20 <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d907      	bls.n	8004bc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e150      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
 8004bb4:	40023800 	.word	0x40023800
 8004bb8:	42470000 	.word	0x42470000
 8004bbc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bc0:	4b88      	ldr	r3, [pc, #544]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004bc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bc4:	f003 0302 	and.w	r3, r3, #2
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d1ea      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 8097 	beq.w	8004d08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bde:	4b81      	ldr	r3, [pc, #516]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10f      	bne.n	8004c0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bea:	2300      	movs	r3, #0
 8004bec:	60bb      	str	r3, [r7, #8]
 8004bee:	4b7d      	ldr	r3, [pc, #500]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf2:	4a7c      	ldr	r2, [pc, #496]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bfa:	4b7a      	ldr	r3, [pc, #488]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c02:	60bb      	str	r3, [r7, #8]
 8004c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c06:	2301      	movs	r3, #1
 8004c08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c0a:	4b77      	ldr	r3, [pc, #476]	@ (8004de8 <HAL_RCC_OscConfig+0x474>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d118      	bne.n	8004c48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c16:	4b74      	ldr	r3, [pc, #464]	@ (8004de8 <HAL_RCC_OscConfig+0x474>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a73      	ldr	r2, [pc, #460]	@ (8004de8 <HAL_RCC_OscConfig+0x474>)
 8004c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c22:	f7fd ff7d 	bl	8002b20 <HAL_GetTick>
 8004c26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c28:	e008      	b.n	8004c3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c2a:	f7fd ff79 	bl	8002b20 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d901      	bls.n	8004c3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e10c      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c3c:	4b6a      	ldr	r3, [pc, #424]	@ (8004de8 <HAL_RCC_OscConfig+0x474>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0f0      	beq.n	8004c2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d106      	bne.n	8004c5e <HAL_RCC_OscConfig+0x2ea>
 8004c50:	4b64      	ldr	r3, [pc, #400]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c54:	4a63      	ldr	r2, [pc, #396]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c56:	f043 0301 	orr.w	r3, r3, #1
 8004c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c5c:	e01c      	b.n	8004c98 <HAL_RCC_OscConfig+0x324>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b05      	cmp	r3, #5
 8004c64:	d10c      	bne.n	8004c80 <HAL_RCC_OscConfig+0x30c>
 8004c66:	4b5f      	ldr	r3, [pc, #380]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6a:	4a5e      	ldr	r2, [pc, #376]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c6c:	f043 0304 	orr.w	r3, r3, #4
 8004c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c72:	4b5c      	ldr	r3, [pc, #368]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c76:	4a5b      	ldr	r2, [pc, #364]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c7e:	e00b      	b.n	8004c98 <HAL_RCC_OscConfig+0x324>
 8004c80:	4b58      	ldr	r3, [pc, #352]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c84:	4a57      	ldr	r2, [pc, #348]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c86:	f023 0301 	bic.w	r3, r3, #1
 8004c8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c8c:	4b55      	ldr	r3, [pc, #340]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c90:	4a54      	ldr	r2, [pc, #336]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004c92:	f023 0304 	bic.w	r3, r3, #4
 8004c96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d015      	beq.n	8004ccc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca0:	f7fd ff3e 	bl	8002b20 <HAL_GetTick>
 8004ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca6:	e00a      	b.n	8004cbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca8:	f7fd ff3a 	bl	8002b20 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e0cb      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cbe:	4b49      	ldr	r3, [pc, #292]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0ee      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x334>
 8004cca:	e014      	b.n	8004cf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ccc:	f7fd ff28 	bl	8002b20 <HAL_GetTick>
 8004cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cd2:	e00a      	b.n	8004cea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cd4:	f7fd ff24 	bl	8002b20 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e0b5      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cea:	4b3e      	ldr	r3, [pc, #248]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004cec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1ee      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cf6:	7dfb      	ldrb	r3, [r7, #23]
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d105      	bne.n	8004d08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cfc:	4b39      	ldr	r3, [pc, #228]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d00:	4a38      	ldr	r2, [pc, #224]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004d02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 80a1 	beq.w	8004e54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d12:	4b34      	ldr	r3, [pc, #208]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f003 030c 	and.w	r3, r3, #12
 8004d1a:	2b08      	cmp	r3, #8
 8004d1c:	d05c      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	699b      	ldr	r3, [r3, #24]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d141      	bne.n	8004daa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d26:	4b31      	ldr	r3, [pc, #196]	@ (8004dec <HAL_RCC_OscConfig+0x478>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2c:	f7fd fef8 	bl	8002b20 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d34:	f7fd fef4 	bl	8002b20 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e087      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d46:	4b27      	ldr	r3, [pc, #156]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	69da      	ldr	r2, [r3, #28]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d60:	019b      	lsls	r3, r3, #6
 8004d62:	431a      	orrs	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d68:	085b      	lsrs	r3, r3, #1
 8004d6a:	3b01      	subs	r3, #1
 8004d6c:	041b      	lsls	r3, r3, #16
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d74:	061b      	lsls	r3, r3, #24
 8004d76:	491b      	ldr	r1, [pc, #108]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004dec <HAL_RCC_OscConfig+0x478>)
 8004d7e:	2201      	movs	r2, #1
 8004d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d82:	f7fd fecd 	bl	8002b20 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8a:	f7fd fec9 	bl	8002b20 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e05c      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d9c:	4b11      	ldr	r3, [pc, #68]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d0f0      	beq.n	8004d8a <HAL_RCC_OscConfig+0x416>
 8004da8:	e054      	b.n	8004e54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004daa:	4b10      	ldr	r3, [pc, #64]	@ (8004dec <HAL_RCC_OscConfig+0x478>)
 8004dac:	2200      	movs	r2, #0
 8004dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db0:	f7fd feb6 	bl	8002b20 <HAL_GetTick>
 8004db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004db6:	e008      	b.n	8004dca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db8:	f7fd feb2 	bl	8002b20 <HAL_GetTick>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	2b02      	cmp	r3, #2
 8004dc4:	d901      	bls.n	8004dca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e045      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dca:	4b06      	ldr	r3, [pc, #24]	@ (8004de4 <HAL_RCC_OscConfig+0x470>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1f0      	bne.n	8004db8 <HAL_RCC_OscConfig+0x444>
 8004dd6:	e03d      	b.n	8004e54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d107      	bne.n	8004df0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e038      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
 8004de4:	40023800 	.word	0x40023800
 8004de8:	40007000 	.word	0x40007000
 8004dec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004df0:	4b1b      	ldr	r3, [pc, #108]	@ (8004e60 <HAL_RCC_OscConfig+0x4ec>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d028      	beq.n	8004e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d121      	bne.n	8004e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d11a      	bne.n	8004e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004e20:	4013      	ands	r3, r2
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d111      	bne.n	8004e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e36:	085b      	lsrs	r3, r3, #1
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d107      	bne.n	8004e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d001      	beq.n	8004e54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e000      	b.n	8004e56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	40023800 	.word	0x40023800

08004e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e0cc      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e78:	4b68      	ldr	r3, [pc, #416]	@ (800501c <HAL_RCC_ClockConfig+0x1b8>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0307 	and.w	r3, r3, #7
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d90c      	bls.n	8004ea0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e86:	4b65      	ldr	r3, [pc, #404]	@ (800501c <HAL_RCC_ClockConfig+0x1b8>)
 8004e88:	683a      	ldr	r2, [r7, #0]
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e8e:	4b63      	ldr	r3, [pc, #396]	@ (800501c <HAL_RCC_ClockConfig+0x1b8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0307 	and.w	r3, r3, #7
 8004e96:	683a      	ldr	r2, [r7, #0]
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d001      	beq.n	8004ea0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e0b8      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d020      	beq.n	8004eee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d005      	beq.n	8004ec4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004eb8:	4b59      	ldr	r3, [pc, #356]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	4a58      	ldr	r2, [pc, #352]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004ebe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004ec2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0308 	and.w	r3, r3, #8
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d005      	beq.n	8004edc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ed0:	4b53      	ldr	r3, [pc, #332]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	4a52      	ldr	r2, [pc, #328]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004eda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004edc:	4b50      	ldr	r3, [pc, #320]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	494d      	ldr	r1, [pc, #308]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d044      	beq.n	8004f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d107      	bne.n	8004f12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f02:	4b47      	ldr	r3, [pc, #284]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d119      	bne.n	8004f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e07f      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d003      	beq.n	8004f22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d107      	bne.n	8004f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f22:	4b3f      	ldr	r3, [pc, #252]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d109      	bne.n	8004f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e06f      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f32:	4b3b      	ldr	r3, [pc, #236]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e067      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f42:	4b37      	ldr	r3, [pc, #220]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f023 0203 	bic.w	r2, r3, #3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	4934      	ldr	r1, [pc, #208]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f54:	f7fd fde4 	bl	8002b20 <HAL_GetTick>
 8004f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f5a:	e00a      	b.n	8004f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f5c:	f7fd fde0 	bl	8002b20 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e04f      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f72:	4b2b      	ldr	r3, [pc, #172]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 020c 	and.w	r2, r3, #12
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d1eb      	bne.n	8004f5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f84:	4b25      	ldr	r3, [pc, #148]	@ (800501c <HAL_RCC_ClockConfig+0x1b8>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 0307 	and.w	r3, r3, #7
 8004f8c:	683a      	ldr	r2, [r7, #0]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d20c      	bcs.n	8004fac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f92:	4b22      	ldr	r3, [pc, #136]	@ (800501c <HAL_RCC_ClockConfig+0x1b8>)
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f9a:	4b20      	ldr	r3, [pc, #128]	@ (800501c <HAL_RCC_ClockConfig+0x1b8>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0307 	and.w	r3, r3, #7
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d001      	beq.n	8004fac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e032      	b.n	8005012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d008      	beq.n	8004fca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fb8:	4b19      	ldr	r3, [pc, #100]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	4916      	ldr	r1, [pc, #88]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0308 	and.w	r3, r3, #8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d009      	beq.n	8004fea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fd6:	4b12      	ldr	r3, [pc, #72]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	00db      	lsls	r3, r3, #3
 8004fe4:	490e      	ldr	r1, [pc, #56]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004fea:	f000 f821 	bl	8005030 <HAL_RCC_GetSysClockFreq>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8005020 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	091b      	lsrs	r3, r3, #4
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	490a      	ldr	r1, [pc, #40]	@ (8005024 <HAL_RCC_ClockConfig+0x1c0>)
 8004ffc:	5ccb      	ldrb	r3, [r1, r3]
 8004ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8005002:	4a09      	ldr	r2, [pc, #36]	@ (8005028 <HAL_RCC_ClockConfig+0x1c4>)
 8005004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005006:	4b09      	ldr	r3, [pc, #36]	@ (800502c <HAL_RCC_ClockConfig+0x1c8>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4618      	mov	r0, r3
 800500c:	f7fd fd44 	bl	8002a98 <HAL_InitTick>

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40023c00 	.word	0x40023c00
 8005020:	40023800 	.word	0x40023800
 8005024:	0800d230 	.word	0x0800d230
 8005028:	20000018 	.word	0x20000018
 800502c:	2000001c 	.word	0x2000001c

08005030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005034:	b094      	sub	sp, #80	@ 0x50
 8005036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005038:	2300      	movs	r3, #0
 800503a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005040:	2300      	movs	r3, #0
 8005042:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005044:	2300      	movs	r3, #0
 8005046:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005048:	4b79      	ldr	r3, [pc, #484]	@ (8005230 <HAL_RCC_GetSysClockFreq+0x200>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f003 030c 	and.w	r3, r3, #12
 8005050:	2b08      	cmp	r3, #8
 8005052:	d00d      	beq.n	8005070 <HAL_RCC_GetSysClockFreq+0x40>
 8005054:	2b08      	cmp	r3, #8
 8005056:	f200 80e1 	bhi.w	800521c <HAL_RCC_GetSysClockFreq+0x1ec>
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_RCC_GetSysClockFreq+0x34>
 800505e:	2b04      	cmp	r3, #4
 8005060:	d003      	beq.n	800506a <HAL_RCC_GetSysClockFreq+0x3a>
 8005062:	e0db      	b.n	800521c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005064:	4b73      	ldr	r3, [pc, #460]	@ (8005234 <HAL_RCC_GetSysClockFreq+0x204>)
 8005066:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005068:	e0db      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800506a:	4b73      	ldr	r3, [pc, #460]	@ (8005238 <HAL_RCC_GetSysClockFreq+0x208>)
 800506c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800506e:	e0d8      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005070:	4b6f      	ldr	r3, [pc, #444]	@ (8005230 <HAL_RCC_GetSysClockFreq+0x200>)
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005078:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800507a:	4b6d      	ldr	r3, [pc, #436]	@ (8005230 <HAL_RCC_GetSysClockFreq+0x200>)
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d063      	beq.n	800514e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005086:	4b6a      	ldr	r3, [pc, #424]	@ (8005230 <HAL_RCC_GetSysClockFreq+0x200>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	099b      	lsrs	r3, r3, #6
 800508c:	2200      	movs	r2, #0
 800508e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005090:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005098:	633b      	str	r3, [r7, #48]	@ 0x30
 800509a:	2300      	movs	r3, #0
 800509c:	637b      	str	r3, [r7, #52]	@ 0x34
 800509e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80050a2:	4622      	mov	r2, r4
 80050a4:	462b      	mov	r3, r5
 80050a6:	f04f 0000 	mov.w	r0, #0
 80050aa:	f04f 0100 	mov.w	r1, #0
 80050ae:	0159      	lsls	r1, r3, #5
 80050b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050b4:	0150      	lsls	r0, r2, #5
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4621      	mov	r1, r4
 80050bc:	1a51      	subs	r1, r2, r1
 80050be:	6139      	str	r1, [r7, #16]
 80050c0:	4629      	mov	r1, r5
 80050c2:	eb63 0301 	sbc.w	r3, r3, r1
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	f04f 0300 	mov.w	r3, #0
 80050d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050d4:	4659      	mov	r1, fp
 80050d6:	018b      	lsls	r3, r1, #6
 80050d8:	4651      	mov	r1, sl
 80050da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050de:	4651      	mov	r1, sl
 80050e0:	018a      	lsls	r2, r1, #6
 80050e2:	4651      	mov	r1, sl
 80050e4:	ebb2 0801 	subs.w	r8, r2, r1
 80050e8:	4659      	mov	r1, fp
 80050ea:	eb63 0901 	sbc.w	r9, r3, r1
 80050ee:	f04f 0200 	mov.w	r2, #0
 80050f2:	f04f 0300 	mov.w	r3, #0
 80050f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005102:	4690      	mov	r8, r2
 8005104:	4699      	mov	r9, r3
 8005106:	4623      	mov	r3, r4
 8005108:	eb18 0303 	adds.w	r3, r8, r3
 800510c:	60bb      	str	r3, [r7, #8]
 800510e:	462b      	mov	r3, r5
 8005110:	eb49 0303 	adc.w	r3, r9, r3
 8005114:	60fb      	str	r3, [r7, #12]
 8005116:	f04f 0200 	mov.w	r2, #0
 800511a:	f04f 0300 	mov.w	r3, #0
 800511e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005122:	4629      	mov	r1, r5
 8005124:	024b      	lsls	r3, r1, #9
 8005126:	4621      	mov	r1, r4
 8005128:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800512c:	4621      	mov	r1, r4
 800512e:	024a      	lsls	r2, r1, #9
 8005130:	4610      	mov	r0, r2
 8005132:	4619      	mov	r1, r3
 8005134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005136:	2200      	movs	r2, #0
 8005138:	62bb      	str	r3, [r7, #40]	@ 0x28
 800513a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800513c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005140:	f7fb fd32 	bl	8000ba8 <__aeabi_uldivmod>
 8005144:	4602      	mov	r2, r0
 8005146:	460b      	mov	r3, r1
 8005148:	4613      	mov	r3, r2
 800514a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800514c:	e058      	b.n	8005200 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800514e:	4b38      	ldr	r3, [pc, #224]	@ (8005230 <HAL_RCC_GetSysClockFreq+0x200>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	099b      	lsrs	r3, r3, #6
 8005154:	2200      	movs	r2, #0
 8005156:	4618      	mov	r0, r3
 8005158:	4611      	mov	r1, r2
 800515a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800515e:	623b      	str	r3, [r7, #32]
 8005160:	2300      	movs	r3, #0
 8005162:	627b      	str	r3, [r7, #36]	@ 0x24
 8005164:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005168:	4642      	mov	r2, r8
 800516a:	464b      	mov	r3, r9
 800516c:	f04f 0000 	mov.w	r0, #0
 8005170:	f04f 0100 	mov.w	r1, #0
 8005174:	0159      	lsls	r1, r3, #5
 8005176:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800517a:	0150      	lsls	r0, r2, #5
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	4641      	mov	r1, r8
 8005182:	ebb2 0a01 	subs.w	sl, r2, r1
 8005186:	4649      	mov	r1, r9
 8005188:	eb63 0b01 	sbc.w	fp, r3, r1
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	f04f 0300 	mov.w	r3, #0
 8005194:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005198:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800519c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80051a0:	ebb2 040a 	subs.w	r4, r2, sl
 80051a4:	eb63 050b 	sbc.w	r5, r3, fp
 80051a8:	f04f 0200 	mov.w	r2, #0
 80051ac:	f04f 0300 	mov.w	r3, #0
 80051b0:	00eb      	lsls	r3, r5, #3
 80051b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051b6:	00e2      	lsls	r2, r4, #3
 80051b8:	4614      	mov	r4, r2
 80051ba:	461d      	mov	r5, r3
 80051bc:	4643      	mov	r3, r8
 80051be:	18e3      	adds	r3, r4, r3
 80051c0:	603b      	str	r3, [r7, #0]
 80051c2:	464b      	mov	r3, r9
 80051c4:	eb45 0303 	adc.w	r3, r5, r3
 80051c8:	607b      	str	r3, [r7, #4]
 80051ca:	f04f 0200 	mov.w	r2, #0
 80051ce:	f04f 0300 	mov.w	r3, #0
 80051d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051d6:	4629      	mov	r1, r5
 80051d8:	028b      	lsls	r3, r1, #10
 80051da:	4621      	mov	r1, r4
 80051dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051e0:	4621      	mov	r1, r4
 80051e2:	028a      	lsls	r2, r1, #10
 80051e4:	4610      	mov	r0, r2
 80051e6:	4619      	mov	r1, r3
 80051e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ea:	2200      	movs	r2, #0
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	61fa      	str	r2, [r7, #28]
 80051f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051f4:	f7fb fcd8 	bl	8000ba8 <__aeabi_uldivmod>
 80051f8:	4602      	mov	r2, r0
 80051fa:	460b      	mov	r3, r1
 80051fc:	4613      	mov	r3, r2
 80051fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005200:	4b0b      	ldr	r3, [pc, #44]	@ (8005230 <HAL_RCC_GetSysClockFreq+0x200>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	0c1b      	lsrs	r3, r3, #16
 8005206:	f003 0303 	and.w	r3, r3, #3
 800520a:	3301      	adds	r3, #1
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005210:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005214:	fbb2 f3f3 	udiv	r3, r2, r3
 8005218:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800521a:	e002      	b.n	8005222 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800521c:	4b05      	ldr	r3, [pc, #20]	@ (8005234 <HAL_RCC_GetSysClockFreq+0x204>)
 800521e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005220:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005222:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005224:	4618      	mov	r0, r3
 8005226:	3750      	adds	r7, #80	@ 0x50
 8005228:	46bd      	mov	sp, r7
 800522a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800522e:	bf00      	nop
 8005230:	40023800 	.word	0x40023800
 8005234:	00f42400 	.word	0x00f42400
 8005238:	007a1200 	.word	0x007a1200

0800523c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005240:	4b03      	ldr	r3, [pc, #12]	@ (8005250 <HAL_RCC_GetHCLKFreq+0x14>)
 8005242:	681b      	ldr	r3, [r3, #0]
}
 8005244:	4618      	mov	r0, r3
 8005246:	46bd      	mov	sp, r7
 8005248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524c:	4770      	bx	lr
 800524e:	bf00      	nop
 8005250:	20000018 	.word	0x20000018

08005254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005258:	f7ff fff0 	bl	800523c <HAL_RCC_GetHCLKFreq>
 800525c:	4602      	mov	r2, r0
 800525e:	4b05      	ldr	r3, [pc, #20]	@ (8005274 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	0a9b      	lsrs	r3, r3, #10
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	4903      	ldr	r1, [pc, #12]	@ (8005278 <HAL_RCC_GetPCLK1Freq+0x24>)
 800526a:	5ccb      	ldrb	r3, [r1, r3]
 800526c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005270:	4618      	mov	r0, r3
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40023800 	.word	0x40023800
 8005278:	0800d240 	.word	0x0800d240

0800527c <__NVIC_SetPriority>:
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	6039      	str	r1, [r7, #0]
 8005286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800528c:	2b00      	cmp	r3, #0
 800528e:	db0a      	blt.n	80052a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	b2da      	uxtb	r2, r3
 8005294:	490c      	ldr	r1, [pc, #48]	@ (80052c8 <__NVIC_SetPriority+0x4c>)
 8005296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800529a:	0112      	lsls	r2, r2, #4
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	440b      	add	r3, r1
 80052a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80052a4:	e00a      	b.n	80052bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	4908      	ldr	r1, [pc, #32]	@ (80052cc <__NVIC_SetPriority+0x50>)
 80052ac:	79fb      	ldrb	r3, [r7, #7]
 80052ae:	f003 030f 	and.w	r3, r3, #15
 80052b2:	3b04      	subs	r3, #4
 80052b4:	0112      	lsls	r2, r2, #4
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	440b      	add	r3, r1
 80052ba:	761a      	strb	r2, [r3, #24]
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	e000e100 	.word	0xe000e100
 80052cc:	e000ed00 	.word	0xe000ed00

080052d0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80052d4:	2100      	movs	r1, #0
 80052d6:	f06f 0004 	mvn.w	r0, #4
 80052da:	f7ff ffcf 	bl	800527c <__NVIC_SetPriority>
#endif
}
 80052de:	bf00      	nop
 80052e0:	bd80      	pop	{r7, pc}
	...

080052e4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052ea:	f3ef 8305 	mrs	r3, IPSR
 80052ee:	603b      	str	r3, [r7, #0]
  return(result);
 80052f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d003      	beq.n	80052fe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80052f6:	f06f 0305 	mvn.w	r3, #5
 80052fa:	607b      	str	r3, [r7, #4]
 80052fc:	e00c      	b.n	8005318 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80052fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005328 <osKernelInitialize+0x44>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d105      	bne.n	8005312 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005306:	4b08      	ldr	r3, [pc, #32]	@ (8005328 <osKernelInitialize+0x44>)
 8005308:	2201      	movs	r2, #1
 800530a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800530c:	2300      	movs	r3, #0
 800530e:	607b      	str	r3, [r7, #4]
 8005310:	e002      	b.n	8005318 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005312:	f04f 33ff 	mov.w	r3, #4294967295
 8005316:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005318:	687b      	ldr	r3, [r7, #4]
}
 800531a:	4618      	mov	r0, r3
 800531c:	370c      	adds	r7, #12
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	200008b8 	.word	0x200008b8

0800532c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005332:	f3ef 8305 	mrs	r3, IPSR
 8005336:	603b      	str	r3, [r7, #0]
  return(result);
 8005338:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800533a:	2b00      	cmp	r3, #0
 800533c:	d003      	beq.n	8005346 <osKernelStart+0x1a>
    stat = osErrorISR;
 800533e:	f06f 0305 	mvn.w	r3, #5
 8005342:	607b      	str	r3, [r7, #4]
 8005344:	e010      	b.n	8005368 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005346:	4b0b      	ldr	r3, [pc, #44]	@ (8005374 <osKernelStart+0x48>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b01      	cmp	r3, #1
 800534c:	d109      	bne.n	8005362 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800534e:	f7ff ffbf 	bl	80052d0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005352:	4b08      	ldr	r3, [pc, #32]	@ (8005374 <osKernelStart+0x48>)
 8005354:	2202      	movs	r2, #2
 8005356:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005358:	f001 ffd8 	bl	800730c <vTaskStartScheduler>
      stat = osOK;
 800535c:	2300      	movs	r3, #0
 800535e:	607b      	str	r3, [r7, #4]
 8005360:	e002      	b.n	8005368 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005362:	f04f 33ff 	mov.w	r3, #4294967295
 8005366:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005368:	687b      	ldr	r3, [r7, #4]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3708      	adds	r7, #8
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	200008b8 	.word	0x200008b8

08005378 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800537e:	f3ef 8305 	mrs	r3, IPSR
 8005382:	603b      	str	r3, [r7, #0]
  return(result);
 8005384:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800538a:	f002 f8e3 	bl	8007554 <xTaskGetTickCountFromISR>
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	e002      	b.n	8005398 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8005392:	f002 f8cf 	bl	8007534 <xTaskGetTickCount>
 8005396:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8005398:	687b      	ldr	r3, [r7, #4]
}
 800539a:	4618      	mov	r0, r3
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b08e      	sub	sp, #56	@ 0x38
 80053a6:	af04      	add	r7, sp, #16
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80053b2:	f3ef 8305 	mrs	r3, IPSR
 80053b6:	617b      	str	r3, [r7, #20]
  return(result);
 80053b8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d17e      	bne.n	80054bc <osThreadNew+0x11a>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d07b      	beq.n	80054bc <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80053c4:	2380      	movs	r3, #128	@ 0x80
 80053c6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80053c8:	2318      	movs	r3, #24
 80053ca:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80053cc:	2300      	movs	r3, #0
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80053d0:	f04f 33ff 	mov.w	r3, #4294967295
 80053d4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d045      	beq.n	8005468 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d002      	beq.n	80053ea <osThreadNew+0x48>
        name = attr->name;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d008      	beq.n	8005410 <osThreadNew+0x6e>
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	2b38      	cmp	r3, #56	@ 0x38
 8005402:	d805      	bhi.n	8005410 <osThreadNew+0x6e>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f003 0301 	and.w	r3, r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	d001      	beq.n	8005414 <osThreadNew+0x72>
        return (NULL);
 8005410:	2300      	movs	r3, #0
 8005412:	e054      	b.n	80054be <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	695b      	ldr	r3, [r3, #20]
 8005420:	089b      	lsrs	r3, r3, #2
 8005422:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00e      	beq.n	800544a <osThreadNew+0xa8>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b5b      	cmp	r3, #91	@ 0x5b
 8005432:	d90a      	bls.n	800544a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005438:	2b00      	cmp	r3, #0
 800543a:	d006      	beq.n	800544a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <osThreadNew+0xa8>
        mem = 1;
 8005444:	2301      	movs	r3, #1
 8005446:	61bb      	str	r3, [r7, #24]
 8005448:	e010      	b.n	800546c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d10c      	bne.n	800546c <osThreadNew+0xca>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d108      	bne.n	800546c <osThreadNew+0xca>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d104      	bne.n	800546c <osThreadNew+0xca>
          mem = 0;
 8005462:	2300      	movs	r3, #0
 8005464:	61bb      	str	r3, [r7, #24]
 8005466:	e001      	b.n	800546c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005468:	2300      	movs	r3, #0
 800546a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d110      	bne.n	8005494 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800547a:	9202      	str	r2, [sp, #8]
 800547c:	9301      	str	r3, [sp, #4]
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	6a3a      	ldr	r2, [r7, #32]
 8005486:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f001 fd63 	bl	8006f54 <xTaskCreateStatic>
 800548e:	4603      	mov	r3, r0
 8005490:	613b      	str	r3, [r7, #16]
 8005492:	e013      	b.n	80054bc <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d110      	bne.n	80054bc <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800549a:	6a3b      	ldr	r3, [r7, #32]
 800549c:	b29a      	uxth	r2, r3
 800549e:	f107 0310 	add.w	r3, r7, #16
 80054a2:	9301      	str	r3, [sp, #4]
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	9300      	str	r3, [sp, #0]
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f001 fdb1 	bl	8007014 <xTaskCreate>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d001      	beq.n	80054bc <osThreadNew+0x11a>
            hTask = NULL;
 80054b8:	2300      	movs	r3, #0
 80054ba:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80054bc:	693b      	ldr	r3, [r7, #16]
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3728      	adds	r7, #40	@ 0x28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054ce:	f3ef 8305 	mrs	r3, IPSR
 80054d2:	60bb      	str	r3, [r7, #8]
  return(result);
 80054d4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <osDelay+0x1c>
    stat = osErrorISR;
 80054da:	f06f 0305 	mvn.w	r3, #5
 80054de:	60fb      	str	r3, [r7, #12]
 80054e0:	e007      	b.n	80054f2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80054e2:	2300      	movs	r3, #0
 80054e4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <osDelay+0x2c>
      vTaskDelay(ticks);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f001 fed7 	bl	80072a0 <vTaskDelay>
    }
  }

  return (stat);
 80054f2:	68fb      	ldr	r3, [r7, #12]
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005504:	2300      	movs	r3, #0
 8005506:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005508:	f3ef 8305 	mrs	r3, IPSR
 800550c:	60bb      	str	r3, [r7, #8]
  return(result);
 800550e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005510:	2b00      	cmp	r3, #0
 8005512:	d174      	bne.n	80055fe <osMutexNew+0x102>
    if (attr != NULL) {
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <osMutexNew+0x26>
      type = attr->attr_bits;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	61bb      	str	r3, [r7, #24]
 8005520:	e001      	b.n	8005526 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005522:	2300      	movs	r3, #0
 8005524:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <osMutexNew+0x3a>
      rmtx = 1U;
 8005530:	2301      	movs	r3, #1
 8005532:	617b      	str	r3, [r7, #20]
 8005534:	e001      	b.n	800553a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005536:	2300      	movs	r3, #0
 8005538:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	f003 0308 	and.w	r3, r3, #8
 8005540:	2b00      	cmp	r3, #0
 8005542:	d15c      	bne.n	80055fe <osMutexNew+0x102>
      mem = -1;
 8005544:	f04f 33ff 	mov.w	r3, #4294967295
 8005548:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d015      	beq.n	800557c <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d006      	beq.n	8005566 <osMutexNew+0x6a>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	2b4f      	cmp	r3, #79	@ 0x4f
 800555e:	d902      	bls.n	8005566 <osMutexNew+0x6a>
          mem = 1;
 8005560:	2301      	movs	r3, #1
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	e00c      	b.n	8005580 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d108      	bne.n	8005580 <osMutexNew+0x84>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d104      	bne.n	8005580 <osMutexNew+0x84>
            mem = 0;
 8005576:	2300      	movs	r3, #0
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	e001      	b.n	8005580 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800557c:	2300      	movs	r3, #0
 800557e:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d112      	bne.n	80055ac <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d007      	beq.n	800559c <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	4619      	mov	r1, r3
 8005592:	2004      	movs	r0, #4
 8005594:	f000 fd71 	bl	800607a <xQueueCreateMutexStatic>
 8005598:	61f8      	str	r0, [r7, #28]
 800559a:	e016      	b.n	80055ca <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	4619      	mov	r1, r3
 80055a2:	2001      	movs	r0, #1
 80055a4:	f000 fd69 	bl	800607a <xQueueCreateMutexStatic>
 80055a8:	61f8      	str	r0, [r7, #28]
 80055aa:	e00e      	b.n	80055ca <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10b      	bne.n	80055ca <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d004      	beq.n	80055c2 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80055b8:	2004      	movs	r0, #4
 80055ba:	f000 fd46 	bl	800604a <xQueueCreateMutex>
 80055be:	61f8      	str	r0, [r7, #28]
 80055c0:	e003      	b.n	80055ca <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80055c2:	2001      	movs	r0, #1
 80055c4:	f000 fd41 	bl	800604a <xQueueCreateMutex>
 80055c8:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00c      	beq.n	80055ea <osMutexNew+0xee>
        if (attr != NULL) {
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d003      	beq.n	80055de <osMutexNew+0xe2>
          name = attr->name;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	e001      	b.n	80055e2 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80055e2:	68f9      	ldr	r1, [r7, #12]
 80055e4:	69f8      	ldr	r0, [r7, #28]
 80055e6:	f001 fc2d 	bl	8006e44 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d006      	beq.n	80055fe <osMutexNew+0x102>
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d003      	beq.n	80055fe <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	f043 0301 	orr.w	r3, r3, #1
 80055fc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80055fe:	69fb      	ldr	r3, [r7, #28]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3720      	adds	r7, #32
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f023 0301 	bic.w	r3, r3, #1
 8005618:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005622:	2300      	movs	r3, #0
 8005624:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005626:	f3ef 8305 	mrs	r3, IPSR
 800562a:	60bb      	str	r3, [r7, #8]
  return(result);
 800562c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005632:	f06f 0305 	mvn.w	r3, #5
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	e02c      	b.n	8005694 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d103      	bne.n	8005648 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005640:	f06f 0303 	mvn.w	r3, #3
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	e025      	b.n	8005694 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d011      	beq.n	8005672 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800564e:	6839      	ldr	r1, [r7, #0]
 8005650:	6938      	ldr	r0, [r7, #16]
 8005652:	f000 fd62 	bl	800611a <xQueueTakeMutexRecursive>
 8005656:	4603      	mov	r3, r0
 8005658:	2b01      	cmp	r3, #1
 800565a:	d01b      	beq.n	8005694 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005662:	f06f 0301 	mvn.w	r3, #1
 8005666:	617b      	str	r3, [r7, #20]
 8005668:	e014      	b.n	8005694 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800566a:	f06f 0302 	mvn.w	r3, #2
 800566e:	617b      	str	r3, [r7, #20]
 8005670:	e010      	b.n	8005694 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005672:	6839      	ldr	r1, [r7, #0]
 8005674:	6938      	ldr	r0, [r7, #16]
 8005676:	f001 f907 	bl	8006888 <xQueueSemaphoreTake>
 800567a:	4603      	mov	r3, r0
 800567c:	2b01      	cmp	r3, #1
 800567e:	d009      	beq.n	8005694 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005686:	f06f 0301 	mvn.w	r3, #1
 800568a:	617b      	str	r3, [r7, #20]
 800568c:	e002      	b.n	8005694 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800568e:	f06f 0302 	mvn.w	r3, #2
 8005692:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005694:	697b      	ldr	r3, [r7, #20]
}
 8005696:	4618      	mov	r0, r3
 8005698:	3718      	adds	r7, #24
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}

0800569e <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800569e:	b580      	push	{r7, lr}
 80056a0:	b086      	sub	sp, #24
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f023 0301 	bic.w	r3, r3, #1
 80056ac:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f003 0301 	and.w	r3, r3, #1
 80056b4:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80056b6:	2300      	movs	r3, #0
 80056b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80056ba:	f3ef 8305 	mrs	r3, IPSR
 80056be:	60bb      	str	r3, [r7, #8]
  return(result);
 80056c0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <osMutexRelease+0x30>
    stat = osErrorISR;
 80056c6:	f06f 0305 	mvn.w	r3, #5
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	e01f      	b.n	800570e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d103      	bne.n	80056dc <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80056d4:	f06f 0303 	mvn.w	r3, #3
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	e018      	b.n	800570e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d009      	beq.n	80056f6 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80056e2:	6938      	ldr	r0, [r7, #16]
 80056e4:	f000 fce4 	bl	80060b0 <xQueueGiveMutexRecursive>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d00f      	beq.n	800570e <osMutexRelease+0x70>
        stat = osErrorResource;
 80056ee:	f06f 0302 	mvn.w	r3, #2
 80056f2:	617b      	str	r3, [r7, #20]
 80056f4:	e00b      	b.n	800570e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80056f6:	2300      	movs	r3, #0
 80056f8:	2200      	movs	r2, #0
 80056fa:	2100      	movs	r1, #0
 80056fc:	6938      	ldr	r0, [r7, #16]
 80056fe:	f000 fdb1 	bl	8006264 <xQueueGenericSend>
 8005702:	4603      	mov	r3, r0
 8005704:	2b01      	cmp	r3, #1
 8005706:	d002      	beq.n	800570e <osMutexRelease+0x70>
        stat = osErrorResource;
 8005708:	f06f 0302 	mvn.w	r3, #2
 800570c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800570e:	697b      	ldr	r3, [r7, #20]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3718      	adds	r7, #24
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005718:	b580      	push	{r7, lr}
 800571a:	b08a      	sub	sp, #40	@ 0x28
 800571c:	af02      	add	r7, sp, #8
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005724:	2300      	movs	r3, #0
 8005726:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005728:	f3ef 8305 	mrs	r3, IPSR
 800572c:	613b      	str	r3, [r7, #16]
  return(result);
 800572e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005730:	2b00      	cmp	r3, #0
 8005732:	d175      	bne.n	8005820 <osSemaphoreNew+0x108>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d072      	beq.n	8005820 <osSemaphoreNew+0x108>
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	429a      	cmp	r2, r3
 8005740:	d86e      	bhi.n	8005820 <osSemaphoreNew+0x108>
    mem = -1;
 8005742:	f04f 33ff 	mov.w	r3, #4294967295
 8005746:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d015      	beq.n	800577a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d006      	beq.n	8005764 <osSemaphoreNew+0x4c>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	2b4f      	cmp	r3, #79	@ 0x4f
 800575c:	d902      	bls.n	8005764 <osSemaphoreNew+0x4c>
        mem = 1;
 800575e:	2301      	movs	r3, #1
 8005760:	61bb      	str	r3, [r7, #24]
 8005762:	e00c      	b.n	800577e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d108      	bne.n	800577e <osSemaphoreNew+0x66>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d104      	bne.n	800577e <osSemaphoreNew+0x66>
          mem = 0;
 8005774:	2300      	movs	r3, #0
 8005776:	61bb      	str	r3, [r7, #24]
 8005778:	e001      	b.n	800577e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800577a:	2300      	movs	r3, #0
 800577c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800577e:	69bb      	ldr	r3, [r7, #24]
 8005780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005784:	d04c      	beq.n	8005820 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2b01      	cmp	r3, #1
 800578a:	d128      	bne.n	80057de <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	2b01      	cmp	r3, #1
 8005790:	d10a      	bne.n	80057a8 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	2203      	movs	r2, #3
 8005798:	9200      	str	r2, [sp, #0]
 800579a:	2200      	movs	r2, #0
 800579c:	2100      	movs	r1, #0
 800579e:	2001      	movs	r0, #1
 80057a0:	f000 fb5e 	bl	8005e60 <xQueueGenericCreateStatic>
 80057a4:	61f8      	str	r0, [r7, #28]
 80057a6:	e005      	b.n	80057b4 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80057a8:	2203      	movs	r2, #3
 80057aa:	2100      	movs	r1, #0
 80057ac:	2001      	movs	r0, #1
 80057ae:	f000 fbd4 	bl	8005f5a <xQueueGenericCreate>
 80057b2:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d022      	beq.n	8005800 <osSemaphoreNew+0xe8>
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01f      	beq.n	8005800 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80057c0:	2300      	movs	r3, #0
 80057c2:	2200      	movs	r2, #0
 80057c4:	2100      	movs	r1, #0
 80057c6:	69f8      	ldr	r0, [r7, #28]
 80057c8:	f000 fd4c 	bl	8006264 <xQueueGenericSend>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d016      	beq.n	8005800 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80057d2:	69f8      	ldr	r0, [r7, #28]
 80057d4:	f001 f9ea 	bl	8006bac <vQueueDelete>
            hSemaphore = NULL;
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
 80057dc:	e010      	b.n	8005800 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d108      	bne.n	80057f6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	461a      	mov	r2, r3
 80057ea:	68b9      	ldr	r1, [r7, #8]
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 fccb 	bl	8006188 <xQueueCreateCountingSemaphoreStatic>
 80057f2:	61f8      	str	r0, [r7, #28]
 80057f4:	e004      	b.n	8005800 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80057f6:	68b9      	ldr	r1, [r7, #8]
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fcfe 	bl	80061fa <xQueueCreateCountingSemaphore>
 80057fe:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00c      	beq.n	8005820 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d003      	beq.n	8005814 <osSemaphoreNew+0xfc>
          name = attr->name;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	617b      	str	r3, [r7, #20]
 8005812:	e001      	b.n	8005818 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8005814:	2300      	movs	r3, #0
 8005816:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005818:	6979      	ldr	r1, [r7, #20]
 800581a:	69f8      	ldr	r0, [r7, #28]
 800581c:	f001 fb12 	bl	8006e44 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005820:	69fb      	ldr	r3, [r7, #28]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3720      	adds	r7, #32
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
	...

0800582c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800583a:	2300      	movs	r3, #0
 800583c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d103      	bne.n	800584c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005844:	f06f 0303 	mvn.w	r3, #3
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	e039      	b.n	80058c0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800584c:	f3ef 8305 	mrs	r3, IPSR
 8005850:	60fb      	str	r3, [r7, #12]
  return(result);
 8005852:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005854:	2b00      	cmp	r3, #0
 8005856:	d022      	beq.n	800589e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800585e:	f06f 0303 	mvn.w	r3, #3
 8005862:	617b      	str	r3, [r7, #20]
 8005864:	e02c      	b.n	80058c0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005866:	2300      	movs	r3, #0
 8005868:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800586a:	f107 0308 	add.w	r3, r7, #8
 800586e:	461a      	mov	r2, r3
 8005870:	2100      	movs	r1, #0
 8005872:	6938      	ldr	r0, [r7, #16]
 8005874:	f001 f918 	bl	8006aa8 <xQueueReceiveFromISR>
 8005878:	4603      	mov	r3, r0
 800587a:	2b01      	cmp	r3, #1
 800587c:	d003      	beq.n	8005886 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800587e:	f06f 0302 	mvn.w	r3, #2
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	e01c      	b.n	80058c0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d019      	beq.n	80058c0 <osSemaphoreAcquire+0x94>
 800588c:	4b0f      	ldr	r3, [pc, #60]	@ (80058cc <osSemaphoreAcquire+0xa0>)
 800588e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	f3bf 8f6f 	isb	sy
 800589c:	e010      	b.n	80058c0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800589e:	6839      	ldr	r1, [r7, #0]
 80058a0:	6938      	ldr	r0, [r7, #16]
 80058a2:	f000 fff1 	bl	8006888 <xQueueSemaphoreTake>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d009      	beq.n	80058c0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d003      	beq.n	80058ba <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80058b2:	f06f 0301 	mvn.w	r3, #1
 80058b6:	617b      	str	r3, [r7, #20]
 80058b8:	e002      	b.n	80058c0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80058ba:	f06f 0302 	mvn.w	r3, #2
 80058be:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80058c0:	697b      	ldr	r3, [r7, #20]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3718      	adds	r7, #24
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	e000ed04 	.word	0xe000ed04

080058d0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80058dc:	2300      	movs	r3, #0
 80058de:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d103      	bne.n	80058ee <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80058e6:	f06f 0303 	mvn.w	r3, #3
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	e02c      	b.n	8005948 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058ee:	f3ef 8305 	mrs	r3, IPSR
 80058f2:	60fb      	str	r3, [r7, #12]
  return(result);
 80058f4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d01a      	beq.n	8005930 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80058fa:	2300      	movs	r3, #0
 80058fc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80058fe:	f107 0308 	add.w	r3, r7, #8
 8005902:	4619      	mov	r1, r3
 8005904:	6938      	ldr	r0, [r7, #16]
 8005906:	f000 fe4d 	bl	80065a4 <xQueueGiveFromISR>
 800590a:	4603      	mov	r3, r0
 800590c:	2b01      	cmp	r3, #1
 800590e:	d003      	beq.n	8005918 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8005910:	f06f 0302 	mvn.w	r3, #2
 8005914:	617b      	str	r3, [r7, #20]
 8005916:	e017      	b.n	8005948 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d014      	beq.n	8005948 <osSemaphoreRelease+0x78>
 800591e:	4b0d      	ldr	r3, [pc, #52]	@ (8005954 <osSemaphoreRelease+0x84>)
 8005920:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	f3bf 8f6f 	isb	sy
 800592e:	e00b      	b.n	8005948 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005930:	2300      	movs	r3, #0
 8005932:	2200      	movs	r2, #0
 8005934:	2100      	movs	r1, #0
 8005936:	6938      	ldr	r0, [r7, #16]
 8005938:	f000 fc94 	bl	8006264 <xQueueGenericSend>
 800593c:	4603      	mov	r3, r0
 800593e:	2b01      	cmp	r3, #1
 8005940:	d002      	beq.n	8005948 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8005942:	f06f 0302 	mvn.w	r3, #2
 8005946:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005948:	697b      	ldr	r3, [r7, #20]
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	e000ed04 	.word	0xe000ed04

08005958 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005958:	b580      	push	{r7, lr}
 800595a:	b08a      	sub	sp, #40	@ 0x28
 800595c:	af02      	add	r7, sp, #8
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005964:	2300      	movs	r3, #0
 8005966:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005968:	f3ef 8305 	mrs	r3, IPSR
 800596c:	613b      	str	r3, [r7, #16]
  return(result);
 800596e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005970:	2b00      	cmp	r3, #0
 8005972:	d15f      	bne.n	8005a34 <osMessageQueueNew+0xdc>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d05c      	beq.n	8005a34 <osMessageQueueNew+0xdc>
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d059      	beq.n	8005a34 <osMessageQueueNew+0xdc>
    mem = -1;
 8005980:	f04f 33ff 	mov.w	r3, #4294967295
 8005984:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d029      	beq.n	80059e0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d012      	beq.n	80059ba <osMessageQueueNew+0x62>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	2b4f      	cmp	r3, #79	@ 0x4f
 800599a:	d90e      	bls.n	80059ba <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00a      	beq.n	80059ba <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	695a      	ldr	r2, [r3, #20]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	68b9      	ldr	r1, [r7, #8]
 80059ac:	fb01 f303 	mul.w	r3, r1, r3
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d302      	bcc.n	80059ba <osMessageQueueNew+0x62>
        mem = 1;
 80059b4:	2301      	movs	r3, #1
 80059b6:	61bb      	str	r3, [r7, #24]
 80059b8:	e014      	b.n	80059e4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d110      	bne.n	80059e4 <osMessageQueueNew+0x8c>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10c      	bne.n	80059e4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d108      	bne.n	80059e4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d104      	bne.n	80059e4 <osMessageQueueNew+0x8c>
          mem = 0;
 80059da:	2300      	movs	r3, #0
 80059dc:	61bb      	str	r3, [r7, #24]
 80059de:	e001      	b.n	80059e4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80059e0:	2300      	movs	r3, #0
 80059e2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d10b      	bne.n	8005a02 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	691a      	ldr	r2, [r3, #16]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	2100      	movs	r1, #0
 80059f4:	9100      	str	r1, [sp, #0]
 80059f6:	68b9      	ldr	r1, [r7, #8]
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 fa31 	bl	8005e60 <xQueueGenericCreateStatic>
 80059fe:	61f8      	str	r0, [r7, #28]
 8005a00:	e008      	b.n	8005a14 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d105      	bne.n	8005a14 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005a08:	2200      	movs	r2, #0
 8005a0a:	68b9      	ldr	r1, [r7, #8]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 faa4 	bl	8005f5a <xQueueGenericCreate>
 8005a12:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00c      	beq.n	8005a34 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <osMessageQueueNew+0xd0>
        name = attr->name;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	617b      	str	r3, [r7, #20]
 8005a26:	e001      	b.n	8005a2c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005a2c:	6979      	ldr	r1, [r7, #20]
 8005a2e:	69f8      	ldr	r0, [r7, #28]
 8005a30:	f001 fa08 	bl	8006e44 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005a34:	69fb      	ldr	r3, [r7, #28]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3720      	adds	r7, #32
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b088      	sub	sp, #32
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	603b      	str	r3, [r7, #0]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a58:	f3ef 8305 	mrs	r3, IPSR
 8005a5c:	617b      	str	r3, [r7, #20]
  return(result);
 8005a5e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d028      	beq.n	8005ab6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <osMessageQueuePut+0x36>
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <osMessageQueuePut+0x36>
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d003      	beq.n	8005a7e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005a76:	f06f 0303 	mvn.w	r3, #3
 8005a7a:	61fb      	str	r3, [r7, #28]
 8005a7c:	e038      	b.n	8005af0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005a82:	f107 0210 	add.w	r2, r7, #16
 8005a86:	2300      	movs	r3, #0
 8005a88:	68b9      	ldr	r1, [r7, #8]
 8005a8a:	69b8      	ldr	r0, [r7, #24]
 8005a8c:	f000 fcec 	bl	8006468 <xQueueGenericSendFromISR>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d003      	beq.n	8005a9e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005a96:	f06f 0302 	mvn.w	r3, #2
 8005a9a:	61fb      	str	r3, [r7, #28]
 8005a9c:	e028      	b.n	8005af0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d025      	beq.n	8005af0 <osMessageQueuePut+0xb0>
 8005aa4:	4b15      	ldr	r3, [pc, #84]	@ (8005afc <osMessageQueuePut+0xbc>)
 8005aa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	f3bf 8f6f 	isb	sy
 8005ab4:	e01c      	b.n	8005af0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d002      	beq.n	8005ac2 <osMessageQueuePut+0x82>
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d103      	bne.n	8005aca <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005ac2:	f06f 0303 	mvn.w	r3, #3
 8005ac6:	61fb      	str	r3, [r7, #28]
 8005ac8:	e012      	b.n	8005af0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005aca:	2300      	movs	r3, #0
 8005acc:	683a      	ldr	r2, [r7, #0]
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	69b8      	ldr	r0, [r7, #24]
 8005ad2:	f000 fbc7 	bl	8006264 <xQueueGenericSend>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d009      	beq.n	8005af0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005ae2:	f06f 0301 	mvn.w	r3, #1
 8005ae6:	61fb      	str	r3, [r7, #28]
 8005ae8:	e002      	b.n	8005af0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005aea:	f06f 0302 	mvn.w	r3, #2
 8005aee:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005af0:	69fb      	ldr	r3, [r7, #28]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3720      	adds	r7, #32
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	e000ed04 	.word	0xe000ed04

08005b00 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
 8005b0c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005b12:	2300      	movs	r3, #0
 8005b14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b16:	f3ef 8305 	mrs	r3, IPSR
 8005b1a:	617b      	str	r3, [r7, #20]
  return(result);
 8005b1c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d028      	beq.n	8005b74 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d005      	beq.n	8005b34 <osMessageQueueGet+0x34>
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d002      	beq.n	8005b34 <osMessageQueueGet+0x34>
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005b34:	f06f 0303 	mvn.w	r3, #3
 8005b38:	61fb      	str	r3, [r7, #28]
 8005b3a:	e037      	b.n	8005bac <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005b40:	f107 0310 	add.w	r3, r7, #16
 8005b44:	461a      	mov	r2, r3
 8005b46:	68b9      	ldr	r1, [r7, #8]
 8005b48:	69b8      	ldr	r0, [r7, #24]
 8005b4a:	f000 ffad 	bl	8006aa8 <xQueueReceiveFromISR>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d003      	beq.n	8005b5c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005b54:	f06f 0302 	mvn.w	r3, #2
 8005b58:	61fb      	str	r3, [r7, #28]
 8005b5a:	e027      	b.n	8005bac <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d024      	beq.n	8005bac <osMessageQueueGet+0xac>
 8005b62:	4b15      	ldr	r3, [pc, #84]	@ (8005bb8 <osMessageQueueGet+0xb8>)
 8005b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b68:	601a      	str	r2, [r3, #0]
 8005b6a:	f3bf 8f4f 	dsb	sy
 8005b6e:	f3bf 8f6f 	isb	sy
 8005b72:	e01b      	b.n	8005bac <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d002      	beq.n	8005b80 <osMessageQueueGet+0x80>
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d103      	bne.n	8005b88 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005b80:	f06f 0303 	mvn.w	r3, #3
 8005b84:	61fb      	str	r3, [r7, #28]
 8005b86:	e011      	b.n	8005bac <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	68b9      	ldr	r1, [r7, #8]
 8005b8c:	69b8      	ldr	r0, [r7, #24]
 8005b8e:	f000 fd99 	bl	80066c4 <xQueueReceive>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d009      	beq.n	8005bac <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005b9e:	f06f 0301 	mvn.w	r3, #1
 8005ba2:	61fb      	str	r3, [r7, #28]
 8005ba4:	e002      	b.n	8005bac <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005ba6:	f06f 0302 	mvn.w	r3, #2
 8005baa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005bac:	69fb      	ldr	r3, [r7, #28]
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3720      	adds	r7, #32
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	e000ed04 	.word	0xe000ed04

08005bbc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	60f8      	str	r0, [r7, #12]
 8005bc4:	60b9      	str	r1, [r7, #8]
 8005bc6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4a07      	ldr	r2, [pc, #28]	@ (8005be8 <vApplicationGetIdleTaskMemory+0x2c>)
 8005bcc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	4a06      	ldr	r2, [pc, #24]	@ (8005bec <vApplicationGetIdleTaskMemory+0x30>)
 8005bd2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2280      	movs	r2, #128	@ 0x80
 8005bd8:	601a      	str	r2, [r3, #0]
}
 8005bda:	bf00      	nop
 8005bdc:	3714      	adds	r7, #20
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr
 8005be6:	bf00      	nop
 8005be8:	200008bc 	.word	0x200008bc
 8005bec:	20000918 	.word	0x20000918

08005bf0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4a07      	ldr	r2, [pc, #28]	@ (8005c1c <vApplicationGetTimerTaskMemory+0x2c>)
 8005c00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	4a06      	ldr	r2, [pc, #24]	@ (8005c20 <vApplicationGetTimerTaskMemory+0x30>)
 8005c06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c0e:	601a      	str	r2, [r3, #0]
}
 8005c10:	bf00      	nop
 8005c12:	3714      	adds	r7, #20
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	20000b18 	.word	0x20000b18
 8005c20:	20000b74 	.word	0x20000b74

08005c24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f103 0208 	add.w	r2, r3, #8
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f04f 32ff 	mov.w	r2, #4294967295
 8005c3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f103 0208 	add.w	r2, r3, #8
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f103 0208 	add.w	r2, r3, #8
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr

08005c64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c72:	bf00      	nop
 8005c74:	370c      	adds	r7, #12
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr

08005c7e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c7e:	b480      	push	{r7}
 8005c80:	b085      	sub	sp, #20
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
 8005c86:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	689a      	ldr	r2, [r3, #8]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	601a      	str	r2, [r3, #0]
}
 8005cba:	bf00      	nop
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b085      	sub	sp, #20
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
 8005cce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cdc:	d103      	bne.n	8005ce6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	60fb      	str	r3, [r7, #12]
 8005ce4:	e00c      	b.n	8005d00 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	3308      	adds	r3, #8
 8005cea:	60fb      	str	r3, [r7, #12]
 8005cec:	e002      	b.n	8005cf4 <vListInsert+0x2e>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d2f6      	bcs.n	8005cee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	1c5a      	adds	r2, r3, #1
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	601a      	str	r2, [r3, #0]
}
 8005d2c:	bf00      	nop
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	6892      	ldr	r2, [r2, #8]
 8005d4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6852      	ldr	r2, [r2, #4]
 8005d58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d103      	bne.n	8005d6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689a      	ldr	r2, [r3, #8]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	1e5a      	subs	r2, r3, #1
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3714      	adds	r7, #20
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10b      	bne.n	8005db8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da4:	f383 8811 	msr	BASEPRI, r3
 8005da8:	f3bf 8f6f 	isb	sy
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005db2:	bf00      	nop
 8005db4:	bf00      	nop
 8005db6:	e7fd      	b.n	8005db4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005db8:	f002 fd86 	bl	80088c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc4:	68f9      	ldr	r1, [r7, #12]
 8005dc6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005dc8:	fb01 f303 	mul.w	r3, r1, r3
 8005dcc:	441a      	add	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de8:	3b01      	subs	r3, #1
 8005dea:	68f9      	ldr	r1, [r7, #12]
 8005dec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005dee:	fb01 f303 	mul.w	r3, r1, r3
 8005df2:	441a      	add	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	22ff      	movs	r2, #255	@ 0xff
 8005dfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	22ff      	movs	r2, #255	@ 0xff
 8005e04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d114      	bne.n	8005e38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d01a      	beq.n	8005e4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	3310      	adds	r3, #16
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f001 fd16 	bl	800784c <xTaskRemoveFromEventList>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d012      	beq.n	8005e4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <xQueueGenericReset+0xd0>)
 8005e28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	f3bf 8f6f 	isb	sy
 8005e36:	e009      	b.n	8005e4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	3310      	adds	r3, #16
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7ff fef1 	bl	8005c24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3324      	adds	r3, #36	@ 0x24
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7ff feec 	bl	8005c24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005e4c:	f002 fd6e 	bl	800892c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005e50:	2301      	movs	r3, #1
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	e000ed04 	.word	0xe000ed04

08005e60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b08e      	sub	sp, #56	@ 0x38
 8005e64:	af02      	add	r7, sp, #8
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
 8005e6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10b      	bne.n	8005e8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e78:	f383 8811 	msr	BASEPRI, r3
 8005e7c:	f3bf 8f6f 	isb	sy
 8005e80:	f3bf 8f4f 	dsb	sy
 8005e84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e86:	bf00      	nop
 8005e88:	bf00      	nop
 8005e8a:	e7fd      	b.n	8005e88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10b      	bne.n	8005eaa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e96:	f383 8811 	msr	BASEPRI, r3
 8005e9a:	f3bf 8f6f 	isb	sy
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005ea4:	bf00      	nop
 8005ea6:	bf00      	nop
 8005ea8:	e7fd      	b.n	8005ea6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d002      	beq.n	8005eb6 <xQueueGenericCreateStatic+0x56>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <xQueueGenericCreateStatic+0x5a>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e000      	b.n	8005ebc <xQueueGenericCreateStatic+0x5c>
 8005eba:	2300      	movs	r3, #0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10b      	bne.n	8005ed8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec4:	f383 8811 	msr	BASEPRI, r3
 8005ec8:	f3bf 8f6f 	isb	sy
 8005ecc:	f3bf 8f4f 	dsb	sy
 8005ed0:	623b      	str	r3, [r7, #32]
}
 8005ed2:	bf00      	nop
 8005ed4:	bf00      	nop
 8005ed6:	e7fd      	b.n	8005ed4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d102      	bne.n	8005ee4 <xQueueGenericCreateStatic+0x84>
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <xQueueGenericCreateStatic+0x88>
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e000      	b.n	8005eea <xQueueGenericCreateStatic+0x8a>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d10b      	bne.n	8005f06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef2:	f383 8811 	msr	BASEPRI, r3
 8005ef6:	f3bf 8f6f 	isb	sy
 8005efa:	f3bf 8f4f 	dsb	sy
 8005efe:	61fb      	str	r3, [r7, #28]
}
 8005f00:	bf00      	nop
 8005f02:	bf00      	nop
 8005f04:	e7fd      	b.n	8005f02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005f06:	2350      	movs	r3, #80	@ 0x50
 8005f08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b50      	cmp	r3, #80	@ 0x50
 8005f0e:	d00b      	beq.n	8005f28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f14:	f383 8811 	msr	BASEPRI, r3
 8005f18:	f3bf 8f6f 	isb	sy
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	61bb      	str	r3, [r7, #24]
}
 8005f22:	bf00      	nop
 8005f24:	bf00      	nop
 8005f26:	e7fd      	b.n	8005f24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00d      	beq.n	8005f50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	4613      	mov	r3, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	68b9      	ldr	r1, [r7, #8]
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 f840 	bl	8005fd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3730      	adds	r7, #48	@ 0x30
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b08a      	sub	sp, #40	@ 0x28
 8005f5e:	af02      	add	r7, sp, #8
 8005f60:	60f8      	str	r0, [r7, #12]
 8005f62:	60b9      	str	r1, [r7, #8]
 8005f64:	4613      	mov	r3, r2
 8005f66:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10b      	bne.n	8005f86 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f72:	f383 8811 	msr	BASEPRI, r3
 8005f76:	f3bf 8f6f 	isb	sy
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	613b      	str	r3, [r7, #16]
}
 8005f80:	bf00      	nop
 8005f82:	bf00      	nop
 8005f84:	e7fd      	b.n	8005f82 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	fb02 f303 	mul.w	r3, r2, r3
 8005f8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	3350      	adds	r3, #80	@ 0x50
 8005f94:	4618      	mov	r0, r3
 8005f96:	f002 fdb9 	bl	8008b0c <pvPortMalloc>
 8005f9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d011      	beq.n	8005fc6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	3350      	adds	r3, #80	@ 0x50
 8005faa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005fb4:	79fa      	ldrb	r2, [r7, #7]
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	68b9      	ldr	r1, [r7, #8]
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 f805 	bl	8005fd0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fc6:	69bb      	ldr	r3, [r7, #24]
	}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3720      	adds	r7, #32
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}

08005fd0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d103      	bne.n	8005fec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	e002      	b.n	8005ff2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ffe:	2101      	movs	r1, #1
 8006000:	69b8      	ldr	r0, [r7, #24]
 8006002:	f7ff fec3 	bl	8005d8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	78fa      	ldrb	r2, [r7, #3]
 800600a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800600e:	bf00      	nop
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006016:	b580      	push	{r7, lr}
 8006018:	b082      	sub	sp, #8
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00e      	beq.n	8006042 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006036:	2300      	movs	r3, #0
 8006038:	2200      	movs	r2, #0
 800603a:	2100      	movs	r1, #0
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 f911 	bl	8006264 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006042:	bf00      	nop
 8006044:	3708      	adds	r7, #8
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800604a:	b580      	push	{r7, lr}
 800604c:	b086      	sub	sp, #24
 800604e:	af00      	add	r7, sp, #0
 8006050:	4603      	mov	r3, r0
 8006052:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006054:	2301      	movs	r3, #1
 8006056:	617b      	str	r3, [r7, #20]
 8006058:	2300      	movs	r3, #0
 800605a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800605c:	79fb      	ldrb	r3, [r7, #7]
 800605e:	461a      	mov	r2, r3
 8006060:	6939      	ldr	r1, [r7, #16]
 8006062:	6978      	ldr	r0, [r7, #20]
 8006064:	f7ff ff79 	bl	8005f5a <xQueueGenericCreate>
 8006068:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f7ff ffd3 	bl	8006016 <prvInitialiseMutex>

		return xNewQueue;
 8006070:	68fb      	ldr	r3, [r7, #12]
	}
 8006072:	4618      	mov	r0, r3
 8006074:	3718      	adds	r7, #24
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800607a:	b580      	push	{r7, lr}
 800607c:	b088      	sub	sp, #32
 800607e:	af02      	add	r7, sp, #8
 8006080:	4603      	mov	r3, r0
 8006082:	6039      	str	r1, [r7, #0]
 8006084:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006086:	2301      	movs	r3, #1
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	2300      	movs	r3, #0
 800608c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800608e:	79fb      	ldrb	r3, [r7, #7]
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	2200      	movs	r2, #0
 8006096:	6939      	ldr	r1, [r7, #16]
 8006098:	6978      	ldr	r0, [r7, #20]
 800609a:	f7ff fee1 	bl	8005e60 <xQueueGenericCreateStatic>
 800609e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f7ff ffb8 	bl	8006016 <prvInitialiseMutex>

		return xNewQueue;
 80060a6:	68fb      	ldr	r3, [r7, #12]
	}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3718      	adds	r7, #24
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80060b0:	b590      	push	{r4, r7, lr}
 80060b2:	b087      	sub	sp, #28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10b      	bne.n	80060da <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80060c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060c6:	f383 8811 	msr	BASEPRI, r3
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	60fb      	str	r3, [r7, #12]
}
 80060d4:	bf00      	nop
 80060d6:	bf00      	nop
 80060d8:	e7fd      	b.n	80060d6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	689c      	ldr	r4, [r3, #8]
 80060de:	f001 fd75 	bl	8007bcc <xTaskGetCurrentTaskHandle>
 80060e2:	4603      	mov	r3, r0
 80060e4:	429c      	cmp	r4, r3
 80060e6:	d111      	bne.n	800610c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	1e5a      	subs	r2, r3, #1
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d105      	bne.n	8006106 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80060fa:	2300      	movs	r3, #0
 80060fc:	2200      	movs	r2, #0
 80060fe:	2100      	movs	r1, #0
 8006100:	6938      	ldr	r0, [r7, #16]
 8006102:	f000 f8af 	bl	8006264 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006106:	2301      	movs	r3, #1
 8006108:	617b      	str	r3, [r7, #20]
 800610a:	e001      	b.n	8006110 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800610c:	2300      	movs	r3, #0
 800610e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006110:	697b      	ldr	r3, [r7, #20]
	}
 8006112:	4618      	mov	r0, r3
 8006114:	371c      	adds	r7, #28
 8006116:	46bd      	mov	sp, r7
 8006118:	bd90      	pop	{r4, r7, pc}

0800611a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800611a:	b590      	push	{r4, r7, lr}
 800611c:	b087      	sub	sp, #28
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
 8006122:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d10b      	bne.n	8006146 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800612e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006132:	f383 8811 	msr	BASEPRI, r3
 8006136:	f3bf 8f6f 	isb	sy
 800613a:	f3bf 8f4f 	dsb	sy
 800613e:	60fb      	str	r3, [r7, #12]
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	e7fd      	b.n	8006142 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	689c      	ldr	r4, [r3, #8]
 800614a:	f001 fd3f 	bl	8007bcc <xTaskGetCurrentTaskHandle>
 800614e:	4603      	mov	r3, r0
 8006150:	429c      	cmp	r4, r3
 8006152:	d107      	bne.n	8006164 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800615e:	2301      	movs	r3, #1
 8006160:	617b      	str	r3, [r7, #20]
 8006162:	e00c      	b.n	800617e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006164:	6839      	ldr	r1, [r7, #0]
 8006166:	6938      	ldr	r0, [r7, #16]
 8006168:	f000 fb8e 	bl	8006888 <xQueueSemaphoreTake>
 800616c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d004      	beq.n	800617e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800617e:	697b      	ldr	r3, [r7, #20]
	}
 8006180:	4618      	mov	r0, r3
 8006182:	371c      	adds	r7, #28
 8006184:	46bd      	mov	sp, r7
 8006186:	bd90      	pop	{r4, r7, pc}

08006188 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006188:	b580      	push	{r7, lr}
 800618a:	b08a      	sub	sp, #40	@ 0x28
 800618c:	af02      	add	r7, sp, #8
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10b      	bne.n	80061b2 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800619a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619e:	f383 8811 	msr	BASEPRI, r3
 80061a2:	f3bf 8f6f 	isb	sy
 80061a6:	f3bf 8f4f 	dsb	sy
 80061aa:	61bb      	str	r3, [r7, #24]
}
 80061ac:	bf00      	nop
 80061ae:	bf00      	nop
 80061b0:	e7fd      	b.n	80061ae <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d90b      	bls.n	80061d2 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	617b      	str	r3, [r7, #20]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80061d2:	2302      	movs	r3, #2
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	2100      	movs	r1, #0
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f7ff fe3f 	bl	8005e60 <xQueueGenericCreateStatic>
 80061e2:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d002      	beq.n	80061f0 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	68ba      	ldr	r2, [r7, #8]
 80061ee:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80061f0:	69fb      	ldr	r3, [r7, #28]
	}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3720      	adds	r7, #32
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}

080061fa <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80061fa:	b580      	push	{r7, lr}
 80061fc:	b086      	sub	sp, #24
 80061fe:	af00      	add	r7, sp, #0
 8006200:	6078      	str	r0, [r7, #4]
 8006202:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10b      	bne.n	8006222 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800620a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620e:	f383 8811 	msr	BASEPRI, r3
 8006212:	f3bf 8f6f 	isb	sy
 8006216:	f3bf 8f4f 	dsb	sy
 800621a:	613b      	str	r3, [r7, #16]
}
 800621c:	bf00      	nop
 800621e:	bf00      	nop
 8006220:	e7fd      	b.n	800621e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006222:	683a      	ldr	r2, [r7, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	429a      	cmp	r2, r3
 8006228:	d90b      	bls.n	8006242 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	60fb      	str	r3, [r7, #12]
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	e7fd      	b.n	800623e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006242:	2202      	movs	r2, #2
 8006244:	2100      	movs	r1, #0
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7ff fe87 	bl	8005f5a <xQueueGenericCreate>
 800624c:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d002      	beq.n	800625a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800625a:	697b      	ldr	r3, [r7, #20]
	}
 800625c:	4618      	mov	r0, r3
 800625e:	3718      	adds	r7, #24
 8006260:	46bd      	mov	sp, r7
 8006262:	bd80      	pop	{r7, pc}

08006264 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b08e      	sub	sp, #56	@ 0x38
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
 8006270:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006272:	2300      	movs	r3, #0
 8006274:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800627a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627c:	2b00      	cmp	r3, #0
 800627e:	d10b      	bne.n	8006298 <xQueueGenericSend+0x34>
	__asm volatile
 8006280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006284:	f383 8811 	msr	BASEPRI, r3
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	f3bf 8f4f 	dsb	sy
 8006290:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006292:	bf00      	nop
 8006294:	bf00      	nop
 8006296:	e7fd      	b.n	8006294 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d103      	bne.n	80062a6 <xQueueGenericSend+0x42>
 800629e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d101      	bne.n	80062aa <xQueueGenericSend+0x46>
 80062a6:	2301      	movs	r3, #1
 80062a8:	e000      	b.n	80062ac <xQueueGenericSend+0x48>
 80062aa:	2300      	movs	r3, #0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10b      	bne.n	80062c8 <xQueueGenericSend+0x64>
	__asm volatile
 80062b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062c2:	bf00      	nop
 80062c4:	bf00      	nop
 80062c6:	e7fd      	b.n	80062c4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d103      	bne.n	80062d6 <xQueueGenericSend+0x72>
 80062ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d101      	bne.n	80062da <xQueueGenericSend+0x76>
 80062d6:	2301      	movs	r3, #1
 80062d8:	e000      	b.n	80062dc <xQueueGenericSend+0x78>
 80062da:	2300      	movs	r3, #0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d10b      	bne.n	80062f8 <xQueueGenericSend+0x94>
	__asm volatile
 80062e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e4:	f383 8811 	msr	BASEPRI, r3
 80062e8:	f3bf 8f6f 	isb	sy
 80062ec:	f3bf 8f4f 	dsb	sy
 80062f0:	623b      	str	r3, [r7, #32]
}
 80062f2:	bf00      	nop
 80062f4:	bf00      	nop
 80062f6:	e7fd      	b.n	80062f4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80062f8:	f001 fc78 	bl	8007bec <xTaskGetSchedulerState>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d102      	bne.n	8006308 <xQueueGenericSend+0xa4>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <xQueueGenericSend+0xa8>
 8006308:	2301      	movs	r3, #1
 800630a:	e000      	b.n	800630e <xQueueGenericSend+0xaa>
 800630c:	2300      	movs	r3, #0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10b      	bne.n	800632a <xQueueGenericSend+0xc6>
	__asm volatile
 8006312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006316:	f383 8811 	msr	BASEPRI, r3
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	61fb      	str	r3, [r7, #28]
}
 8006324:	bf00      	nop
 8006326:	bf00      	nop
 8006328:	e7fd      	b.n	8006326 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800632a:	f002 facd 	bl	80088c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800632e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006330:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006336:	429a      	cmp	r2, r3
 8006338:	d302      	bcc.n	8006340 <xQueueGenericSend+0xdc>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b02      	cmp	r3, #2
 800633e:	d129      	bne.n	8006394 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006340:	683a      	ldr	r2, [r7, #0]
 8006342:	68b9      	ldr	r1, [r7, #8]
 8006344:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006346:	f000 fc6d 	bl	8006c24 <prvCopyDataToQueue>
 800634a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800634c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006350:	2b00      	cmp	r3, #0
 8006352:	d010      	beq.n	8006376 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006356:	3324      	adds	r3, #36	@ 0x24
 8006358:	4618      	mov	r0, r3
 800635a:	f001 fa77 	bl	800784c <xTaskRemoveFromEventList>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d013      	beq.n	800638c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006364:	4b3f      	ldr	r3, [pc, #252]	@ (8006464 <xQueueGenericSend+0x200>)
 8006366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800636a:	601a      	str	r2, [r3, #0]
 800636c:	f3bf 8f4f 	dsb	sy
 8006370:	f3bf 8f6f 	isb	sy
 8006374:	e00a      	b.n	800638c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006378:	2b00      	cmp	r3, #0
 800637a:	d007      	beq.n	800638c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800637c:	4b39      	ldr	r3, [pc, #228]	@ (8006464 <xQueueGenericSend+0x200>)
 800637e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	f3bf 8f4f 	dsb	sy
 8006388:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800638c:	f002 face 	bl	800892c <vPortExitCritical>
				return pdPASS;
 8006390:	2301      	movs	r3, #1
 8006392:	e063      	b.n	800645c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d103      	bne.n	80063a2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800639a:	f002 fac7 	bl	800892c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800639e:	2300      	movs	r3, #0
 80063a0:	e05c      	b.n	800645c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d106      	bne.n	80063b6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063a8:	f107 0314 	add.w	r3, r7, #20
 80063ac:	4618      	mov	r0, r3
 80063ae:	f001 fab1 	bl	8007914 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063b2:	2301      	movs	r3, #1
 80063b4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063b6:	f002 fab9 	bl	800892c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063ba:	f001 f80f 	bl	80073dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063be:	f002 fa83 	bl	80088c8 <vPortEnterCritical>
 80063c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063c8:	b25b      	sxtb	r3, r3
 80063ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ce:	d103      	bne.n	80063d8 <xQueueGenericSend+0x174>
 80063d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063de:	b25b      	sxtb	r3, r3
 80063e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e4:	d103      	bne.n	80063ee <xQueueGenericSend+0x18a>
 80063e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063ee:	f002 fa9d 	bl	800892c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063f2:	1d3a      	adds	r2, r7, #4
 80063f4:	f107 0314 	add.w	r3, r7, #20
 80063f8:	4611      	mov	r1, r2
 80063fa:	4618      	mov	r0, r3
 80063fc:	f001 faa0 	bl	8007940 <xTaskCheckForTimeOut>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d124      	bne.n	8006450 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006406:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006408:	f000 fd04 	bl	8006e14 <prvIsQueueFull>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d018      	beq.n	8006444 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006414:	3310      	adds	r3, #16
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	4611      	mov	r1, r2
 800641a:	4618      	mov	r0, r3
 800641c:	f001 f9c4 	bl	80077a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006420:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006422:	f000 fc8f 	bl	8006d44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006426:	f000 ffe7 	bl	80073f8 <xTaskResumeAll>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	f47f af7c 	bne.w	800632a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006432:	4b0c      	ldr	r3, [pc, #48]	@ (8006464 <xQueueGenericSend+0x200>)
 8006434:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006438:	601a      	str	r2, [r3, #0]
 800643a:	f3bf 8f4f 	dsb	sy
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	e772      	b.n	800632a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006444:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006446:	f000 fc7d 	bl	8006d44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800644a:	f000 ffd5 	bl	80073f8 <xTaskResumeAll>
 800644e:	e76c      	b.n	800632a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006450:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006452:	f000 fc77 	bl	8006d44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006456:	f000 ffcf 	bl	80073f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800645a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800645c:	4618      	mov	r0, r3
 800645e:	3738      	adds	r7, #56	@ 0x38
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b090      	sub	sp, #64	@ 0x40
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
 8006474:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800647a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10b      	bne.n	8006498 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006484:	f383 8811 	msr	BASEPRI, r3
 8006488:	f3bf 8f6f 	isb	sy
 800648c:	f3bf 8f4f 	dsb	sy
 8006490:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006492:	bf00      	nop
 8006494:	bf00      	nop
 8006496:	e7fd      	b.n	8006494 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d103      	bne.n	80064a6 <xQueueGenericSendFromISR+0x3e>
 800649e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d101      	bne.n	80064aa <xQueueGenericSendFromISR+0x42>
 80064a6:	2301      	movs	r3, #1
 80064a8:	e000      	b.n	80064ac <xQueueGenericSendFromISR+0x44>
 80064aa:	2300      	movs	r3, #0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10b      	bne.n	80064c8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80064b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b4:	f383 8811 	msr	BASEPRI, r3
 80064b8:	f3bf 8f6f 	isb	sy
 80064bc:	f3bf 8f4f 	dsb	sy
 80064c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80064c2:	bf00      	nop
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d103      	bne.n	80064d6 <xQueueGenericSendFromISR+0x6e>
 80064ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <xQueueGenericSendFromISR+0x72>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <xQueueGenericSendFromISR+0x74>
 80064da:	2300      	movs	r3, #0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d10b      	bne.n	80064f8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	623b      	str	r3, [r7, #32]
}
 80064f2:	bf00      	nop
 80064f4:	bf00      	nop
 80064f6:	e7fd      	b.n	80064f4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80064f8:	f002 fac6 	bl	8008a88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80064fc:	f3ef 8211 	mrs	r2, BASEPRI
 8006500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006504:	f383 8811 	msr	BASEPRI, r3
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	61fa      	str	r2, [r7, #28]
 8006512:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006514:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006516:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800651c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006520:	429a      	cmp	r2, r3
 8006522:	d302      	bcc.n	800652a <xQueueGenericSendFromISR+0xc2>
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	2b02      	cmp	r3, #2
 8006528:	d12f      	bne.n	800658a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800652a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006530:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006538:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	68b9      	ldr	r1, [r7, #8]
 800653e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006540:	f000 fb70 	bl	8006c24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006544:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654c:	d112      	bne.n	8006574 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800654e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006552:	2b00      	cmp	r3, #0
 8006554:	d016      	beq.n	8006584 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006556:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006558:	3324      	adds	r3, #36	@ 0x24
 800655a:	4618      	mov	r0, r3
 800655c:	f001 f976 	bl	800784c <xTaskRemoveFromEventList>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00e      	beq.n	8006584 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00b      	beq.n	8006584 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	601a      	str	r2, [r3, #0]
 8006572:	e007      	b.n	8006584 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006574:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006578:	3301      	adds	r3, #1
 800657a:	b2db      	uxtb	r3, r3
 800657c:	b25a      	sxtb	r2, r3
 800657e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006584:	2301      	movs	r3, #1
 8006586:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006588:	e001      	b.n	800658e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800658a:	2300      	movs	r3, #0
 800658c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800658e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006590:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006598:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800659a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800659c:	4618      	mov	r0, r3
 800659e:	3740      	adds	r7, #64	@ 0x40
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b08e      	sub	sp, #56	@ 0x38
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80065b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d10b      	bne.n	80065d0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80065b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065bc:	f383 8811 	msr	BASEPRI, r3
 80065c0:	f3bf 8f6f 	isb	sy
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	623b      	str	r3, [r7, #32]
}
 80065ca:	bf00      	nop
 80065cc:	bf00      	nop
 80065ce:	e7fd      	b.n	80065cc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00b      	beq.n	80065f0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	61fb      	str	r3, [r7, #28]
}
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
 80065ee:	e7fd      	b.n	80065ec <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80065f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d103      	bne.n	8006600 <xQueueGiveFromISR+0x5c>
 80065f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <xQueueGiveFromISR+0x60>
 8006600:	2301      	movs	r3, #1
 8006602:	e000      	b.n	8006606 <xQueueGiveFromISR+0x62>
 8006604:	2300      	movs	r3, #0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10b      	bne.n	8006622 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800660a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800660e:	f383 8811 	msr	BASEPRI, r3
 8006612:	f3bf 8f6f 	isb	sy
 8006616:	f3bf 8f4f 	dsb	sy
 800661a:	61bb      	str	r3, [r7, #24]
}
 800661c:	bf00      	nop
 800661e:	bf00      	nop
 8006620:	e7fd      	b.n	800661e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006622:	f002 fa31 	bl	8008a88 <vPortValidateInterruptPriority>
	__asm volatile
 8006626:	f3ef 8211 	mrs	r2, BASEPRI
 800662a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662e:	f383 8811 	msr	BASEPRI, r3
 8006632:	f3bf 8f6f 	isb	sy
 8006636:	f3bf 8f4f 	dsb	sy
 800663a:	617a      	str	r2, [r7, #20]
 800663c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800663e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006640:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006646:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800664c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800664e:	429a      	cmp	r2, r3
 8006650:	d22b      	bcs.n	80066aa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006654:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800665c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006662:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006664:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666c:	d112      	bne.n	8006694 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800666e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006672:	2b00      	cmp	r3, #0
 8006674:	d016      	beq.n	80066a4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006678:	3324      	adds	r3, #36	@ 0x24
 800667a:	4618      	mov	r0, r3
 800667c:	f001 f8e6 	bl	800784c <xTaskRemoveFromEventList>
 8006680:	4603      	mov	r3, r0
 8006682:	2b00      	cmp	r3, #0
 8006684:	d00e      	beq.n	80066a4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2201      	movs	r2, #1
 8006690:	601a      	str	r2, [r3, #0]
 8006692:	e007      	b.n	80066a4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006698:	3301      	adds	r3, #1
 800669a:	b2db      	uxtb	r3, r3
 800669c:	b25a      	sxtb	r2, r3
 800669e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80066a4:	2301      	movs	r3, #1
 80066a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80066a8:	e001      	b.n	80066ae <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80066ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066b0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f383 8811 	msr	BASEPRI, r3
}
 80066b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3738      	adds	r7, #56	@ 0x38
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b08c      	sub	sp, #48	@ 0x30
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80066d0:	2300      	movs	r3, #0
 80066d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80066d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d10b      	bne.n	80066f6 <xQueueReceive+0x32>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	623b      	str	r3, [r7, #32]
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	e7fd      	b.n	80066f2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d103      	bne.n	8006704 <xQueueReceive+0x40>
 80066fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006700:	2b00      	cmp	r3, #0
 8006702:	d101      	bne.n	8006708 <xQueueReceive+0x44>
 8006704:	2301      	movs	r3, #1
 8006706:	e000      	b.n	800670a <xQueueReceive+0x46>
 8006708:	2300      	movs	r3, #0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d10b      	bne.n	8006726 <xQueueReceive+0x62>
	__asm volatile
 800670e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006712:	f383 8811 	msr	BASEPRI, r3
 8006716:	f3bf 8f6f 	isb	sy
 800671a:	f3bf 8f4f 	dsb	sy
 800671e:	61fb      	str	r3, [r7, #28]
}
 8006720:	bf00      	nop
 8006722:	bf00      	nop
 8006724:	e7fd      	b.n	8006722 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006726:	f001 fa61 	bl	8007bec <xTaskGetSchedulerState>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d102      	bne.n	8006736 <xQueueReceive+0x72>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d101      	bne.n	800673a <xQueueReceive+0x76>
 8006736:	2301      	movs	r3, #1
 8006738:	e000      	b.n	800673c <xQueueReceive+0x78>
 800673a:	2300      	movs	r3, #0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d10b      	bne.n	8006758 <xQueueReceive+0x94>
	__asm volatile
 8006740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006744:	f383 8811 	msr	BASEPRI, r3
 8006748:	f3bf 8f6f 	isb	sy
 800674c:	f3bf 8f4f 	dsb	sy
 8006750:	61bb      	str	r3, [r7, #24]
}
 8006752:	bf00      	nop
 8006754:	bf00      	nop
 8006756:	e7fd      	b.n	8006754 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006758:	f002 f8b6 	bl	80088c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800675c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006760:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006764:	2b00      	cmp	r3, #0
 8006766:	d01f      	beq.n	80067a8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006768:	68b9      	ldr	r1, [r7, #8]
 800676a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800676c:	f000 fac4 	bl	8006cf8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006772:	1e5a      	subs	r2, r3, #1
 8006774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006776:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00f      	beq.n	80067a0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006782:	3310      	adds	r3, #16
 8006784:	4618      	mov	r0, r3
 8006786:	f001 f861 	bl	800784c <xTaskRemoveFromEventList>
 800678a:	4603      	mov	r3, r0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d007      	beq.n	80067a0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006790:	4b3c      	ldr	r3, [pc, #240]	@ (8006884 <xQueueReceive+0x1c0>)
 8006792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006796:	601a      	str	r2, [r3, #0]
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80067a0:	f002 f8c4 	bl	800892c <vPortExitCritical>
				return pdPASS;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e069      	b.n	800687c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d103      	bne.n	80067b6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067ae:	f002 f8bd 	bl	800892c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e062      	b.n	800687c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d106      	bne.n	80067ca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067bc:	f107 0310 	add.w	r3, r7, #16
 80067c0:	4618      	mov	r0, r3
 80067c2:	f001 f8a7 	bl	8007914 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067c6:	2301      	movs	r3, #1
 80067c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067ca:	f002 f8af 	bl	800892c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067ce:	f000 fe05 	bl	80073dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067d2:	f002 f879 	bl	80088c8 <vPortEnterCritical>
 80067d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80067dc:	b25b      	sxtb	r3, r3
 80067de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e2:	d103      	bne.n	80067ec <xQueueReceive+0x128>
 80067e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067f2:	b25b      	sxtb	r3, r3
 80067f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067f8:	d103      	bne.n	8006802 <xQueueReceive+0x13e>
 80067fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006802:	f002 f893 	bl	800892c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006806:	1d3a      	adds	r2, r7, #4
 8006808:	f107 0310 	add.w	r3, r7, #16
 800680c:	4611      	mov	r1, r2
 800680e:	4618      	mov	r0, r3
 8006810:	f001 f896 	bl	8007940 <xTaskCheckForTimeOut>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d123      	bne.n	8006862 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800681a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800681c:	f000 fae4 	bl	8006de8 <prvIsQueueEmpty>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d017      	beq.n	8006856 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006828:	3324      	adds	r3, #36	@ 0x24
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4611      	mov	r1, r2
 800682e:	4618      	mov	r0, r3
 8006830:	f000 ffba 	bl	80077a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006834:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006836:	f000 fa85 	bl	8006d44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800683a:	f000 fddd 	bl	80073f8 <xTaskResumeAll>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d189      	bne.n	8006758 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006844:	4b0f      	ldr	r3, [pc, #60]	@ (8006884 <xQueueReceive+0x1c0>)
 8006846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800684a:	601a      	str	r2, [r3, #0]
 800684c:	f3bf 8f4f 	dsb	sy
 8006850:	f3bf 8f6f 	isb	sy
 8006854:	e780      	b.n	8006758 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006858:	f000 fa74 	bl	8006d44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800685c:	f000 fdcc 	bl	80073f8 <xTaskResumeAll>
 8006860:	e77a      	b.n	8006758 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006862:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006864:	f000 fa6e 	bl	8006d44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006868:	f000 fdc6 	bl	80073f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800686c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800686e:	f000 fabb 	bl	8006de8 <prvIsQueueEmpty>
 8006872:	4603      	mov	r3, r0
 8006874:	2b00      	cmp	r3, #0
 8006876:	f43f af6f 	beq.w	8006758 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800687a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800687c:	4618      	mov	r0, r3
 800687e:	3730      	adds	r7, #48	@ 0x30
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	e000ed04 	.word	0xe000ed04

08006888 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b08e      	sub	sp, #56	@ 0x38
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006892:	2300      	movs	r3, #0
 8006894:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800689a:	2300      	movs	r3, #0
 800689c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800689e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10b      	bne.n	80068bc <xQueueSemaphoreTake+0x34>
	__asm volatile
 80068a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a8:	f383 8811 	msr	BASEPRI, r3
 80068ac:	f3bf 8f6f 	isb	sy
 80068b0:	f3bf 8f4f 	dsb	sy
 80068b4:	623b      	str	r3, [r7, #32]
}
 80068b6:	bf00      	nop
 80068b8:	bf00      	nop
 80068ba:	e7fd      	b.n	80068b8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80068bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00b      	beq.n	80068dc <xQueueSemaphoreTake+0x54>
	__asm volatile
 80068c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c8:	f383 8811 	msr	BASEPRI, r3
 80068cc:	f3bf 8f6f 	isb	sy
 80068d0:	f3bf 8f4f 	dsb	sy
 80068d4:	61fb      	str	r3, [r7, #28]
}
 80068d6:	bf00      	nop
 80068d8:	bf00      	nop
 80068da:	e7fd      	b.n	80068d8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068dc:	f001 f986 	bl	8007bec <xTaskGetSchedulerState>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d102      	bne.n	80068ec <xQueueSemaphoreTake+0x64>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d101      	bne.n	80068f0 <xQueueSemaphoreTake+0x68>
 80068ec:	2301      	movs	r3, #1
 80068ee:	e000      	b.n	80068f2 <xQueueSemaphoreTake+0x6a>
 80068f0:	2300      	movs	r3, #0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10b      	bne.n	800690e <xQueueSemaphoreTake+0x86>
	__asm volatile
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	61bb      	str	r3, [r7, #24]
}
 8006908:	bf00      	nop
 800690a:	bf00      	nop
 800690c:	e7fd      	b.n	800690a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800690e:	f001 ffdb 	bl	80088c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006916:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691a:	2b00      	cmp	r3, #0
 800691c:	d024      	beq.n	8006968 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800691e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006920:	1e5a      	subs	r2, r3, #1
 8006922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006924:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d104      	bne.n	8006938 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800692e:	f001 fad7 	bl	8007ee0 <pvTaskIncrementMutexHeldCount>
 8006932:	4602      	mov	r2, r0
 8006934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006936:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00f      	beq.n	8006960 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006942:	3310      	adds	r3, #16
 8006944:	4618      	mov	r0, r3
 8006946:	f000 ff81 	bl	800784c <xTaskRemoveFromEventList>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d007      	beq.n	8006960 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006950:	4b54      	ldr	r3, [pc, #336]	@ (8006aa4 <xQueueSemaphoreTake+0x21c>)
 8006952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006960:	f001 ffe4 	bl	800892c <vPortExitCritical>
				return pdPASS;
 8006964:	2301      	movs	r3, #1
 8006966:	e098      	b.n	8006a9a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d112      	bne.n	8006994 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800696e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00b      	beq.n	800698c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006978:	f383 8811 	msr	BASEPRI, r3
 800697c:	f3bf 8f6f 	isb	sy
 8006980:	f3bf 8f4f 	dsb	sy
 8006984:	617b      	str	r3, [r7, #20]
}
 8006986:	bf00      	nop
 8006988:	bf00      	nop
 800698a:	e7fd      	b.n	8006988 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800698c:	f001 ffce 	bl	800892c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006990:	2300      	movs	r3, #0
 8006992:	e082      	b.n	8006a9a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006996:	2b00      	cmp	r3, #0
 8006998:	d106      	bne.n	80069a8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800699a:	f107 030c 	add.w	r3, r7, #12
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 ffb8 	bl	8007914 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80069a4:	2301      	movs	r3, #1
 80069a6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80069a8:	f001 ffc0 	bl	800892c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80069ac:	f000 fd16 	bl	80073dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80069b0:	f001 ff8a 	bl	80088c8 <vPortEnterCritical>
 80069b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069ba:	b25b      	sxtb	r3, r3
 80069bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c0:	d103      	bne.n	80069ca <xQueueSemaphoreTake+0x142>
 80069c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c4:	2200      	movs	r2, #0
 80069c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80069d0:	b25b      	sxtb	r3, r3
 80069d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d6:	d103      	bne.n	80069e0 <xQueueSemaphoreTake+0x158>
 80069d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069e0:	f001 ffa4 	bl	800892c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80069e4:	463a      	mov	r2, r7
 80069e6:	f107 030c 	add.w	r3, r7, #12
 80069ea:	4611      	mov	r1, r2
 80069ec:	4618      	mov	r0, r3
 80069ee:	f000 ffa7 	bl	8007940 <xTaskCheckForTimeOut>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d132      	bne.n	8006a5e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80069fa:	f000 f9f5 	bl	8006de8 <prvIsQueueEmpty>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d026      	beq.n	8006a52 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d109      	bne.n	8006a20 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006a0c:	f001 ff5c 	bl	80088c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	4618      	mov	r0, r3
 8006a16:	f001 f907 	bl	8007c28 <xTaskPriorityInherit>
 8006a1a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006a1c:	f001 ff86 	bl	800892c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a22:	3324      	adds	r3, #36	@ 0x24
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	4611      	mov	r1, r2
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f000 febd 	bl	80077a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006a2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a30:	f000 f988 	bl	8006d44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006a34:	f000 fce0 	bl	80073f8 <xTaskResumeAll>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f47f af67 	bne.w	800690e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006a40:	4b18      	ldr	r3, [pc, #96]	@ (8006aa4 <xQueueSemaphoreTake+0x21c>)
 8006a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a46:	601a      	str	r2, [r3, #0]
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	e75d      	b.n	800690e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006a52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a54:	f000 f976 	bl	8006d44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006a58:	f000 fcce 	bl	80073f8 <xTaskResumeAll>
 8006a5c:	e757      	b.n	800690e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006a5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a60:	f000 f970 	bl	8006d44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006a64:	f000 fcc8 	bl	80073f8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006a68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a6a:	f000 f9bd 	bl	8006de8 <prvIsQueueEmpty>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f43f af4c 	beq.w	800690e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00d      	beq.n	8006a98 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006a7c:	f001 ff24 	bl	80088c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006a80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a82:	f000 f8b7 	bl	8006bf4 <prvGetDisinheritPriorityAfterTimeout>
 8006a86:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f001 f9a2 	bl	8007dd8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006a94:	f001 ff4a 	bl	800892c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3738      	adds	r7, #56	@ 0x38
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	e000ed04 	.word	0xe000ed04

08006aa8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b08e      	sub	sp, #56	@ 0x38
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10b      	bne.n	8006ad6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	623b      	str	r3, [r7, #32]
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	e7fd      	b.n	8006ad2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d103      	bne.n	8006ae4 <xQueueReceiveFromISR+0x3c>
 8006adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d101      	bne.n	8006ae8 <xQueueReceiveFromISR+0x40>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e000      	b.n	8006aea <xQueueReceiveFromISR+0x42>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d10b      	bne.n	8006b06 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af2:	f383 8811 	msr	BASEPRI, r3
 8006af6:	f3bf 8f6f 	isb	sy
 8006afa:	f3bf 8f4f 	dsb	sy
 8006afe:	61fb      	str	r3, [r7, #28]
}
 8006b00:	bf00      	nop
 8006b02:	bf00      	nop
 8006b04:	e7fd      	b.n	8006b02 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b06:	f001 ffbf 	bl	8008a88 <vPortValidateInterruptPriority>
	__asm volatile
 8006b0a:	f3ef 8211 	mrs	r2, BASEPRI
 8006b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b12:	f383 8811 	msr	BASEPRI, r3
 8006b16:	f3bf 8f6f 	isb	sy
 8006b1a:	f3bf 8f4f 	dsb	sy
 8006b1e:	61ba      	str	r2, [r7, #24]
 8006b20:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006b22:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b2a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d02f      	beq.n	8006b92 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b3c:	68b9      	ldr	r1, [r7, #8]
 8006b3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b40:	f000 f8da 	bl	8006cf8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b46:	1e5a      	subs	r2, r3, #1
 8006b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006b4c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b54:	d112      	bne.n	8006b7c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d016      	beq.n	8006b8c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b60:	3310      	adds	r3, #16
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 fe72 	bl	800784c <xTaskRemoveFromEventList>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00e      	beq.n	8006b8c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d00b      	beq.n	8006b8c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	601a      	str	r2, [r3, #0]
 8006b7a:	e007      	b.n	8006b8c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b80:	3301      	adds	r3, #1
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	b25a      	sxtb	r2, r3
 8006b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b90:	e001      	b.n	8006b96 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b98:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	f383 8811 	msr	BASEPRI, r3
}
 8006ba0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3738      	adds	r7, #56	@ 0x38
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10b      	bne.n	8006bd6 <vQueueDelete+0x2a>
	__asm volatile
 8006bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc2:	f383 8811 	msr	BASEPRI, r3
 8006bc6:	f3bf 8f6f 	isb	sy
 8006bca:	f3bf 8f4f 	dsb	sy
 8006bce:	60bb      	str	r3, [r7, #8]
}
 8006bd0:	bf00      	nop
 8006bd2:	bf00      	nop
 8006bd4:	e7fd      	b.n	8006bd2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f000 f95e 	bl	8006e98 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d102      	bne.n	8006bec <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f002 f85e 	bl	8008ca8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006bec:	bf00      	nop
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d006      	beq.n	8006c12 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	e001      	b.n	8006c16 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006c12:	2300      	movs	r3, #0
 8006c14:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006c16:	68fb      	ldr	r3, [r7, #12]
	}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3714      	adds	r7, #20
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b086      	sub	sp, #24
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006c30:	2300      	movs	r3, #0
 8006c32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d10d      	bne.n	8006c5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d14d      	bne.n	8006ce6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 f852 	bl	8007cf8 <xTaskPriorityDisinherit>
 8006c54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	609a      	str	r2, [r3, #8]
 8006c5c:	e043      	b.n	8006ce6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d119      	bne.n	8006c98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	6858      	ldr	r0, [r3, #4]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	68b9      	ldr	r1, [r7, #8]
 8006c70:	f002 ff65 	bl	8009b3e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c7c:	441a      	add	r2, r3
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	685a      	ldr	r2, [r3, #4]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d32b      	bcc.n	8006ce6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	605a      	str	r2, [r3, #4]
 8006c96:	e026      	b.n	8006ce6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	68d8      	ldr	r0, [r3, #12]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	68b9      	ldr	r1, [r7, #8]
 8006ca4:	f002 ff4b 	bl	8009b3e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	68da      	ldr	r2, [r3, #12]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb0:	425b      	negs	r3, r3
 8006cb2:	441a      	add	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	68da      	ldr	r2, [r3, #12]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d207      	bcs.n	8006cd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	689a      	ldr	r2, [r3, #8]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ccc:	425b      	negs	r3, r3
 8006cce:	441a      	add	r2, r3
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d105      	bne.n	8006ce6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cda:	693b      	ldr	r3, [r7, #16]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	3b01      	subs	r3, #1
 8006ce4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	1c5a      	adds	r2, r3, #1
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006cee:	697b      	ldr	r3, [r7, #20]
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3718      	adds	r7, #24
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d018      	beq.n	8006d3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68da      	ldr	r2, [r3, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d12:	441a      	add	r2, r3
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68da      	ldr	r2, [r3, #12]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d303      	bcc.n	8006d2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681a      	ldr	r2, [r3, #0]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	68d9      	ldr	r1, [r3, #12]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d34:	461a      	mov	r2, r3
 8006d36:	6838      	ldr	r0, [r7, #0]
 8006d38:	f002 ff01 	bl	8009b3e <memcpy>
	}
}
 8006d3c:	bf00      	nop
 8006d3e:	3708      	adds	r7, #8
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006d4c:	f001 fdbc 	bl	80088c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d58:	e011      	b.n	8006d7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d012      	beq.n	8006d88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	3324      	adds	r3, #36	@ 0x24
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 fd70 	bl	800784c <xTaskRemoveFromEventList>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006d72:	f000 fe49 	bl	8007a08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006d76:	7bfb      	ldrb	r3, [r7, #15]
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	dce9      	bgt.n	8006d5a <prvUnlockQueue+0x16>
 8006d86:	e000      	b.n	8006d8a <prvUnlockQueue+0x46>
					break;
 8006d88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	22ff      	movs	r2, #255	@ 0xff
 8006d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006d92:	f001 fdcb 	bl	800892c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006d96:	f001 fd97 	bl	80088c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006da0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006da2:	e011      	b.n	8006dc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d012      	beq.n	8006dd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	3310      	adds	r3, #16
 8006db0:	4618      	mov	r0, r3
 8006db2:	f000 fd4b 	bl	800784c <xTaskRemoveFromEventList>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d001      	beq.n	8006dc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006dbc:	f000 fe24 	bl	8007a08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006dc0:	7bbb      	ldrb	r3, [r7, #14]
 8006dc2:	3b01      	subs	r3, #1
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006dc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	dce9      	bgt.n	8006da4 <prvUnlockQueue+0x60>
 8006dd0:	e000      	b.n	8006dd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006dd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	22ff      	movs	r2, #255	@ 0xff
 8006dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006ddc:	f001 fda6 	bl	800892c <vPortExitCritical>
}
 8006de0:	bf00      	nop
 8006de2:	3710      	adds	r7, #16
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006df0:	f001 fd6a 	bl	80088c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d102      	bne.n	8006e02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	e001      	b.n	8006e06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e06:	f001 fd91 	bl	800892c <vPortExitCritical>

	return xReturn;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006e1c:	f001 fd54 	bl	80088c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d102      	bne.n	8006e32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	60fb      	str	r3, [r7, #12]
 8006e30:	e001      	b.n	8006e36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006e32:	2300      	movs	r3, #0
 8006e34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006e36:	f001 fd79 	bl	800892c <vPortExitCritical>

	return xReturn;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3710      	adds	r7, #16
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}

08006e44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e4e:	2300      	movs	r3, #0
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	e014      	b.n	8006e7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006e54:	4a0f      	ldr	r2, [pc, #60]	@ (8006e94 <vQueueAddToRegistry+0x50>)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d10b      	bne.n	8006e78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006e60:	490c      	ldr	r1, [pc, #48]	@ (8006e94 <vQueueAddToRegistry+0x50>)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	683a      	ldr	r2, [r7, #0]
 8006e66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8006e94 <vQueueAddToRegistry+0x50>)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	00db      	lsls	r3, r3, #3
 8006e70:	4413      	add	r3, r2
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006e76:	e006      	b.n	8006e86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2b07      	cmp	r3, #7
 8006e82:	d9e7      	bls.n	8006e54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006e84:	bf00      	nop
 8006e86:	bf00      	nop
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	20000f74 	.word	0x20000f74

08006e98 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	60fb      	str	r3, [r7, #12]
 8006ea4:	e016      	b.n	8006ed4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006ea6:	4a10      	ldr	r2, [pc, #64]	@ (8006ee8 <vQueueUnregisterQueue+0x50>)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	00db      	lsls	r3, r3, #3
 8006eac:	4413      	add	r3, r2
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d10b      	bne.n	8006ece <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8006ee8 <vQueueUnregisterQueue+0x50>)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2100      	movs	r1, #0
 8006ebc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006ec0:	4a09      	ldr	r2, [pc, #36]	@ (8006ee8 <vQueueUnregisterQueue+0x50>)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	00db      	lsls	r3, r3, #3
 8006ec6:	4413      	add	r3, r2
 8006ec8:	2200      	movs	r2, #0
 8006eca:	605a      	str	r2, [r3, #4]
				break;
 8006ecc:	e006      	b.n	8006edc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	3301      	adds	r3, #1
 8006ed2:	60fb      	str	r3, [r7, #12]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2b07      	cmp	r3, #7
 8006ed8:	d9e5      	bls.n	8006ea6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006eda:	bf00      	nop
 8006edc:	bf00      	nop
 8006ede:	3714      	adds	r7, #20
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr
 8006ee8:	20000f74 	.word	0x20000f74

08006eec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b086      	sub	sp, #24
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006efc:	f001 fce4 	bl	80088c8 <vPortEnterCritical>
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f06:	b25b      	sxtb	r3, r3
 8006f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f0c:	d103      	bne.n	8006f16 <vQueueWaitForMessageRestricted+0x2a>
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f1c:	b25b      	sxtb	r3, r3
 8006f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f22:	d103      	bne.n	8006f2c <vQueueWaitForMessageRestricted+0x40>
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f2c:	f001 fcfe 	bl	800892c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d106      	bne.n	8006f46 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	3324      	adds	r3, #36	@ 0x24
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	68b9      	ldr	r1, [r7, #8]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f000 fc57 	bl	80077f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006f46:	6978      	ldr	r0, [r7, #20]
 8006f48:	f7ff fefc 	bl	8006d44 <prvUnlockQueue>
	}
 8006f4c:	bf00      	nop
 8006f4e:	3718      	adds	r7, #24
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b08e      	sub	sp, #56	@ 0x38
 8006f58:	af04      	add	r7, sp, #16
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	607a      	str	r2, [r7, #4]
 8006f60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d10b      	bne.n	8006f80 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6c:	f383 8811 	msr	BASEPRI, r3
 8006f70:	f3bf 8f6f 	isb	sy
 8006f74:	f3bf 8f4f 	dsb	sy
 8006f78:	623b      	str	r3, [r7, #32]
}
 8006f7a:	bf00      	nop
 8006f7c:	bf00      	nop
 8006f7e:	e7fd      	b.n	8006f7c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d10b      	bne.n	8006f9e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8a:	f383 8811 	msr	BASEPRI, r3
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	61fb      	str	r3, [r7, #28]
}
 8006f98:	bf00      	nop
 8006f9a:	bf00      	nop
 8006f9c:	e7fd      	b.n	8006f9a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006f9e:	235c      	movs	r3, #92	@ 0x5c
 8006fa0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	2b5c      	cmp	r3, #92	@ 0x5c
 8006fa6:	d00b      	beq.n	8006fc0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fac:	f383 8811 	msr	BASEPRI, r3
 8006fb0:	f3bf 8f6f 	isb	sy
 8006fb4:	f3bf 8f4f 	dsb	sy
 8006fb8:	61bb      	str	r3, [r7, #24]
}
 8006fba:	bf00      	nop
 8006fbc:	bf00      	nop
 8006fbe:	e7fd      	b.n	8006fbc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006fc0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d01e      	beq.n	8007006 <xTaskCreateStatic+0xb2>
 8006fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d01b      	beq.n	8007006 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006fd6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fda:	2202      	movs	r2, #2
 8006fdc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	9303      	str	r3, [sp, #12]
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe6:	9302      	str	r3, [sp, #8]
 8006fe8:	f107 0314 	add.w	r3, r7, #20
 8006fec:	9301      	str	r3, [sp, #4]
 8006fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff0:	9300      	str	r3, [sp, #0]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	68b9      	ldr	r1, [r7, #8]
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f000 f850 	bl	800709e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ffe:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007000:	f000 f8de 	bl	80071c0 <prvAddNewTaskToReadyList>
 8007004:	e001      	b.n	800700a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800700a:	697b      	ldr	r3, [r7, #20]
	}
 800700c:	4618      	mov	r0, r3
 800700e:	3728      	adds	r7, #40	@ 0x28
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007014:	b580      	push	{r7, lr}
 8007016:	b08c      	sub	sp, #48	@ 0x30
 8007018:	af04      	add	r7, sp, #16
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	4613      	mov	r3, r2
 8007022:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007024:	88fb      	ldrh	r3, [r7, #6]
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	4618      	mov	r0, r3
 800702a:	f001 fd6f 	bl	8008b0c <pvPortMalloc>
 800702e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00e      	beq.n	8007054 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007036:	205c      	movs	r0, #92	@ 0x5c
 8007038:	f001 fd68 	bl	8008b0c <pvPortMalloc>
 800703c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d003      	beq.n	800704c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	631a      	str	r2, [r3, #48]	@ 0x30
 800704a:	e005      	b.n	8007058 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800704c:	6978      	ldr	r0, [r7, #20]
 800704e:	f001 fe2b 	bl	8008ca8 <vPortFree>
 8007052:	e001      	b.n	8007058 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007054:	2300      	movs	r3, #0
 8007056:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d017      	beq.n	800708e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	2200      	movs	r2, #0
 8007062:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007066:	88fa      	ldrh	r2, [r7, #6]
 8007068:	2300      	movs	r3, #0
 800706a:	9303      	str	r3, [sp, #12]
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	9302      	str	r3, [sp, #8]
 8007070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007072:	9301      	str	r3, [sp, #4]
 8007074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007076:	9300      	str	r3, [sp, #0]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	68b9      	ldr	r1, [r7, #8]
 800707c:	68f8      	ldr	r0, [r7, #12]
 800707e:	f000 f80e 	bl	800709e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007082:	69f8      	ldr	r0, [r7, #28]
 8007084:	f000 f89c 	bl	80071c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007088:	2301      	movs	r3, #1
 800708a:	61bb      	str	r3, [r7, #24]
 800708c:	e002      	b.n	8007094 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800708e:	f04f 33ff 	mov.w	r3, #4294967295
 8007092:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007094:	69bb      	ldr	r3, [r7, #24]
	}
 8007096:	4618      	mov	r0, r3
 8007098:	3720      	adds	r7, #32
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b088      	sub	sp, #32
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	60f8      	str	r0, [r7, #12]
 80070a6:	60b9      	str	r1, [r7, #8]
 80070a8:	607a      	str	r2, [r7, #4]
 80070aa:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80070ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ae:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	461a      	mov	r2, r3
 80070b6:	21a5      	movs	r1, #165	@ 0xa5
 80070b8:	f002 fcc1 	bl	8009a3e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80070bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80070c6:	3b01      	subs	r3, #1
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	4413      	add	r3, r2
 80070cc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	f023 0307 	bic.w	r3, r3, #7
 80070d4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	f003 0307 	and.w	r3, r3, #7
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d00b      	beq.n	80070f8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	617b      	str	r3, [r7, #20]
}
 80070f2:	bf00      	nop
 80070f4:	bf00      	nop
 80070f6:	e7fd      	b.n	80070f4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d01f      	beq.n	800713e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80070fe:	2300      	movs	r3, #0
 8007100:	61fb      	str	r3, [r7, #28]
 8007102:	e012      	b.n	800712a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	4413      	add	r3, r2
 800710a:	7819      	ldrb	r1, [r3, #0]
 800710c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	4413      	add	r3, r2
 8007112:	3334      	adds	r3, #52	@ 0x34
 8007114:	460a      	mov	r2, r1
 8007116:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	4413      	add	r3, r2
 800711e:	781b      	ldrb	r3, [r3, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d006      	beq.n	8007132 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	3301      	adds	r3, #1
 8007128:	61fb      	str	r3, [r7, #28]
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	2b0f      	cmp	r3, #15
 800712e:	d9e9      	bls.n	8007104 <prvInitialiseNewTask+0x66>
 8007130:	e000      	b.n	8007134 <prvInitialiseNewTask+0x96>
			{
				break;
 8007132:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800713c:	e003      	b.n	8007146 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800713e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007140:	2200      	movs	r2, #0
 8007142:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007148:	2b37      	cmp	r3, #55	@ 0x37
 800714a:	d901      	bls.n	8007150 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800714c:	2337      	movs	r3, #55	@ 0x37
 800714e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007152:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007154:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007158:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800715a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800715c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715e:	2200      	movs	r2, #0
 8007160:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	3304      	adds	r3, #4
 8007166:	4618      	mov	r0, r3
 8007168:	f7fe fd7c 	bl	8005c64 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800716c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716e:	3318      	adds	r3, #24
 8007170:	4618      	mov	r0, r3
 8007172:	f7fe fd77 	bl	8005c64 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800717a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800717c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800717e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007184:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800718a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800718c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718e:	2200      	movs	r2, #0
 8007190:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007194:	2200      	movs	r2, #0
 8007196:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800719a:	683a      	ldr	r2, [r7, #0]
 800719c:	68f9      	ldr	r1, [r7, #12]
 800719e:	69b8      	ldr	r0, [r7, #24]
 80071a0:	f001 fa60 	bl	8008664 <pxPortInitialiseStack>
 80071a4:	4602      	mov	r2, r0
 80071a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80071aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d002      	beq.n	80071b6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80071b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80071b6:	bf00      	nop
 80071b8:	3720      	adds	r7, #32
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
	...

080071c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b082      	sub	sp, #8
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80071c8:	f001 fb7e 	bl	80088c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80071cc:	4b2d      	ldr	r3, [pc, #180]	@ (8007284 <prvAddNewTaskToReadyList+0xc4>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	3301      	adds	r3, #1
 80071d2:	4a2c      	ldr	r2, [pc, #176]	@ (8007284 <prvAddNewTaskToReadyList+0xc4>)
 80071d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80071d6:	4b2c      	ldr	r3, [pc, #176]	@ (8007288 <prvAddNewTaskToReadyList+0xc8>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d109      	bne.n	80071f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80071de:	4a2a      	ldr	r2, [pc, #168]	@ (8007288 <prvAddNewTaskToReadyList+0xc8>)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80071e4:	4b27      	ldr	r3, [pc, #156]	@ (8007284 <prvAddNewTaskToReadyList+0xc4>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d110      	bne.n	800720e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80071ec:	f000 fc30 	bl	8007a50 <prvInitialiseTaskLists>
 80071f0:	e00d      	b.n	800720e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80071f2:	4b26      	ldr	r3, [pc, #152]	@ (800728c <prvAddNewTaskToReadyList+0xcc>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d109      	bne.n	800720e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80071fa:	4b23      	ldr	r3, [pc, #140]	@ (8007288 <prvAddNewTaskToReadyList+0xc8>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007204:	429a      	cmp	r2, r3
 8007206:	d802      	bhi.n	800720e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007208:	4a1f      	ldr	r2, [pc, #124]	@ (8007288 <prvAddNewTaskToReadyList+0xc8>)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800720e:	4b20      	ldr	r3, [pc, #128]	@ (8007290 <prvAddNewTaskToReadyList+0xd0>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	3301      	adds	r3, #1
 8007214:	4a1e      	ldr	r2, [pc, #120]	@ (8007290 <prvAddNewTaskToReadyList+0xd0>)
 8007216:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007218:	4b1d      	ldr	r3, [pc, #116]	@ (8007290 <prvAddNewTaskToReadyList+0xd0>)
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007224:	4b1b      	ldr	r3, [pc, #108]	@ (8007294 <prvAddNewTaskToReadyList+0xd4>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	429a      	cmp	r2, r3
 800722a:	d903      	bls.n	8007234 <prvAddNewTaskToReadyList+0x74>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007230:	4a18      	ldr	r2, [pc, #96]	@ (8007294 <prvAddNewTaskToReadyList+0xd4>)
 8007232:	6013      	str	r3, [r2, #0]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007238:	4613      	mov	r3, r2
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	4413      	add	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	4a15      	ldr	r2, [pc, #84]	@ (8007298 <prvAddNewTaskToReadyList+0xd8>)
 8007242:	441a      	add	r2, r3
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	3304      	adds	r3, #4
 8007248:	4619      	mov	r1, r3
 800724a:	4610      	mov	r0, r2
 800724c:	f7fe fd17 	bl	8005c7e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007250:	f001 fb6c 	bl	800892c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007254:	4b0d      	ldr	r3, [pc, #52]	@ (800728c <prvAddNewTaskToReadyList+0xcc>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00e      	beq.n	800727a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800725c:	4b0a      	ldr	r3, [pc, #40]	@ (8007288 <prvAddNewTaskToReadyList+0xc8>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007266:	429a      	cmp	r2, r3
 8007268:	d207      	bcs.n	800727a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800726a:	4b0c      	ldr	r3, [pc, #48]	@ (800729c <prvAddNewTaskToReadyList+0xdc>)
 800726c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007270:	601a      	str	r2, [r3, #0]
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800727a:	bf00      	nop
 800727c:	3708      	adds	r7, #8
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	20001488 	.word	0x20001488
 8007288:	20000fb4 	.word	0x20000fb4
 800728c:	20001494 	.word	0x20001494
 8007290:	200014a4 	.word	0x200014a4
 8007294:	20001490 	.word	0x20001490
 8007298:	20000fb8 	.word	0x20000fb8
 800729c:	e000ed04 	.word	0xe000ed04

080072a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b084      	sub	sp, #16
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80072a8:	2300      	movs	r3, #0
 80072aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d018      	beq.n	80072e4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80072b2:	4b14      	ldr	r3, [pc, #80]	@ (8007304 <vTaskDelay+0x64>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00b      	beq.n	80072d2 <vTaskDelay+0x32>
	__asm volatile
 80072ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072be:	f383 8811 	msr	BASEPRI, r3
 80072c2:	f3bf 8f6f 	isb	sy
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	60bb      	str	r3, [r7, #8]
}
 80072cc:	bf00      	nop
 80072ce:	bf00      	nop
 80072d0:	e7fd      	b.n	80072ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80072d2:	f000 f883 	bl	80073dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80072d6:	2100      	movs	r1, #0
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 fe15 	bl	8007f08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80072de:	f000 f88b 	bl	80073f8 <xTaskResumeAll>
 80072e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d107      	bne.n	80072fa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80072ea:	4b07      	ldr	r3, [pc, #28]	@ (8007308 <vTaskDelay+0x68>)
 80072ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072f0:	601a      	str	r2, [r3, #0]
 80072f2:	f3bf 8f4f 	dsb	sy
 80072f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80072fa:	bf00      	nop
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	200014b0 	.word	0x200014b0
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b08a      	sub	sp, #40	@ 0x28
 8007310:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007312:	2300      	movs	r3, #0
 8007314:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007316:	2300      	movs	r3, #0
 8007318:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800731a:	463a      	mov	r2, r7
 800731c:	1d39      	adds	r1, r7, #4
 800731e:	f107 0308 	add.w	r3, r7, #8
 8007322:	4618      	mov	r0, r3
 8007324:	f7fe fc4a 	bl	8005bbc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007328:	6839      	ldr	r1, [r7, #0]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	9202      	str	r2, [sp, #8]
 8007330:	9301      	str	r3, [sp, #4]
 8007332:	2300      	movs	r3, #0
 8007334:	9300      	str	r3, [sp, #0]
 8007336:	2300      	movs	r3, #0
 8007338:	460a      	mov	r2, r1
 800733a:	4922      	ldr	r1, [pc, #136]	@ (80073c4 <vTaskStartScheduler+0xb8>)
 800733c:	4822      	ldr	r0, [pc, #136]	@ (80073c8 <vTaskStartScheduler+0xbc>)
 800733e:	f7ff fe09 	bl	8006f54 <xTaskCreateStatic>
 8007342:	4603      	mov	r3, r0
 8007344:	4a21      	ldr	r2, [pc, #132]	@ (80073cc <vTaskStartScheduler+0xc0>)
 8007346:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007348:	4b20      	ldr	r3, [pc, #128]	@ (80073cc <vTaskStartScheduler+0xc0>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d002      	beq.n	8007356 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007350:	2301      	movs	r3, #1
 8007352:	617b      	str	r3, [r7, #20]
 8007354:	e001      	b.n	800735a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007356:	2300      	movs	r3, #0
 8007358:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	2b01      	cmp	r3, #1
 800735e:	d102      	bne.n	8007366 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007360:	f000 fe26 	bl	8007fb0 <xTimerCreateTimerTask>
 8007364:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	2b01      	cmp	r3, #1
 800736a:	d116      	bne.n	800739a <vTaskStartScheduler+0x8e>
	__asm volatile
 800736c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007370:	f383 8811 	msr	BASEPRI, r3
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	613b      	str	r3, [r7, #16]
}
 800737e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007380:	4b13      	ldr	r3, [pc, #76]	@ (80073d0 <vTaskStartScheduler+0xc4>)
 8007382:	f04f 32ff 	mov.w	r2, #4294967295
 8007386:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007388:	4b12      	ldr	r3, [pc, #72]	@ (80073d4 <vTaskStartScheduler+0xc8>)
 800738a:	2201      	movs	r2, #1
 800738c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800738e:	4b12      	ldr	r3, [pc, #72]	@ (80073d8 <vTaskStartScheduler+0xcc>)
 8007390:	2200      	movs	r2, #0
 8007392:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007394:	f001 f9f4 	bl	8008780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007398:	e00f      	b.n	80073ba <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073a0:	d10b      	bne.n	80073ba <vTaskStartScheduler+0xae>
	__asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	60fb      	str	r3, [r7, #12]
}
 80073b4:	bf00      	nop
 80073b6:	bf00      	nop
 80073b8:	e7fd      	b.n	80073b6 <vTaskStartScheduler+0xaa>
}
 80073ba:	bf00      	nop
 80073bc:	3718      	adds	r7, #24
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	0800bca4 	.word	0x0800bca4
 80073c8:	08007a21 	.word	0x08007a21
 80073cc:	200014ac 	.word	0x200014ac
 80073d0:	200014a8 	.word	0x200014a8
 80073d4:	20001494 	.word	0x20001494
 80073d8:	2000148c 	.word	0x2000148c

080073dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80073dc:	b480      	push	{r7}
 80073de:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80073e0:	4b04      	ldr	r3, [pc, #16]	@ (80073f4 <vTaskSuspendAll+0x18>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	3301      	adds	r3, #1
 80073e6:	4a03      	ldr	r2, [pc, #12]	@ (80073f4 <vTaskSuspendAll+0x18>)
 80073e8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80073ea:	bf00      	nop
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr
 80073f4:	200014b0 	.word	0x200014b0

080073f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80073f8:	b580      	push	{r7, lr}
 80073fa:	b084      	sub	sp, #16
 80073fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80073fe:	2300      	movs	r3, #0
 8007400:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007402:	2300      	movs	r3, #0
 8007404:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007406:	4b42      	ldr	r3, [pc, #264]	@ (8007510 <xTaskResumeAll+0x118>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d10b      	bne.n	8007426 <xTaskResumeAll+0x2e>
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	603b      	str	r3, [r7, #0]
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007426:	f001 fa4f 	bl	80088c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800742a:	4b39      	ldr	r3, [pc, #228]	@ (8007510 <xTaskResumeAll+0x118>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3b01      	subs	r3, #1
 8007430:	4a37      	ldr	r2, [pc, #220]	@ (8007510 <xTaskResumeAll+0x118>)
 8007432:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007434:	4b36      	ldr	r3, [pc, #216]	@ (8007510 <xTaskResumeAll+0x118>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d162      	bne.n	8007502 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800743c:	4b35      	ldr	r3, [pc, #212]	@ (8007514 <xTaskResumeAll+0x11c>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d05e      	beq.n	8007502 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007444:	e02f      	b.n	80074a6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007446:	4b34      	ldr	r3, [pc, #208]	@ (8007518 <xTaskResumeAll+0x120>)
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	3318      	adds	r3, #24
 8007452:	4618      	mov	r0, r3
 8007454:	f7fe fc70 	bl	8005d38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	3304      	adds	r3, #4
 800745c:	4618      	mov	r0, r3
 800745e:	f7fe fc6b 	bl	8005d38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007466:	4b2d      	ldr	r3, [pc, #180]	@ (800751c <xTaskResumeAll+0x124>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	429a      	cmp	r2, r3
 800746c:	d903      	bls.n	8007476 <xTaskResumeAll+0x7e>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007472:	4a2a      	ldr	r2, [pc, #168]	@ (800751c <xTaskResumeAll+0x124>)
 8007474:	6013      	str	r3, [r2, #0]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800747a:	4613      	mov	r3, r2
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4a27      	ldr	r2, [pc, #156]	@ (8007520 <xTaskResumeAll+0x128>)
 8007484:	441a      	add	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	3304      	adds	r3, #4
 800748a:	4619      	mov	r1, r3
 800748c:	4610      	mov	r0, r2
 800748e:	f7fe fbf6 	bl	8005c7e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007496:	4b23      	ldr	r3, [pc, #140]	@ (8007524 <xTaskResumeAll+0x12c>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800749c:	429a      	cmp	r2, r3
 800749e:	d302      	bcc.n	80074a6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80074a0:	4b21      	ldr	r3, [pc, #132]	@ (8007528 <xTaskResumeAll+0x130>)
 80074a2:	2201      	movs	r2, #1
 80074a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80074a6:	4b1c      	ldr	r3, [pc, #112]	@ (8007518 <xTaskResumeAll+0x120>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1cb      	bne.n	8007446 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d001      	beq.n	80074b8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80074b4:	f000 fb6a 	bl	8007b8c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80074b8:	4b1c      	ldr	r3, [pc, #112]	@ (800752c <xTaskResumeAll+0x134>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d010      	beq.n	80074e6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80074c4:	f000 f858 	bl	8007578 <xTaskIncrementTick>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d002      	beq.n	80074d4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80074ce:	4b16      	ldr	r3, [pc, #88]	@ (8007528 <xTaskResumeAll+0x130>)
 80074d0:	2201      	movs	r2, #1
 80074d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	3b01      	subs	r3, #1
 80074d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d1f1      	bne.n	80074c4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80074e0:	4b12      	ldr	r3, [pc, #72]	@ (800752c <xTaskResumeAll+0x134>)
 80074e2:	2200      	movs	r2, #0
 80074e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80074e6:	4b10      	ldr	r3, [pc, #64]	@ (8007528 <xTaskResumeAll+0x130>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d009      	beq.n	8007502 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80074ee:	2301      	movs	r3, #1
 80074f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80074f2:	4b0f      	ldr	r3, [pc, #60]	@ (8007530 <xTaskResumeAll+0x138>)
 80074f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074f8:	601a      	str	r2, [r3, #0]
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007502:	f001 fa13 	bl	800892c <vPortExitCritical>

	return xAlreadyYielded;
 8007506:	68bb      	ldr	r3, [r7, #8]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	200014b0 	.word	0x200014b0
 8007514:	20001488 	.word	0x20001488
 8007518:	20001448 	.word	0x20001448
 800751c:	20001490 	.word	0x20001490
 8007520:	20000fb8 	.word	0x20000fb8
 8007524:	20000fb4 	.word	0x20000fb4
 8007528:	2000149c 	.word	0x2000149c
 800752c:	20001498 	.word	0x20001498
 8007530:	e000ed04 	.word	0xe000ed04

08007534 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800753a:	4b05      	ldr	r3, [pc, #20]	@ (8007550 <xTaskGetTickCount+0x1c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007540:	687b      	ldr	r3, [r7, #4]
}
 8007542:	4618      	mov	r0, r3
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	2000148c 	.word	0x2000148c

08007554 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800755a:	f001 fa95 	bl	8008a88 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800755e:	2300      	movs	r3, #0
 8007560:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007562:	4b04      	ldr	r3, [pc, #16]	@ (8007574 <xTaskGetTickCountFromISR+0x20>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007568:	683b      	ldr	r3, [r7, #0]
}
 800756a:	4618      	mov	r0, r3
 800756c:	3708      	adds	r7, #8
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	2000148c 	.word	0x2000148c

08007578 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800757e:	2300      	movs	r3, #0
 8007580:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007582:	4b4f      	ldr	r3, [pc, #316]	@ (80076c0 <xTaskIncrementTick+0x148>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2b00      	cmp	r3, #0
 8007588:	f040 8090 	bne.w	80076ac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800758c:	4b4d      	ldr	r3, [pc, #308]	@ (80076c4 <xTaskIncrementTick+0x14c>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3301      	adds	r3, #1
 8007592:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007594:	4a4b      	ldr	r2, [pc, #300]	@ (80076c4 <xTaskIncrementTick+0x14c>)
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d121      	bne.n	80075e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80075a0:	4b49      	ldr	r3, [pc, #292]	@ (80076c8 <xTaskIncrementTick+0x150>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00b      	beq.n	80075c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80075aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ae:	f383 8811 	msr	BASEPRI, r3
 80075b2:	f3bf 8f6f 	isb	sy
 80075b6:	f3bf 8f4f 	dsb	sy
 80075ba:	603b      	str	r3, [r7, #0]
}
 80075bc:	bf00      	nop
 80075be:	bf00      	nop
 80075c0:	e7fd      	b.n	80075be <xTaskIncrementTick+0x46>
 80075c2:	4b41      	ldr	r3, [pc, #260]	@ (80076c8 <xTaskIncrementTick+0x150>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	60fb      	str	r3, [r7, #12]
 80075c8:	4b40      	ldr	r3, [pc, #256]	@ (80076cc <xTaskIncrementTick+0x154>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a3e      	ldr	r2, [pc, #248]	@ (80076c8 <xTaskIncrementTick+0x150>)
 80075ce:	6013      	str	r3, [r2, #0]
 80075d0:	4a3e      	ldr	r2, [pc, #248]	@ (80076cc <xTaskIncrementTick+0x154>)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	4b3e      	ldr	r3, [pc, #248]	@ (80076d0 <xTaskIncrementTick+0x158>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3301      	adds	r3, #1
 80075dc:	4a3c      	ldr	r2, [pc, #240]	@ (80076d0 <xTaskIncrementTick+0x158>)
 80075de:	6013      	str	r3, [r2, #0]
 80075e0:	f000 fad4 	bl	8007b8c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80075e4:	4b3b      	ldr	r3, [pc, #236]	@ (80076d4 <xTaskIncrementTick+0x15c>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	693a      	ldr	r2, [r7, #16]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d349      	bcc.n	8007682 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075ee:	4b36      	ldr	r3, [pc, #216]	@ (80076c8 <xTaskIncrementTick+0x150>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d104      	bne.n	8007602 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075f8:	4b36      	ldr	r3, [pc, #216]	@ (80076d4 <xTaskIncrementTick+0x15c>)
 80075fa:	f04f 32ff 	mov.w	r2, #4294967295
 80075fe:	601a      	str	r2, [r3, #0]
					break;
 8007600:	e03f      	b.n	8007682 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007602:	4b31      	ldr	r3, [pc, #196]	@ (80076c8 <xTaskIncrementTick+0x150>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	429a      	cmp	r2, r3
 8007618:	d203      	bcs.n	8007622 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800761a:	4a2e      	ldr	r2, [pc, #184]	@ (80076d4 <xTaskIncrementTick+0x15c>)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007620:	e02f      	b.n	8007682 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	3304      	adds	r3, #4
 8007626:	4618      	mov	r0, r3
 8007628:	f7fe fb86 	bl	8005d38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007630:	2b00      	cmp	r3, #0
 8007632:	d004      	beq.n	800763e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	3318      	adds	r3, #24
 8007638:	4618      	mov	r0, r3
 800763a:	f7fe fb7d 	bl	8005d38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007642:	4b25      	ldr	r3, [pc, #148]	@ (80076d8 <xTaskIncrementTick+0x160>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	429a      	cmp	r2, r3
 8007648:	d903      	bls.n	8007652 <xTaskIncrementTick+0xda>
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800764e:	4a22      	ldr	r2, [pc, #136]	@ (80076d8 <xTaskIncrementTick+0x160>)
 8007650:	6013      	str	r3, [r2, #0]
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007656:	4613      	mov	r3, r2
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	4413      	add	r3, r2
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	4a1f      	ldr	r2, [pc, #124]	@ (80076dc <xTaskIncrementTick+0x164>)
 8007660:	441a      	add	r2, r3
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	3304      	adds	r3, #4
 8007666:	4619      	mov	r1, r3
 8007668:	4610      	mov	r0, r2
 800766a:	f7fe fb08 	bl	8005c7e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007672:	4b1b      	ldr	r3, [pc, #108]	@ (80076e0 <xTaskIncrementTick+0x168>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007678:	429a      	cmp	r2, r3
 800767a:	d3b8      	bcc.n	80075ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800767c:	2301      	movs	r3, #1
 800767e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007680:	e7b5      	b.n	80075ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007682:	4b17      	ldr	r3, [pc, #92]	@ (80076e0 <xTaskIncrementTick+0x168>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007688:	4914      	ldr	r1, [pc, #80]	@ (80076dc <xTaskIncrementTick+0x164>)
 800768a:	4613      	mov	r3, r2
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	4413      	add	r3, r2
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	440b      	add	r3, r1
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d901      	bls.n	800769e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800769a:	2301      	movs	r3, #1
 800769c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800769e:	4b11      	ldr	r3, [pc, #68]	@ (80076e4 <xTaskIncrementTick+0x16c>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d007      	beq.n	80076b6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80076a6:	2301      	movs	r3, #1
 80076a8:	617b      	str	r3, [r7, #20]
 80076aa:	e004      	b.n	80076b6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80076ac:	4b0e      	ldr	r3, [pc, #56]	@ (80076e8 <xTaskIncrementTick+0x170>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3301      	adds	r3, #1
 80076b2:	4a0d      	ldr	r2, [pc, #52]	@ (80076e8 <xTaskIncrementTick+0x170>)
 80076b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80076b6:	697b      	ldr	r3, [r7, #20]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3718      	adds	r7, #24
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}
 80076c0:	200014b0 	.word	0x200014b0
 80076c4:	2000148c 	.word	0x2000148c
 80076c8:	20001440 	.word	0x20001440
 80076cc:	20001444 	.word	0x20001444
 80076d0:	200014a0 	.word	0x200014a0
 80076d4:	200014a8 	.word	0x200014a8
 80076d8:	20001490 	.word	0x20001490
 80076dc:	20000fb8 	.word	0x20000fb8
 80076e0:	20000fb4 	.word	0x20000fb4
 80076e4:	2000149c 	.word	0x2000149c
 80076e8:	20001498 	.word	0x20001498

080076ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80076f2:	4b28      	ldr	r3, [pc, #160]	@ (8007794 <vTaskSwitchContext+0xa8>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d003      	beq.n	8007702 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80076fa:	4b27      	ldr	r3, [pc, #156]	@ (8007798 <vTaskSwitchContext+0xac>)
 80076fc:	2201      	movs	r2, #1
 80076fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007700:	e042      	b.n	8007788 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007702:	4b25      	ldr	r3, [pc, #148]	@ (8007798 <vTaskSwitchContext+0xac>)
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007708:	4b24      	ldr	r3, [pc, #144]	@ (800779c <vTaskSwitchContext+0xb0>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	60fb      	str	r3, [r7, #12]
 800770e:	e011      	b.n	8007734 <vTaskSwitchContext+0x48>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10b      	bne.n	800772e <vTaskSwitchContext+0x42>
	__asm volatile
 8007716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771a:	f383 8811 	msr	BASEPRI, r3
 800771e:	f3bf 8f6f 	isb	sy
 8007722:	f3bf 8f4f 	dsb	sy
 8007726:	607b      	str	r3, [r7, #4]
}
 8007728:	bf00      	nop
 800772a:	bf00      	nop
 800772c:	e7fd      	b.n	800772a <vTaskSwitchContext+0x3e>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3b01      	subs	r3, #1
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	491a      	ldr	r1, [pc, #104]	@ (80077a0 <vTaskSwitchContext+0xb4>)
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	4613      	mov	r3, r2
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	4413      	add	r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	440b      	add	r3, r1
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d0e3      	beq.n	8007710 <vTaskSwitchContext+0x24>
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	4613      	mov	r3, r2
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	4413      	add	r3, r2
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	4a13      	ldr	r2, [pc, #76]	@ (80077a0 <vTaskSwitchContext+0xb4>)
 8007754:	4413      	add	r3, r2
 8007756:	60bb      	str	r3, [r7, #8]
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	605a      	str	r2, [r3, #4]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	685a      	ldr	r2, [r3, #4]
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	3308      	adds	r3, #8
 800776a:	429a      	cmp	r2, r3
 800776c:	d104      	bne.n	8007778 <vTaskSwitchContext+0x8c>
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	685a      	ldr	r2, [r3, #4]
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	605a      	str	r2, [r3, #4]
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	68db      	ldr	r3, [r3, #12]
 800777e:	4a09      	ldr	r2, [pc, #36]	@ (80077a4 <vTaskSwitchContext+0xb8>)
 8007780:	6013      	str	r3, [r2, #0]
 8007782:	4a06      	ldr	r2, [pc, #24]	@ (800779c <vTaskSwitchContext+0xb0>)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6013      	str	r3, [r2, #0]
}
 8007788:	bf00      	nop
 800778a:	3714      	adds	r7, #20
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr
 8007794:	200014b0 	.word	0x200014b0
 8007798:	2000149c 	.word	0x2000149c
 800779c:	20001490 	.word	0x20001490
 80077a0:	20000fb8 	.word	0x20000fb8
 80077a4:	20000fb4 	.word	0x20000fb4

080077a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b084      	sub	sp, #16
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d10b      	bne.n	80077d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80077b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077bc:	f383 8811 	msr	BASEPRI, r3
 80077c0:	f3bf 8f6f 	isb	sy
 80077c4:	f3bf 8f4f 	dsb	sy
 80077c8:	60fb      	str	r3, [r7, #12]
}
 80077ca:	bf00      	nop
 80077cc:	bf00      	nop
 80077ce:	e7fd      	b.n	80077cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80077d0:	4b07      	ldr	r3, [pc, #28]	@ (80077f0 <vTaskPlaceOnEventList+0x48>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	3318      	adds	r3, #24
 80077d6:	4619      	mov	r1, r3
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f7fe fa74 	bl	8005cc6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80077de:	2101      	movs	r1, #1
 80077e0:	6838      	ldr	r0, [r7, #0]
 80077e2:	f000 fb91 	bl	8007f08 <prvAddCurrentTaskToDelayedList>
}
 80077e6:	bf00      	nop
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop
 80077f0:	20000fb4 	.word	0x20000fb4

080077f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10b      	bne.n	800781e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	617b      	str	r3, [r7, #20]
}
 8007818:	bf00      	nop
 800781a:	bf00      	nop
 800781c:	e7fd      	b.n	800781a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800781e:	4b0a      	ldr	r3, [pc, #40]	@ (8007848 <vTaskPlaceOnEventListRestricted+0x54>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	3318      	adds	r3, #24
 8007824:	4619      	mov	r1, r3
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f7fe fa29 	bl	8005c7e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d002      	beq.n	8007838 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007832:	f04f 33ff 	mov.w	r3, #4294967295
 8007836:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007838:	6879      	ldr	r1, [r7, #4]
 800783a:	68b8      	ldr	r0, [r7, #8]
 800783c:	f000 fb64 	bl	8007f08 <prvAddCurrentTaskToDelayedList>
	}
 8007840:	bf00      	nop
 8007842:	3718      	adds	r7, #24
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	20000fb4 	.word	0x20000fb4

0800784c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	68db      	ldr	r3, [r3, #12]
 800785a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10b      	bne.n	800787a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007866:	f383 8811 	msr	BASEPRI, r3
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	f3bf 8f4f 	dsb	sy
 8007872:	60fb      	str	r3, [r7, #12]
}
 8007874:	bf00      	nop
 8007876:	bf00      	nop
 8007878:	e7fd      	b.n	8007876 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	3318      	adds	r3, #24
 800787e:	4618      	mov	r0, r3
 8007880:	f7fe fa5a 	bl	8005d38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007884:	4b1d      	ldr	r3, [pc, #116]	@ (80078fc <xTaskRemoveFromEventList+0xb0>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d11d      	bne.n	80078c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	3304      	adds	r3, #4
 8007890:	4618      	mov	r0, r3
 8007892:	f7fe fa51 	bl	8005d38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800789a:	4b19      	ldr	r3, [pc, #100]	@ (8007900 <xTaskRemoveFromEventList+0xb4>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d903      	bls.n	80078aa <xTaskRemoveFromEventList+0x5e>
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078a6:	4a16      	ldr	r2, [pc, #88]	@ (8007900 <xTaskRemoveFromEventList+0xb4>)
 80078a8:	6013      	str	r3, [r2, #0]
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ae:	4613      	mov	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	4413      	add	r3, r2
 80078b4:	009b      	lsls	r3, r3, #2
 80078b6:	4a13      	ldr	r2, [pc, #76]	@ (8007904 <xTaskRemoveFromEventList+0xb8>)
 80078b8:	441a      	add	r2, r3
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	3304      	adds	r3, #4
 80078be:	4619      	mov	r1, r3
 80078c0:	4610      	mov	r0, r2
 80078c2:	f7fe f9dc 	bl	8005c7e <vListInsertEnd>
 80078c6:	e005      	b.n	80078d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	3318      	adds	r3, #24
 80078cc:	4619      	mov	r1, r3
 80078ce:	480e      	ldr	r0, [pc, #56]	@ (8007908 <xTaskRemoveFromEventList+0xbc>)
 80078d0:	f7fe f9d5 	bl	8005c7e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d8:	4b0c      	ldr	r3, [pc, #48]	@ (800790c <xTaskRemoveFromEventList+0xc0>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078de:	429a      	cmp	r2, r3
 80078e0:	d905      	bls.n	80078ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80078e2:	2301      	movs	r3, #1
 80078e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80078e6:	4b0a      	ldr	r3, [pc, #40]	@ (8007910 <xTaskRemoveFromEventList+0xc4>)
 80078e8:	2201      	movs	r2, #1
 80078ea:	601a      	str	r2, [r3, #0]
 80078ec:	e001      	b.n	80078f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80078ee:	2300      	movs	r3, #0
 80078f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80078f2:	697b      	ldr	r3, [r7, #20]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3718      	adds	r7, #24
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}
 80078fc:	200014b0 	.word	0x200014b0
 8007900:	20001490 	.word	0x20001490
 8007904:	20000fb8 	.word	0x20000fb8
 8007908:	20001448 	.word	0x20001448
 800790c:	20000fb4 	.word	0x20000fb4
 8007910:	2000149c 	.word	0x2000149c

08007914 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800791c:	4b06      	ldr	r3, [pc, #24]	@ (8007938 <vTaskInternalSetTimeOutState+0x24>)
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007924:	4b05      	ldr	r3, [pc, #20]	@ (800793c <vTaskInternalSetTimeOutState+0x28>)
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	605a      	str	r2, [r3, #4]
}
 800792c:	bf00      	nop
 800792e:	370c      	adds	r7, #12
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	200014a0 	.word	0x200014a0
 800793c:	2000148c 	.word	0x2000148c

08007940 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b088      	sub	sp, #32
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d10b      	bne.n	8007968 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	613b      	str	r3, [r7, #16]
}
 8007962:	bf00      	nop
 8007964:	bf00      	nop
 8007966:	e7fd      	b.n	8007964 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10b      	bne.n	8007986 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800796e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007972:	f383 8811 	msr	BASEPRI, r3
 8007976:	f3bf 8f6f 	isb	sy
 800797a:	f3bf 8f4f 	dsb	sy
 800797e:	60fb      	str	r3, [r7, #12]
}
 8007980:	bf00      	nop
 8007982:	bf00      	nop
 8007984:	e7fd      	b.n	8007982 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007986:	f000 ff9f 	bl	80088c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800798a:	4b1d      	ldr	r3, [pc, #116]	@ (8007a00 <xTaskCheckForTimeOut+0xc0>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	69ba      	ldr	r2, [r7, #24]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a2:	d102      	bne.n	80079aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	61fb      	str	r3, [r7, #28]
 80079a8:	e023      	b.n	80079f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	4b15      	ldr	r3, [pc, #84]	@ (8007a04 <xTaskCheckForTimeOut+0xc4>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d007      	beq.n	80079c6 <xTaskCheckForTimeOut+0x86>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	69ba      	ldr	r2, [r7, #24]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d302      	bcc.n	80079c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80079c0:	2301      	movs	r3, #1
 80079c2:	61fb      	str	r3, [r7, #28]
 80079c4:	e015      	b.n	80079f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	697a      	ldr	r2, [r7, #20]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d20b      	bcs.n	80079e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	1ad2      	subs	r2, r2, r3
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f7ff ff99 	bl	8007914 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80079e2:	2300      	movs	r3, #0
 80079e4:	61fb      	str	r3, [r7, #28]
 80079e6:	e004      	b.n	80079f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2200      	movs	r2, #0
 80079ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80079ee:	2301      	movs	r3, #1
 80079f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80079f2:	f000 ff9b 	bl	800892c <vPortExitCritical>

	return xReturn;
 80079f6:	69fb      	ldr	r3, [r7, #28]
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3720      	adds	r7, #32
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}
 8007a00:	2000148c 	.word	0x2000148c
 8007a04:	200014a0 	.word	0x200014a0

08007a08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007a08:	b480      	push	{r7}
 8007a0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007a0c:	4b03      	ldr	r3, [pc, #12]	@ (8007a1c <vTaskMissedYield+0x14>)
 8007a0e:	2201      	movs	r2, #1
 8007a10:	601a      	str	r2, [r3, #0]
}
 8007a12:	bf00      	nop
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	2000149c 	.word	0x2000149c

08007a20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b082      	sub	sp, #8
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a28:	f000 f852 	bl	8007ad0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a2c:	4b06      	ldr	r3, [pc, #24]	@ (8007a48 <prvIdleTask+0x28>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d9f9      	bls.n	8007a28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a34:	4b05      	ldr	r3, [pc, #20]	@ (8007a4c <prvIdleTask+0x2c>)
 8007a36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a3a:	601a      	str	r2, [r3, #0]
 8007a3c:	f3bf 8f4f 	dsb	sy
 8007a40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a44:	e7f0      	b.n	8007a28 <prvIdleTask+0x8>
 8007a46:	bf00      	nop
 8007a48:	20000fb8 	.word	0x20000fb8
 8007a4c:	e000ed04 	.word	0xe000ed04

08007a50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b082      	sub	sp, #8
 8007a54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a56:	2300      	movs	r3, #0
 8007a58:	607b      	str	r3, [r7, #4]
 8007a5a:	e00c      	b.n	8007a76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	4613      	mov	r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	4413      	add	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4a12      	ldr	r2, [pc, #72]	@ (8007ab0 <prvInitialiseTaskLists+0x60>)
 8007a68:	4413      	add	r3, r2
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7fe f8da 	bl	8005c24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	3301      	adds	r3, #1
 8007a74:	607b      	str	r3, [r7, #4]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2b37      	cmp	r3, #55	@ 0x37
 8007a7a:	d9ef      	bls.n	8007a5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a7c:	480d      	ldr	r0, [pc, #52]	@ (8007ab4 <prvInitialiseTaskLists+0x64>)
 8007a7e:	f7fe f8d1 	bl	8005c24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a82:	480d      	ldr	r0, [pc, #52]	@ (8007ab8 <prvInitialiseTaskLists+0x68>)
 8007a84:	f7fe f8ce 	bl	8005c24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a88:	480c      	ldr	r0, [pc, #48]	@ (8007abc <prvInitialiseTaskLists+0x6c>)
 8007a8a:	f7fe f8cb 	bl	8005c24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a8e:	480c      	ldr	r0, [pc, #48]	@ (8007ac0 <prvInitialiseTaskLists+0x70>)
 8007a90:	f7fe f8c8 	bl	8005c24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a94:	480b      	ldr	r0, [pc, #44]	@ (8007ac4 <prvInitialiseTaskLists+0x74>)
 8007a96:	f7fe f8c5 	bl	8005c24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac8 <prvInitialiseTaskLists+0x78>)
 8007a9c:	4a05      	ldr	r2, [pc, #20]	@ (8007ab4 <prvInitialiseTaskLists+0x64>)
 8007a9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8007acc <prvInitialiseTaskLists+0x7c>)
 8007aa2:	4a05      	ldr	r2, [pc, #20]	@ (8007ab8 <prvInitialiseTaskLists+0x68>)
 8007aa4:	601a      	str	r2, [r3, #0]
}
 8007aa6:	bf00      	nop
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	20000fb8 	.word	0x20000fb8
 8007ab4:	20001418 	.word	0x20001418
 8007ab8:	2000142c 	.word	0x2000142c
 8007abc:	20001448 	.word	0x20001448
 8007ac0:	2000145c 	.word	0x2000145c
 8007ac4:	20001474 	.word	0x20001474
 8007ac8:	20001440 	.word	0x20001440
 8007acc:	20001444 	.word	0x20001444

08007ad0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ad6:	e019      	b.n	8007b0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ad8:	f000 fef6 	bl	80088c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007adc:	4b10      	ldr	r3, [pc, #64]	@ (8007b20 <prvCheckTasksWaitingTermination+0x50>)
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	3304      	adds	r3, #4
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f7fe f925 	bl	8005d38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007aee:	4b0d      	ldr	r3, [pc, #52]	@ (8007b24 <prvCheckTasksWaitingTermination+0x54>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	3b01      	subs	r3, #1
 8007af4:	4a0b      	ldr	r2, [pc, #44]	@ (8007b24 <prvCheckTasksWaitingTermination+0x54>)
 8007af6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007af8:	4b0b      	ldr	r3, [pc, #44]	@ (8007b28 <prvCheckTasksWaitingTermination+0x58>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	4a0a      	ldr	r2, [pc, #40]	@ (8007b28 <prvCheckTasksWaitingTermination+0x58>)
 8007b00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b02:	f000 ff13 	bl	800892c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f810 	bl	8007b2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b0c:	4b06      	ldr	r3, [pc, #24]	@ (8007b28 <prvCheckTasksWaitingTermination+0x58>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d1e1      	bne.n	8007ad8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}
 8007b1e:	bf00      	nop
 8007b20:	2000145c 	.word	0x2000145c
 8007b24:	20001488 	.word	0x20001488
 8007b28:	20001470 	.word	0x20001470

08007b2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d108      	bne.n	8007b50 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b42:	4618      	mov	r0, r3
 8007b44:	f001 f8b0 	bl	8008ca8 <vPortFree>
				vPortFree( pxTCB );
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f001 f8ad 	bl	8008ca8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b4e:	e019      	b.n	8007b84 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d103      	bne.n	8007b62 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f001 f8a4 	bl	8008ca8 <vPortFree>
	}
 8007b60:	e010      	b.n	8007b84 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d00b      	beq.n	8007b84 <prvDeleteTCB+0x58>
	__asm volatile
 8007b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b70:	f383 8811 	msr	BASEPRI, r3
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	f3bf 8f4f 	dsb	sy
 8007b7c:	60fb      	str	r3, [r7, #12]
}
 8007b7e:	bf00      	nop
 8007b80:	bf00      	nop
 8007b82:	e7fd      	b.n	8007b80 <prvDeleteTCB+0x54>
	}
 8007b84:	bf00      	nop
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b8c:	b480      	push	{r7}
 8007b8e:	b083      	sub	sp, #12
 8007b90:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b92:	4b0c      	ldr	r3, [pc, #48]	@ (8007bc4 <prvResetNextTaskUnblockTime+0x38>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d104      	bne.n	8007ba6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8007bc8 <prvResetNextTaskUnblockTime+0x3c>)
 8007b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ba4:	e008      	b.n	8007bb8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ba6:	4b07      	ldr	r3, [pc, #28]	@ (8007bc4 <prvResetNextTaskUnblockTime+0x38>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68db      	ldr	r3, [r3, #12]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	4a04      	ldr	r2, [pc, #16]	@ (8007bc8 <prvResetNextTaskUnblockTime+0x3c>)
 8007bb6:	6013      	str	r3, [r2, #0]
}
 8007bb8:	bf00      	nop
 8007bba:	370c      	adds	r7, #12
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	20001440 	.word	0x20001440
 8007bc8:	200014a8 	.word	0x200014a8

08007bcc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007bd2:	4b05      	ldr	r3, [pc, #20]	@ (8007be8 <xTaskGetCurrentTaskHandle+0x1c>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007bd8:	687b      	ldr	r3, [r7, #4]
	}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	370c      	adds	r7, #12
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	20000fb4 	.word	0x20000fb4

08007bec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8007c20 <xTaskGetSchedulerState+0x34>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d102      	bne.n	8007c00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	607b      	str	r3, [r7, #4]
 8007bfe:	e008      	b.n	8007c12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c00:	4b08      	ldr	r3, [pc, #32]	@ (8007c24 <xTaskGetSchedulerState+0x38>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d102      	bne.n	8007c0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c08:	2302      	movs	r3, #2
 8007c0a:	607b      	str	r3, [r7, #4]
 8007c0c:	e001      	b.n	8007c12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c12:	687b      	ldr	r3, [r7, #4]
	}
 8007c14:	4618      	mov	r0, r3
 8007c16:	370c      	adds	r7, #12
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr
 8007c20:	20001494 	.word	0x20001494
 8007c24:	200014b0 	.word	0x200014b0

08007c28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007c34:	2300      	movs	r3, #0
 8007c36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d051      	beq.n	8007ce2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c42:	4b2a      	ldr	r3, [pc, #168]	@ (8007cec <xTaskPriorityInherit+0xc4>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d241      	bcs.n	8007cd0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	699b      	ldr	r3, [r3, #24]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	db06      	blt.n	8007c62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c54:	4b25      	ldr	r3, [pc, #148]	@ (8007cec <xTaskPriorityInherit+0xc4>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	6959      	ldr	r1, [r3, #20]
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4413      	add	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4a1f      	ldr	r2, [pc, #124]	@ (8007cf0 <xTaskPriorityInherit+0xc8>)
 8007c74:	4413      	add	r3, r2
 8007c76:	4299      	cmp	r1, r3
 8007c78:	d122      	bne.n	8007cc0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	3304      	adds	r3, #4
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f7fe f85a 	bl	8005d38 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007c84:	4b19      	ldr	r3, [pc, #100]	@ (8007cec <xTaskPriorityInherit+0xc4>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c92:	4b18      	ldr	r3, [pc, #96]	@ (8007cf4 <xTaskPriorityInherit+0xcc>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d903      	bls.n	8007ca2 <xTaskPriorityInherit+0x7a>
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c9e:	4a15      	ldr	r2, [pc, #84]	@ (8007cf4 <xTaskPriorityInherit+0xcc>)
 8007ca0:	6013      	str	r3, [r2, #0]
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	4413      	add	r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4a10      	ldr	r2, [pc, #64]	@ (8007cf0 <xTaskPriorityInherit+0xc8>)
 8007cb0:	441a      	add	r2, r3
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	3304      	adds	r3, #4
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	4610      	mov	r0, r2
 8007cba:	f7fd ffe0 	bl	8005c7e <vListInsertEnd>
 8007cbe:	e004      	b.n	8007cca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8007cec <xTaskPriorityInherit+0xc4>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	60fb      	str	r3, [r7, #12]
 8007cce:	e008      	b.n	8007ce2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007cd4:	4b05      	ldr	r3, [pc, #20]	@ (8007cec <xTaskPriorityInherit+0xc4>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d201      	bcs.n	8007ce2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
	}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}
 8007cec:	20000fb4 	.word	0x20000fb4
 8007cf0:	20000fb8 	.word	0x20000fb8
 8007cf4:	20001490 	.word	0x20001490

08007cf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b086      	sub	sp, #24
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007d04:	2300      	movs	r3, #0
 8007d06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d058      	beq.n	8007dc0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8007dcc <xTaskPriorityDisinherit+0xd4>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d00b      	beq.n	8007d30 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1c:	f383 8811 	msr	BASEPRI, r3
 8007d20:	f3bf 8f6f 	isb	sy
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	60fb      	str	r3, [r7, #12]
}
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
 8007d2e:	e7fd      	b.n	8007d2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10b      	bne.n	8007d50 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d3c:	f383 8811 	msr	BASEPRI, r3
 8007d40:	f3bf 8f6f 	isb	sy
 8007d44:	f3bf 8f4f 	dsb	sy
 8007d48:	60bb      	str	r3, [r7, #8]
}
 8007d4a:	bf00      	nop
 8007d4c:	bf00      	nop
 8007d4e:	e7fd      	b.n	8007d4c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d54:	1e5a      	subs	r2, r3, #1
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d02c      	beq.n	8007dc0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d128      	bne.n	8007dc0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7fd ffe0 	bl	8005d38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d90:	4b0f      	ldr	r3, [pc, #60]	@ (8007dd0 <xTaskPriorityDisinherit+0xd8>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d903      	bls.n	8007da0 <xTaskPriorityDisinherit+0xa8>
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d9c:	4a0c      	ldr	r2, [pc, #48]	@ (8007dd0 <xTaskPriorityDisinherit+0xd8>)
 8007d9e:	6013      	str	r3, [r2, #0]
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007da4:	4613      	mov	r3, r2
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4413      	add	r3, r2
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	4a09      	ldr	r2, [pc, #36]	@ (8007dd4 <xTaskPriorityDisinherit+0xdc>)
 8007dae:	441a      	add	r2, r3
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	3304      	adds	r3, #4
 8007db4:	4619      	mov	r1, r3
 8007db6:	4610      	mov	r0, r2
 8007db8:	f7fd ff61 	bl	8005c7e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dc0:	697b      	ldr	r3, [r7, #20]
	}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3718      	adds	r7, #24
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20000fb4 	.word	0x20000fb4
 8007dd0:	20001490 	.word	0x20001490
 8007dd4:	20000fb8 	.word	0x20000fb8

08007dd8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b088      	sub	sp, #32
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007de6:	2301      	movs	r3, #1
 8007de8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d06c      	beq.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007df0:	69bb      	ldr	r3, [r7, #24]
 8007df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d10b      	bne.n	8007e10 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfc:	f383 8811 	msr	BASEPRI, r3
 8007e00:	f3bf 8f6f 	isb	sy
 8007e04:	f3bf 8f4f 	dsb	sy
 8007e08:	60fb      	str	r3, [r7, #12]
}
 8007e0a:	bf00      	nop
 8007e0c:	bf00      	nop
 8007e0e:	e7fd      	b.n	8007e0c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e14:	683a      	ldr	r2, [r7, #0]
 8007e16:	429a      	cmp	r2, r3
 8007e18:	d902      	bls.n	8007e20 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	61fb      	str	r3, [r7, #28]
 8007e1e:	e002      	b.n	8007e26 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e24:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e2a:	69fa      	ldr	r2, [r7, #28]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d04c      	beq.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d147      	bne.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007e3a:	4b26      	ldr	r3, [pc, #152]	@ (8007ed4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d10b      	bne.n	8007e5c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e48:	f383 8811 	msr	BASEPRI, r3
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f3bf 8f4f 	dsb	sy
 8007e54:	60bb      	str	r3, [r7, #8]
}
 8007e56:	bf00      	nop
 8007e58:	bf00      	nop
 8007e5a:	e7fd      	b.n	8007e58 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007e5c:	69bb      	ldr	r3, [r7, #24]
 8007e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e60:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	69fa      	ldr	r2, [r7, #28]
 8007e66:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	699b      	ldr	r3, [r3, #24]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	db04      	blt.n	8007e7a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	6959      	ldr	r1, [r3, #20]
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	4a13      	ldr	r2, [pc, #76]	@ (8007ed8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007e8a:	4413      	add	r3, r2
 8007e8c:	4299      	cmp	r1, r3
 8007e8e:	d11c      	bne.n	8007eca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	3304      	adds	r3, #4
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fd ff4f 	bl	8005d38 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007edc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d903      	bls.n	8007eae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eaa:	4a0c      	ldr	r2, [pc, #48]	@ (8007edc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007eac:	6013      	str	r3, [r2, #0]
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4a07      	ldr	r2, [pc, #28]	@ (8007ed8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007ebc:	441a      	add	r2, r3
 8007ebe:	69bb      	ldr	r3, [r7, #24]
 8007ec0:	3304      	adds	r3, #4
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	4610      	mov	r0, r2
 8007ec6:	f7fd feda 	bl	8005c7e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007eca:	bf00      	nop
 8007ecc:	3720      	adds	r7, #32
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	20000fb4 	.word	0x20000fb4
 8007ed8:	20000fb8 	.word	0x20000fb8
 8007edc:	20001490 	.word	0x20001490

08007ee0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007ee0:	b480      	push	{r7}
 8007ee2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007ee4:	4b07      	ldr	r3, [pc, #28]	@ (8007f04 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d004      	beq.n	8007ef6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007eec:	4b05      	ldr	r3, [pc, #20]	@ (8007f04 <pvTaskIncrementMutexHeldCount+0x24>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ef2:	3201      	adds	r2, #1
 8007ef4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007ef6:	4b03      	ldr	r3, [pc, #12]	@ (8007f04 <pvTaskIncrementMutexHeldCount+0x24>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
	}
 8007efa:	4618      	mov	r0, r3
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr
 8007f04:	20000fb4 	.word	0x20000fb4

08007f08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f12:	4b21      	ldr	r3, [pc, #132]	@ (8007f98 <prvAddCurrentTaskToDelayedList+0x90>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f18:	4b20      	ldr	r3, [pc, #128]	@ (8007f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7fd ff0a 	bl	8005d38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f2a:	d10a      	bne.n	8007f42 <prvAddCurrentTaskToDelayedList+0x3a>
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d007      	beq.n	8007f42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f32:	4b1a      	ldr	r3, [pc, #104]	@ (8007f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	3304      	adds	r3, #4
 8007f38:	4619      	mov	r1, r3
 8007f3a:	4819      	ldr	r0, [pc, #100]	@ (8007fa0 <prvAddCurrentTaskToDelayedList+0x98>)
 8007f3c:	f7fd fe9f 	bl	8005c7e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f40:	e026      	b.n	8007f90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f42:	68fa      	ldr	r2, [r7, #12]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4413      	add	r3, r2
 8007f48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f4a:	4b14      	ldr	r3, [pc, #80]	@ (8007f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68ba      	ldr	r2, [r7, #8]
 8007f50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007f52:	68ba      	ldr	r2, [r7, #8]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d209      	bcs.n	8007f6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f5a:	4b12      	ldr	r3, [pc, #72]	@ (8007fa4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8007f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	3304      	adds	r3, #4
 8007f64:	4619      	mov	r1, r3
 8007f66:	4610      	mov	r0, r2
 8007f68:	f7fd fead 	bl	8005cc6 <vListInsert>
}
 8007f6c:	e010      	b.n	8007f90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8007fa8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	4b0a      	ldr	r3, [pc, #40]	@ (8007f9c <prvAddCurrentTaskToDelayedList+0x94>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	3304      	adds	r3, #4
 8007f78:	4619      	mov	r1, r3
 8007f7a:	4610      	mov	r0, r2
 8007f7c:	f7fd fea3 	bl	8005cc6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f80:	4b0a      	ldr	r3, [pc, #40]	@ (8007fac <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68ba      	ldr	r2, [r7, #8]
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d202      	bcs.n	8007f90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007f8a:	4a08      	ldr	r2, [pc, #32]	@ (8007fac <prvAddCurrentTaskToDelayedList+0xa4>)
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	6013      	str	r3, [r2, #0]
}
 8007f90:	bf00      	nop
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}
 8007f98:	2000148c 	.word	0x2000148c
 8007f9c:	20000fb4 	.word	0x20000fb4
 8007fa0:	20001474 	.word	0x20001474
 8007fa4:	20001444 	.word	0x20001444
 8007fa8:	20001440 	.word	0x20001440
 8007fac:	200014a8 	.word	0x200014a8

08007fb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b08a      	sub	sp, #40	@ 0x28
 8007fb4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007fba:	f000 fb13 	bl	80085e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8008034 <xTimerCreateTimerTask+0x84>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d021      	beq.n	800800a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007fce:	1d3a      	adds	r2, r7, #4
 8007fd0:	f107 0108 	add.w	r1, r7, #8
 8007fd4:	f107 030c 	add.w	r3, r7, #12
 8007fd8:	4618      	mov	r0, r3
 8007fda:	f7fd fe09 	bl	8005bf0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007fde:	6879      	ldr	r1, [r7, #4]
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	9202      	str	r2, [sp, #8]
 8007fe6:	9301      	str	r3, [sp, #4]
 8007fe8:	2302      	movs	r3, #2
 8007fea:	9300      	str	r3, [sp, #0]
 8007fec:	2300      	movs	r3, #0
 8007fee:	460a      	mov	r2, r1
 8007ff0:	4911      	ldr	r1, [pc, #68]	@ (8008038 <xTimerCreateTimerTask+0x88>)
 8007ff2:	4812      	ldr	r0, [pc, #72]	@ (800803c <xTimerCreateTimerTask+0x8c>)
 8007ff4:	f7fe ffae 	bl	8006f54 <xTaskCreateStatic>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	4a11      	ldr	r2, [pc, #68]	@ (8008040 <xTimerCreateTimerTask+0x90>)
 8007ffc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007ffe:	4b10      	ldr	r3, [pc, #64]	@ (8008040 <xTimerCreateTimerTask+0x90>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008006:	2301      	movs	r3, #1
 8008008:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10b      	bne.n	8008028 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008014:	f383 8811 	msr	BASEPRI, r3
 8008018:	f3bf 8f6f 	isb	sy
 800801c:	f3bf 8f4f 	dsb	sy
 8008020:	613b      	str	r3, [r7, #16]
}
 8008022:	bf00      	nop
 8008024:	bf00      	nop
 8008026:	e7fd      	b.n	8008024 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008028:	697b      	ldr	r3, [r7, #20]
}
 800802a:	4618      	mov	r0, r3
 800802c:	3718      	adds	r7, #24
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	200014e4 	.word	0x200014e4
 8008038:	0800bcac 	.word	0x0800bcac
 800803c:	0800817d 	.word	0x0800817d
 8008040:	200014e8 	.word	0x200014e8

08008044 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b08a      	sub	sp, #40	@ 0x28
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	607a      	str	r2, [r7, #4]
 8008050:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008052:	2300      	movs	r3, #0
 8008054:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d10b      	bne.n	8008074 <xTimerGenericCommand+0x30>
	__asm volatile
 800805c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008060:	f383 8811 	msr	BASEPRI, r3
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	623b      	str	r3, [r7, #32]
}
 800806e:	bf00      	nop
 8008070:	bf00      	nop
 8008072:	e7fd      	b.n	8008070 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008074:	4b19      	ldr	r3, [pc, #100]	@ (80080dc <xTimerGenericCommand+0x98>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d02a      	beq.n	80080d2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	2b05      	cmp	r3, #5
 800808c:	dc18      	bgt.n	80080c0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800808e:	f7ff fdad 	bl	8007bec <xTaskGetSchedulerState>
 8008092:	4603      	mov	r3, r0
 8008094:	2b02      	cmp	r3, #2
 8008096:	d109      	bne.n	80080ac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008098:	4b10      	ldr	r3, [pc, #64]	@ (80080dc <xTimerGenericCommand+0x98>)
 800809a:	6818      	ldr	r0, [r3, #0]
 800809c:	f107 0110 	add.w	r1, r7, #16
 80080a0:	2300      	movs	r3, #0
 80080a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080a4:	f7fe f8de 	bl	8006264 <xQueueGenericSend>
 80080a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80080aa:	e012      	b.n	80080d2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80080ac:	4b0b      	ldr	r3, [pc, #44]	@ (80080dc <xTimerGenericCommand+0x98>)
 80080ae:	6818      	ldr	r0, [r3, #0]
 80080b0:	f107 0110 	add.w	r1, r7, #16
 80080b4:	2300      	movs	r3, #0
 80080b6:	2200      	movs	r2, #0
 80080b8:	f7fe f8d4 	bl	8006264 <xQueueGenericSend>
 80080bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80080be:	e008      	b.n	80080d2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80080c0:	4b06      	ldr	r3, [pc, #24]	@ (80080dc <xTimerGenericCommand+0x98>)
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	f107 0110 	add.w	r1, r7, #16
 80080c8:	2300      	movs	r3, #0
 80080ca:	683a      	ldr	r2, [r7, #0]
 80080cc:	f7fe f9cc 	bl	8006468 <xQueueGenericSendFromISR>
 80080d0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80080d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3728      	adds	r7, #40	@ 0x28
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	200014e4 	.word	0x200014e4

080080e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b088      	sub	sp, #32
 80080e4:	af02      	add	r7, sp, #8
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080ea:	4b23      	ldr	r3, [pc, #140]	@ (8008178 <prvProcessExpiredTimer+0x98>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	68db      	ldr	r3, [r3, #12]
 80080f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	3304      	adds	r3, #4
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7fd fe1d 	bl	8005d38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008104:	f003 0304 	and.w	r3, r3, #4
 8008108:	2b00      	cmp	r3, #0
 800810a:	d023      	beq.n	8008154 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	699a      	ldr	r2, [r3, #24]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	18d1      	adds	r1, r2, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	683a      	ldr	r2, [r7, #0]
 8008118:	6978      	ldr	r0, [r7, #20]
 800811a:	f000 f8d5 	bl	80082c8 <prvInsertTimerInActiveList>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d020      	beq.n	8008166 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008124:	2300      	movs	r3, #0
 8008126:	9300      	str	r3, [sp, #0]
 8008128:	2300      	movs	r3, #0
 800812a:	687a      	ldr	r2, [r7, #4]
 800812c:	2100      	movs	r1, #0
 800812e:	6978      	ldr	r0, [r7, #20]
 8008130:	f7ff ff88 	bl	8008044 <xTimerGenericCommand>
 8008134:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d114      	bne.n	8008166 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800813c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008140:	f383 8811 	msr	BASEPRI, r3
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	60fb      	str	r3, [r7, #12]
}
 800814e:	bf00      	nop
 8008150:	bf00      	nop
 8008152:	e7fd      	b.n	8008150 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800815a:	f023 0301 	bic.w	r3, r3, #1
 800815e:	b2da      	uxtb	r2, r3
 8008160:	697b      	ldr	r3, [r7, #20]
 8008162:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	6a1b      	ldr	r3, [r3, #32]
 800816a:	6978      	ldr	r0, [r7, #20]
 800816c:	4798      	blx	r3
}
 800816e:	bf00      	nop
 8008170:	3718      	adds	r7, #24
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	200014dc 	.word	0x200014dc

0800817c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008184:	f107 0308 	add.w	r3, r7, #8
 8008188:	4618      	mov	r0, r3
 800818a:	f000 f859 	bl	8008240 <prvGetNextExpireTime>
 800818e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	4619      	mov	r1, r3
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	f000 f805 	bl	80081a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800819a:	f000 f8d7 	bl	800834c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800819e:	bf00      	nop
 80081a0:	e7f0      	b.n	8008184 <prvTimerTask+0x8>
	...

080081a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80081ae:	f7ff f915 	bl	80073dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80081b2:	f107 0308 	add.w	r3, r7, #8
 80081b6:	4618      	mov	r0, r3
 80081b8:	f000 f866 	bl	8008288 <prvSampleTimeNow>
 80081bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80081be:	68bb      	ldr	r3, [r7, #8]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d130      	bne.n	8008226 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10a      	bne.n	80081e0 <prvProcessTimerOrBlockTask+0x3c>
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d806      	bhi.n	80081e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80081d2:	f7ff f911 	bl	80073f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80081d6:	68f9      	ldr	r1, [r7, #12]
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f7ff ff81 	bl	80080e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80081de:	e024      	b.n	800822a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d008      	beq.n	80081f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80081e6:	4b13      	ldr	r3, [pc, #76]	@ (8008234 <prvProcessTimerOrBlockTask+0x90>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <prvProcessTimerOrBlockTask+0x50>
 80081f0:	2301      	movs	r3, #1
 80081f2:	e000      	b.n	80081f6 <prvProcessTimerOrBlockTask+0x52>
 80081f4:	2300      	movs	r3, #0
 80081f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80081f8:	4b0f      	ldr	r3, [pc, #60]	@ (8008238 <prvProcessTimerOrBlockTask+0x94>)
 80081fa:	6818      	ldr	r0, [r3, #0]
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	1ad3      	subs	r3, r2, r3
 8008202:	683a      	ldr	r2, [r7, #0]
 8008204:	4619      	mov	r1, r3
 8008206:	f7fe fe71 	bl	8006eec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800820a:	f7ff f8f5 	bl	80073f8 <xTaskResumeAll>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d10a      	bne.n	800822a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008214:	4b09      	ldr	r3, [pc, #36]	@ (800823c <prvProcessTimerOrBlockTask+0x98>)
 8008216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800821a:	601a      	str	r2, [r3, #0]
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	f3bf 8f6f 	isb	sy
}
 8008224:	e001      	b.n	800822a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008226:	f7ff f8e7 	bl	80073f8 <xTaskResumeAll>
}
 800822a:	bf00      	nop
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	200014e0 	.word	0x200014e0
 8008238:	200014e4 	.word	0x200014e4
 800823c:	e000ed04 	.word	0xe000ed04

08008240 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008240:	b480      	push	{r7}
 8008242:	b085      	sub	sp, #20
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008248:	4b0e      	ldr	r3, [pc, #56]	@ (8008284 <prvGetNextExpireTime+0x44>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d101      	bne.n	8008256 <prvGetNextExpireTime+0x16>
 8008252:	2201      	movs	r2, #1
 8008254:	e000      	b.n	8008258 <prvGetNextExpireTime+0x18>
 8008256:	2200      	movs	r2, #0
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d105      	bne.n	8008270 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008264:	4b07      	ldr	r3, [pc, #28]	@ (8008284 <prvGetNextExpireTime+0x44>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68db      	ldr	r3, [r3, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	60fb      	str	r3, [r7, #12]
 800826e:	e001      	b.n	8008274 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008270:	2300      	movs	r3, #0
 8008272:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008274:	68fb      	ldr	r3, [r7, #12]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3714      	adds	r7, #20
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr
 8008282:	bf00      	nop
 8008284:	200014dc 	.word	0x200014dc

08008288 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008290:	f7ff f950 	bl	8007534 <xTaskGetTickCount>
 8008294:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008296:	4b0b      	ldr	r3, [pc, #44]	@ (80082c4 <prvSampleTimeNow+0x3c>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	429a      	cmp	r2, r3
 800829e:	d205      	bcs.n	80082ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80082a0:	f000 f93a 	bl	8008518 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	601a      	str	r2, [r3, #0]
 80082aa:	e002      	b.n	80082b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80082b2:	4a04      	ldr	r2, [pc, #16]	@ (80082c4 <prvSampleTimeNow+0x3c>)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80082b8:	68fb      	ldr	r3, [r7, #12]
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
 80082c2:	bf00      	nop
 80082c4:	200014ec 	.word	0x200014ec

080082c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b086      	sub	sp, #24
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	60f8      	str	r0, [r7, #12]
 80082d0:	60b9      	str	r1, [r7, #8]
 80082d2:	607a      	str	r2, [r7, #4]
 80082d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80082d6:	2300      	movs	r3, #0
 80082d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d812      	bhi.n	8008314 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	1ad2      	subs	r2, r2, r3
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	699b      	ldr	r3, [r3, #24]
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d302      	bcc.n	8008302 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80082fc:	2301      	movs	r3, #1
 80082fe:	617b      	str	r3, [r7, #20]
 8008300:	e01b      	b.n	800833a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008302:	4b10      	ldr	r3, [pc, #64]	@ (8008344 <prvInsertTimerInActiveList+0x7c>)
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	3304      	adds	r3, #4
 800830a:	4619      	mov	r1, r3
 800830c:	4610      	mov	r0, r2
 800830e:	f7fd fcda 	bl	8005cc6 <vListInsert>
 8008312:	e012      	b.n	800833a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008314:	687a      	ldr	r2, [r7, #4]
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	429a      	cmp	r2, r3
 800831a:	d206      	bcs.n	800832a <prvInsertTimerInActiveList+0x62>
 800831c:	68ba      	ldr	r2, [r7, #8]
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	429a      	cmp	r2, r3
 8008322:	d302      	bcc.n	800832a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008324:	2301      	movs	r3, #1
 8008326:	617b      	str	r3, [r7, #20]
 8008328:	e007      	b.n	800833a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800832a:	4b07      	ldr	r3, [pc, #28]	@ (8008348 <prvInsertTimerInActiveList+0x80>)
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	3304      	adds	r3, #4
 8008332:	4619      	mov	r1, r3
 8008334:	4610      	mov	r0, r2
 8008336:	f7fd fcc6 	bl	8005cc6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800833a:	697b      	ldr	r3, [r7, #20]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3718      	adds	r7, #24
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	200014e0 	.word	0x200014e0
 8008348:	200014dc 	.word	0x200014dc

0800834c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b08e      	sub	sp, #56	@ 0x38
 8008350:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008352:	e0ce      	b.n	80084f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	da19      	bge.n	800838e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800835a:	1d3b      	adds	r3, r7, #4
 800835c:	3304      	adds	r3, #4
 800835e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d10b      	bne.n	800837e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800836a:	f383 8811 	msr	BASEPRI, r3
 800836e:	f3bf 8f6f 	isb	sy
 8008372:	f3bf 8f4f 	dsb	sy
 8008376:	61fb      	str	r3, [r7, #28]
}
 8008378:	bf00      	nop
 800837a:	bf00      	nop
 800837c:	e7fd      	b.n	800837a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800837e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008384:	6850      	ldr	r0, [r2, #4]
 8008386:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008388:	6892      	ldr	r2, [r2, #8]
 800838a:	4611      	mov	r1, r2
 800838c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2b00      	cmp	r3, #0
 8008392:	f2c0 80ae 	blt.w	80084f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800839a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800839c:	695b      	ldr	r3, [r3, #20]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d004      	beq.n	80083ac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083a4:	3304      	adds	r3, #4
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7fd fcc6 	bl	8005d38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80083ac:	463b      	mov	r3, r7
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7ff ff6a 	bl	8008288 <prvSampleTimeNow>
 80083b4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b09      	cmp	r3, #9
 80083ba:	f200 8097 	bhi.w	80084ec <prvProcessReceivedCommands+0x1a0>
 80083be:	a201      	add	r2, pc, #4	@ (adr r2, 80083c4 <prvProcessReceivedCommands+0x78>)
 80083c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c4:	080083ed 	.word	0x080083ed
 80083c8:	080083ed 	.word	0x080083ed
 80083cc:	080083ed 	.word	0x080083ed
 80083d0:	08008463 	.word	0x08008463
 80083d4:	08008477 	.word	0x08008477
 80083d8:	080084c3 	.word	0x080084c3
 80083dc:	080083ed 	.word	0x080083ed
 80083e0:	080083ed 	.word	0x080083ed
 80083e4:	08008463 	.word	0x08008463
 80083e8:	08008477 	.word	0x08008477
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80083ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80083f2:	f043 0301 	orr.w	r3, r3, #1
 80083f6:	b2da      	uxtb	r2, r3
 80083f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80083fe:	68ba      	ldr	r2, [r7, #8]
 8008400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008402:	699b      	ldr	r3, [r3, #24]
 8008404:	18d1      	adds	r1, r2, r3
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800840a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800840c:	f7ff ff5c 	bl	80082c8 <prvInsertTimerInActiveList>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d06c      	beq.n	80084f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008418:	6a1b      	ldr	r3, [r3, #32]
 800841a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800841c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800841e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008420:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008424:	f003 0304 	and.w	r3, r3, #4
 8008428:	2b00      	cmp	r3, #0
 800842a:	d061      	beq.n	80084f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	441a      	add	r2, r3
 8008434:	2300      	movs	r3, #0
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	2300      	movs	r3, #0
 800843a:	2100      	movs	r1, #0
 800843c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800843e:	f7ff fe01 	bl	8008044 <xTimerGenericCommand>
 8008442:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d152      	bne.n	80084f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	61bb      	str	r3, [r7, #24]
}
 800845c:	bf00      	nop
 800845e:	bf00      	nop
 8008460:	e7fd      	b.n	800845e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008468:	f023 0301 	bic.w	r3, r3, #1
 800846c:	b2da      	uxtb	r2, r3
 800846e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008470:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008474:	e03d      	b.n	80084f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008478:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800847c:	f043 0301 	orr.w	r3, r3, #1
 8008480:	b2da      	uxtb	r2, r3
 8008482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008484:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800848c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800848e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d10b      	bne.n	80084ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849a:	f383 8811 	msr	BASEPRI, r3
 800849e:	f3bf 8f6f 	isb	sy
 80084a2:	f3bf 8f4f 	dsb	sy
 80084a6:	617b      	str	r3, [r7, #20]
}
 80084a8:	bf00      	nop
 80084aa:	bf00      	nop
 80084ac:	e7fd      	b.n	80084aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80084ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084b0:	699a      	ldr	r2, [r3, #24]
 80084b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b4:	18d1      	adds	r1, r2, r3
 80084b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084bc:	f7ff ff04 	bl	80082c8 <prvInsertTimerInActiveList>
					break;
 80084c0:	e017      	b.n	80084f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80084c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084c8:	f003 0302 	and.w	r3, r3, #2
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d103      	bne.n	80084d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80084d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084d2:	f000 fbe9 	bl	8008ca8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80084d6:	e00c      	b.n	80084f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80084de:	f023 0301 	bic.w	r3, r3, #1
 80084e2:	b2da      	uxtb	r2, r3
 80084e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80084ea:	e002      	b.n	80084f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80084ec:	bf00      	nop
 80084ee:	e000      	b.n	80084f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80084f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80084f2:	4b08      	ldr	r3, [pc, #32]	@ (8008514 <prvProcessReceivedCommands+0x1c8>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	1d39      	adds	r1, r7, #4
 80084f8:	2200      	movs	r2, #0
 80084fa:	4618      	mov	r0, r3
 80084fc:	f7fe f8e2 	bl	80066c4 <xQueueReceive>
 8008500:	4603      	mov	r3, r0
 8008502:	2b00      	cmp	r3, #0
 8008504:	f47f af26 	bne.w	8008354 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008508:	bf00      	nop
 800850a:	bf00      	nop
 800850c:	3730      	adds	r7, #48	@ 0x30
 800850e:	46bd      	mov	sp, r7
 8008510:	bd80      	pop	{r7, pc}
 8008512:	bf00      	nop
 8008514:	200014e4 	.word	0x200014e4

08008518 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b088      	sub	sp, #32
 800851c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800851e:	e049      	b.n	80085b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008520:	4b2e      	ldr	r3, [pc, #184]	@ (80085dc <prvSwitchTimerLists+0xc4>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68db      	ldr	r3, [r3, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800852a:	4b2c      	ldr	r3, [pc, #176]	@ (80085dc <prvSwitchTimerLists+0xc4>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	3304      	adds	r3, #4
 8008538:	4618      	mov	r0, r3
 800853a:	f7fd fbfd 	bl	8005d38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6a1b      	ldr	r3, [r3, #32]
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800854c:	f003 0304 	and.w	r3, r3, #4
 8008550:	2b00      	cmp	r3, #0
 8008552:	d02f      	beq.n	80085b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	693a      	ldr	r2, [r7, #16]
 800855a:	4413      	add	r3, r2
 800855c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800855e:	68ba      	ldr	r2, [r7, #8]
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	429a      	cmp	r2, r3
 8008564:	d90e      	bls.n	8008584 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	68fa      	ldr	r2, [r7, #12]
 8008570:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008572:	4b1a      	ldr	r3, [pc, #104]	@ (80085dc <prvSwitchTimerLists+0xc4>)
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	3304      	adds	r3, #4
 800857a:	4619      	mov	r1, r3
 800857c:	4610      	mov	r0, r2
 800857e:	f7fd fba2 	bl	8005cc6 <vListInsert>
 8008582:	e017      	b.n	80085b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008584:	2300      	movs	r3, #0
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	2300      	movs	r3, #0
 800858a:	693a      	ldr	r2, [r7, #16]
 800858c:	2100      	movs	r1, #0
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f7ff fd58 	bl	8008044 <xTimerGenericCommand>
 8008594:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d10b      	bne.n	80085b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800859c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	603b      	str	r3, [r7, #0]
}
 80085ae:	bf00      	nop
 80085b0:	bf00      	nop
 80085b2:	e7fd      	b.n	80085b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085b4:	4b09      	ldr	r3, [pc, #36]	@ (80085dc <prvSwitchTimerLists+0xc4>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1b0      	bne.n	8008520 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80085be:	4b07      	ldr	r3, [pc, #28]	@ (80085dc <prvSwitchTimerLists+0xc4>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80085c4:	4b06      	ldr	r3, [pc, #24]	@ (80085e0 <prvSwitchTimerLists+0xc8>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a04      	ldr	r2, [pc, #16]	@ (80085dc <prvSwitchTimerLists+0xc4>)
 80085ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80085cc:	4a04      	ldr	r2, [pc, #16]	@ (80085e0 <prvSwitchTimerLists+0xc8>)
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	6013      	str	r3, [r2, #0]
}
 80085d2:	bf00      	nop
 80085d4:	3718      	adds	r7, #24
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	200014dc 	.word	0x200014dc
 80085e0:	200014e0 	.word	0x200014e0

080085e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80085ea:	f000 f96d 	bl	80088c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80085ee:	4b15      	ldr	r3, [pc, #84]	@ (8008644 <prvCheckForValidListAndQueue+0x60>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d120      	bne.n	8008638 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80085f6:	4814      	ldr	r0, [pc, #80]	@ (8008648 <prvCheckForValidListAndQueue+0x64>)
 80085f8:	f7fd fb14 	bl	8005c24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80085fc:	4813      	ldr	r0, [pc, #76]	@ (800864c <prvCheckForValidListAndQueue+0x68>)
 80085fe:	f7fd fb11 	bl	8005c24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008602:	4b13      	ldr	r3, [pc, #76]	@ (8008650 <prvCheckForValidListAndQueue+0x6c>)
 8008604:	4a10      	ldr	r2, [pc, #64]	@ (8008648 <prvCheckForValidListAndQueue+0x64>)
 8008606:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008608:	4b12      	ldr	r3, [pc, #72]	@ (8008654 <prvCheckForValidListAndQueue+0x70>)
 800860a:	4a10      	ldr	r2, [pc, #64]	@ (800864c <prvCheckForValidListAndQueue+0x68>)
 800860c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800860e:	2300      	movs	r3, #0
 8008610:	9300      	str	r3, [sp, #0]
 8008612:	4b11      	ldr	r3, [pc, #68]	@ (8008658 <prvCheckForValidListAndQueue+0x74>)
 8008614:	4a11      	ldr	r2, [pc, #68]	@ (800865c <prvCheckForValidListAndQueue+0x78>)
 8008616:	2110      	movs	r1, #16
 8008618:	200a      	movs	r0, #10
 800861a:	f7fd fc21 	bl	8005e60 <xQueueGenericCreateStatic>
 800861e:	4603      	mov	r3, r0
 8008620:	4a08      	ldr	r2, [pc, #32]	@ (8008644 <prvCheckForValidListAndQueue+0x60>)
 8008622:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008624:	4b07      	ldr	r3, [pc, #28]	@ (8008644 <prvCheckForValidListAndQueue+0x60>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d005      	beq.n	8008638 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800862c:	4b05      	ldr	r3, [pc, #20]	@ (8008644 <prvCheckForValidListAndQueue+0x60>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	490b      	ldr	r1, [pc, #44]	@ (8008660 <prvCheckForValidListAndQueue+0x7c>)
 8008632:	4618      	mov	r0, r3
 8008634:	f7fe fc06 	bl	8006e44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008638:	f000 f978 	bl	800892c <vPortExitCritical>
}
 800863c:	bf00      	nop
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	200014e4 	.word	0x200014e4
 8008648:	200014b4 	.word	0x200014b4
 800864c:	200014c8 	.word	0x200014c8
 8008650:	200014dc 	.word	0x200014dc
 8008654:	200014e0 	.word	0x200014e0
 8008658:	20001590 	.word	0x20001590
 800865c:	200014f0 	.word	0x200014f0
 8008660:	0800bcb4 	.word	0x0800bcb4

08008664 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	3b04      	subs	r3, #4
 8008674:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800867c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	3b04      	subs	r3, #4
 8008682:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	f023 0201 	bic.w	r2, r3, #1
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	3b04      	subs	r3, #4
 8008692:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008694:	4a0c      	ldr	r2, [pc, #48]	@ (80086c8 <pxPortInitialiseStack+0x64>)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	3b14      	subs	r3, #20
 800869e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80086a0:	687a      	ldr	r2, [r7, #4]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	3b04      	subs	r3, #4
 80086aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f06f 0202 	mvn.w	r2, #2
 80086b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	3b20      	subs	r3, #32
 80086b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80086ba:	68fb      	ldr	r3, [r7, #12]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3714      	adds	r7, #20
 80086c0:	46bd      	mov	sp, r7
 80086c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c6:	4770      	bx	lr
 80086c8:	080086cd 	.word	0x080086cd

080086cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80086cc:	b480      	push	{r7}
 80086ce:	b085      	sub	sp, #20
 80086d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80086d2:	2300      	movs	r3, #0
 80086d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80086d6:	4b13      	ldr	r3, [pc, #76]	@ (8008724 <prvTaskExitError+0x58>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086de:	d00b      	beq.n	80086f8 <prvTaskExitError+0x2c>
	__asm volatile
 80086e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	60fb      	str	r3, [r7, #12]
}
 80086f2:	bf00      	nop
 80086f4:	bf00      	nop
 80086f6:	e7fd      	b.n	80086f4 <prvTaskExitError+0x28>
	__asm volatile
 80086f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fc:	f383 8811 	msr	BASEPRI, r3
 8008700:	f3bf 8f6f 	isb	sy
 8008704:	f3bf 8f4f 	dsb	sy
 8008708:	60bb      	str	r3, [r7, #8]
}
 800870a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800870c:	bf00      	nop
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d0fc      	beq.n	800870e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008714:	bf00      	nop
 8008716:	bf00      	nop
 8008718:	3714      	adds	r7, #20
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	20000024 	.word	0x20000024
	...

08008730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008730:	4b07      	ldr	r3, [pc, #28]	@ (8008750 <pxCurrentTCBConst2>)
 8008732:	6819      	ldr	r1, [r3, #0]
 8008734:	6808      	ldr	r0, [r1, #0]
 8008736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873a:	f380 8809 	msr	PSP, r0
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f04f 0000 	mov.w	r0, #0
 8008746:	f380 8811 	msr	BASEPRI, r0
 800874a:	4770      	bx	lr
 800874c:	f3af 8000 	nop.w

08008750 <pxCurrentTCBConst2>:
 8008750:	20000fb4 	.word	0x20000fb4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop

08008758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008758:	4808      	ldr	r0, [pc, #32]	@ (800877c <prvPortStartFirstTask+0x24>)
 800875a:	6800      	ldr	r0, [r0, #0]
 800875c:	6800      	ldr	r0, [r0, #0]
 800875e:	f380 8808 	msr	MSP, r0
 8008762:	f04f 0000 	mov.w	r0, #0
 8008766:	f380 8814 	msr	CONTROL, r0
 800876a:	b662      	cpsie	i
 800876c:	b661      	cpsie	f
 800876e:	f3bf 8f4f 	dsb	sy
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	df00      	svc	0
 8008778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800877a:	bf00      	nop
 800877c:	e000ed08 	.word	0xe000ed08

08008780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b086      	sub	sp, #24
 8008784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008786:	4b47      	ldr	r3, [pc, #284]	@ (80088a4 <xPortStartScheduler+0x124>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a47      	ldr	r2, [pc, #284]	@ (80088a8 <xPortStartScheduler+0x128>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d10b      	bne.n	80087a8 <xPortStartScheduler+0x28>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008794:	f383 8811 	msr	BASEPRI, r3
 8008798:	f3bf 8f6f 	isb	sy
 800879c:	f3bf 8f4f 	dsb	sy
 80087a0:	60fb      	str	r3, [r7, #12]
}
 80087a2:	bf00      	nop
 80087a4:	bf00      	nop
 80087a6:	e7fd      	b.n	80087a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80087a8:	4b3e      	ldr	r3, [pc, #248]	@ (80088a4 <xPortStartScheduler+0x124>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a3f      	ldr	r2, [pc, #252]	@ (80088ac <xPortStartScheduler+0x12c>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d10b      	bne.n	80087ca <xPortStartScheduler+0x4a>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b6:	f383 8811 	msr	BASEPRI, r3
 80087ba:	f3bf 8f6f 	isb	sy
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	613b      	str	r3, [r7, #16]
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop
 80087c8:	e7fd      	b.n	80087c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80087ca:	4b39      	ldr	r3, [pc, #228]	@ (80088b0 <xPortStartScheduler+0x130>)
 80087cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80087d6:	697b      	ldr	r3, [r7, #20]
 80087d8:	22ff      	movs	r2, #255	@ 0xff
 80087da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80087e4:	78fb      	ldrb	r3, [r7, #3]
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80087ec:	b2da      	uxtb	r2, r3
 80087ee:	4b31      	ldr	r3, [pc, #196]	@ (80088b4 <xPortStartScheduler+0x134>)
 80087f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80087f2:	4b31      	ldr	r3, [pc, #196]	@ (80088b8 <xPortStartScheduler+0x138>)
 80087f4:	2207      	movs	r2, #7
 80087f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80087f8:	e009      	b.n	800880e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80087fa:	4b2f      	ldr	r3, [pc, #188]	@ (80088b8 <xPortStartScheduler+0x138>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3b01      	subs	r3, #1
 8008800:	4a2d      	ldr	r2, [pc, #180]	@ (80088b8 <xPortStartScheduler+0x138>)
 8008802:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008804:	78fb      	ldrb	r3, [r7, #3]
 8008806:	b2db      	uxtb	r3, r3
 8008808:	005b      	lsls	r3, r3, #1
 800880a:	b2db      	uxtb	r3, r3
 800880c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800880e:	78fb      	ldrb	r3, [r7, #3]
 8008810:	b2db      	uxtb	r3, r3
 8008812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008816:	2b80      	cmp	r3, #128	@ 0x80
 8008818:	d0ef      	beq.n	80087fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800881a:	4b27      	ldr	r3, [pc, #156]	@ (80088b8 <xPortStartScheduler+0x138>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f1c3 0307 	rsb	r3, r3, #7
 8008822:	2b04      	cmp	r3, #4
 8008824:	d00b      	beq.n	800883e <xPortStartScheduler+0xbe>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	60bb      	str	r3, [r7, #8]
}
 8008838:	bf00      	nop
 800883a:	bf00      	nop
 800883c:	e7fd      	b.n	800883a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800883e:	4b1e      	ldr	r3, [pc, #120]	@ (80088b8 <xPortStartScheduler+0x138>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	021b      	lsls	r3, r3, #8
 8008844:	4a1c      	ldr	r2, [pc, #112]	@ (80088b8 <xPortStartScheduler+0x138>)
 8008846:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008848:	4b1b      	ldr	r3, [pc, #108]	@ (80088b8 <xPortStartScheduler+0x138>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008850:	4a19      	ldr	r2, [pc, #100]	@ (80088b8 <xPortStartScheduler+0x138>)
 8008852:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	b2da      	uxtb	r2, r3
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800885c:	4b17      	ldr	r3, [pc, #92]	@ (80088bc <xPortStartScheduler+0x13c>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a16      	ldr	r2, [pc, #88]	@ (80088bc <xPortStartScheduler+0x13c>)
 8008862:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008866:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008868:	4b14      	ldr	r3, [pc, #80]	@ (80088bc <xPortStartScheduler+0x13c>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a13      	ldr	r2, [pc, #76]	@ (80088bc <xPortStartScheduler+0x13c>)
 800886e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008872:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008874:	f000 f8da 	bl	8008a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008878:	4b11      	ldr	r3, [pc, #68]	@ (80088c0 <xPortStartScheduler+0x140>)
 800887a:	2200      	movs	r2, #0
 800887c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800887e:	f000 f8f9 	bl	8008a74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008882:	4b10      	ldr	r3, [pc, #64]	@ (80088c4 <xPortStartScheduler+0x144>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a0f      	ldr	r2, [pc, #60]	@ (80088c4 <xPortStartScheduler+0x144>)
 8008888:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800888c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800888e:	f7ff ff63 	bl	8008758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008892:	f7fe ff2b 	bl	80076ec <vTaskSwitchContext>
	prvTaskExitError();
 8008896:	f7ff ff19 	bl	80086cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3718      	adds	r7, #24
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}
 80088a4:	e000ed00 	.word	0xe000ed00
 80088a8:	410fc271 	.word	0x410fc271
 80088ac:	410fc270 	.word	0x410fc270
 80088b0:	e000e400 	.word	0xe000e400
 80088b4:	200015e0 	.word	0x200015e0
 80088b8:	200015e4 	.word	0x200015e4
 80088bc:	e000ed20 	.word	0xe000ed20
 80088c0:	20000024 	.word	0x20000024
 80088c4:	e000ef34 	.word	0xe000ef34

080088c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
	__asm volatile
 80088ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	607b      	str	r3, [r7, #4]
}
 80088e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80088e2:	4b10      	ldr	r3, [pc, #64]	@ (8008924 <vPortEnterCritical+0x5c>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	3301      	adds	r3, #1
 80088e8:	4a0e      	ldr	r2, [pc, #56]	@ (8008924 <vPortEnterCritical+0x5c>)
 80088ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80088ec:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <vPortEnterCritical+0x5c>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	d110      	bne.n	8008916 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80088f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008928 <vPortEnterCritical+0x60>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00b      	beq.n	8008916 <vPortEnterCritical+0x4e>
	__asm volatile
 80088fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	603b      	str	r3, [r7, #0]
}
 8008910:	bf00      	nop
 8008912:	bf00      	nop
 8008914:	e7fd      	b.n	8008912 <vPortEnterCritical+0x4a>
	}
}
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20000024 	.word	0x20000024
 8008928:	e000ed04 	.word	0xe000ed04

0800892c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008932:	4b12      	ldr	r3, [pc, #72]	@ (800897c <vPortExitCritical+0x50>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d10b      	bne.n	8008952 <vPortExitCritical+0x26>
	__asm volatile
 800893a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800893e:	f383 8811 	msr	BASEPRI, r3
 8008942:	f3bf 8f6f 	isb	sy
 8008946:	f3bf 8f4f 	dsb	sy
 800894a:	607b      	str	r3, [r7, #4]
}
 800894c:	bf00      	nop
 800894e:	bf00      	nop
 8008950:	e7fd      	b.n	800894e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008952:	4b0a      	ldr	r3, [pc, #40]	@ (800897c <vPortExitCritical+0x50>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	3b01      	subs	r3, #1
 8008958:	4a08      	ldr	r2, [pc, #32]	@ (800897c <vPortExitCritical+0x50>)
 800895a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800895c:	4b07      	ldr	r3, [pc, #28]	@ (800897c <vPortExitCritical+0x50>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d105      	bne.n	8008970 <vPortExitCritical+0x44>
 8008964:	2300      	movs	r3, #0
 8008966:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	f383 8811 	msr	BASEPRI, r3
}
 800896e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008970:	bf00      	nop
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr
 800897c:	20000024 	.word	0x20000024

08008980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008980:	f3ef 8009 	mrs	r0, PSP
 8008984:	f3bf 8f6f 	isb	sy
 8008988:	4b15      	ldr	r3, [pc, #84]	@ (80089e0 <pxCurrentTCBConst>)
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	f01e 0f10 	tst.w	lr, #16
 8008990:	bf08      	it	eq
 8008992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899a:	6010      	str	r0, [r2, #0]
 800899c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80089a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80089a4:	f380 8811 	msr	BASEPRI, r0
 80089a8:	f3bf 8f4f 	dsb	sy
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f7fe fe9c 	bl	80076ec <vTaskSwitchContext>
 80089b4:	f04f 0000 	mov.w	r0, #0
 80089b8:	f380 8811 	msr	BASEPRI, r0
 80089bc:	bc09      	pop	{r0, r3}
 80089be:	6819      	ldr	r1, [r3, #0]
 80089c0:	6808      	ldr	r0, [r1, #0]
 80089c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c6:	f01e 0f10 	tst.w	lr, #16
 80089ca:	bf08      	it	eq
 80089cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80089d0:	f380 8809 	msr	PSP, r0
 80089d4:	f3bf 8f6f 	isb	sy
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	f3af 8000 	nop.w

080089e0 <pxCurrentTCBConst>:
 80089e0:	20000fb4 	.word	0x20000fb4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80089e4:	bf00      	nop
 80089e6:	bf00      	nop

080089e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	607b      	str	r3, [r7, #4]
}
 8008a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008a02:	f7fe fdb9 	bl	8007578 <xTaskIncrementTick>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d003      	beq.n	8008a14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008a0c:	4b06      	ldr	r3, [pc, #24]	@ (8008a28 <xPortSysTickHandler+0x40>)
 8008a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a12:	601a      	str	r2, [r3, #0]
 8008a14:	2300      	movs	r3, #0
 8008a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	f383 8811 	msr	BASEPRI, r3
}
 8008a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008a20:	bf00      	nop
 8008a22:	3708      	adds	r7, #8
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	e000ed04 	.word	0xe000ed04

08008a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008a30:	4b0b      	ldr	r3, [pc, #44]	@ (8008a60 <vPortSetupTimerInterrupt+0x34>)
 8008a32:	2200      	movs	r2, #0
 8008a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008a36:	4b0b      	ldr	r3, [pc, #44]	@ (8008a64 <vPortSetupTimerInterrupt+0x38>)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a68 <vPortSetupTimerInterrupt+0x3c>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a0a      	ldr	r2, [pc, #40]	@ (8008a6c <vPortSetupTimerInterrupt+0x40>)
 8008a42:	fba2 2303 	umull	r2, r3, r2, r3
 8008a46:	099b      	lsrs	r3, r3, #6
 8008a48:	4a09      	ldr	r2, [pc, #36]	@ (8008a70 <vPortSetupTimerInterrupt+0x44>)
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008a4e:	4b04      	ldr	r3, [pc, #16]	@ (8008a60 <vPortSetupTimerInterrupt+0x34>)
 8008a50:	2207      	movs	r2, #7
 8008a52:	601a      	str	r2, [r3, #0]
}
 8008a54:	bf00      	nop
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	e000e010 	.word	0xe000e010
 8008a64:	e000e018 	.word	0xe000e018
 8008a68:	20000018 	.word	0x20000018
 8008a6c:	10624dd3 	.word	0x10624dd3
 8008a70:	e000e014 	.word	0xe000e014

08008a74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008a74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008a84 <vPortEnableVFP+0x10>
 8008a78:	6801      	ldr	r1, [r0, #0]
 8008a7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008a7e:	6001      	str	r1, [r0, #0]
 8008a80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008a82:	bf00      	nop
 8008a84:	e000ed88 	.word	0xe000ed88

08008a88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008a8e:	f3ef 8305 	mrs	r3, IPSR
 8008a92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b0f      	cmp	r3, #15
 8008a98:	d915      	bls.n	8008ac6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008a9a:	4a18      	ldr	r2, [pc, #96]	@ (8008afc <vPortValidateInterruptPriority+0x74>)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008aa4:	4b16      	ldr	r3, [pc, #88]	@ (8008b00 <vPortValidateInterruptPriority+0x78>)
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	7afa      	ldrb	r2, [r7, #11]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d20b      	bcs.n	8008ac6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ab2:	f383 8811 	msr	BASEPRI, r3
 8008ab6:	f3bf 8f6f 	isb	sy
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	607b      	str	r3, [r7, #4]
}
 8008ac0:	bf00      	nop
 8008ac2:	bf00      	nop
 8008ac4:	e7fd      	b.n	8008ac2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8008b04 <vPortValidateInterruptPriority+0x7c>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008ace:	4b0e      	ldr	r3, [pc, #56]	@ (8008b08 <vPortValidateInterruptPriority+0x80>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d90b      	bls.n	8008aee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ada:	f383 8811 	msr	BASEPRI, r3
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f3bf 8f4f 	dsb	sy
 8008ae6:	603b      	str	r3, [r7, #0]
}
 8008ae8:	bf00      	nop
 8008aea:	bf00      	nop
 8008aec:	e7fd      	b.n	8008aea <vPortValidateInterruptPriority+0x62>
	}
 8008aee:	bf00      	nop
 8008af0:	3714      	adds	r7, #20
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	e000e3f0 	.word	0xe000e3f0
 8008b00:	200015e0 	.word	0x200015e0
 8008b04:	e000ed0c 	.word	0xe000ed0c
 8008b08:	200015e4 	.word	0x200015e4

08008b0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b08a      	sub	sp, #40	@ 0x28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008b14:	2300      	movs	r3, #0
 8008b16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008b18:	f7fe fc60 	bl	80073dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008b1c:	4b5c      	ldr	r3, [pc, #368]	@ (8008c90 <pvPortMalloc+0x184>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d101      	bne.n	8008b28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008b24:	f000 f924 	bl	8008d70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008b28:	4b5a      	ldr	r3, [pc, #360]	@ (8008c94 <pvPortMalloc+0x188>)
 8008b2a:	681a      	ldr	r2, [r3, #0]
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4013      	ands	r3, r2
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f040 8095 	bne.w	8008c60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d01e      	beq.n	8008b7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008b3c:	2208      	movs	r2, #8
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4413      	add	r3, r2
 8008b42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f003 0307 	and.w	r3, r3, #7
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d015      	beq.n	8008b7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f023 0307 	bic.w	r3, r3, #7
 8008b54:	3308      	adds	r3, #8
 8008b56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f003 0307 	and.w	r3, r3, #7
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d00b      	beq.n	8008b7a <pvPortMalloc+0x6e>
	__asm volatile
 8008b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b66:	f383 8811 	msr	BASEPRI, r3
 8008b6a:	f3bf 8f6f 	isb	sy
 8008b6e:	f3bf 8f4f 	dsb	sy
 8008b72:	617b      	str	r3, [r7, #20]
}
 8008b74:	bf00      	nop
 8008b76:	bf00      	nop
 8008b78:	e7fd      	b.n	8008b76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d06f      	beq.n	8008c60 <pvPortMalloc+0x154>
 8008b80:	4b45      	ldr	r3, [pc, #276]	@ (8008c98 <pvPortMalloc+0x18c>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d86a      	bhi.n	8008c60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008b8a:	4b44      	ldr	r3, [pc, #272]	@ (8008c9c <pvPortMalloc+0x190>)
 8008b8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008b8e:	4b43      	ldr	r3, [pc, #268]	@ (8008c9c <pvPortMalloc+0x190>)
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008b94:	e004      	b.n	8008ba0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	d903      	bls.n	8008bb2 <pvPortMalloc+0xa6>
 8008baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d1f1      	bne.n	8008b96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008bb2:	4b37      	ldr	r3, [pc, #220]	@ (8008c90 <pvPortMalloc+0x184>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d051      	beq.n	8008c60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008bbc:	6a3b      	ldr	r3, [r7, #32]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	2208      	movs	r2, #8
 8008bc2:	4413      	add	r3, r2
 8008bc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd0:	685a      	ldr	r2, [r3, #4]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	1ad2      	subs	r2, r2, r3
 8008bd6:	2308      	movs	r3, #8
 8008bd8:	005b      	lsls	r3, r3, #1
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d920      	bls.n	8008c20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4413      	add	r3, r2
 8008be4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	f003 0307 	and.w	r3, r3, #7
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00b      	beq.n	8008c08 <pvPortMalloc+0xfc>
	__asm volatile
 8008bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf4:	f383 8811 	msr	BASEPRI, r3
 8008bf8:	f3bf 8f6f 	isb	sy
 8008bfc:	f3bf 8f4f 	dsb	sy
 8008c00:	613b      	str	r3, [r7, #16]
}
 8008c02:	bf00      	nop
 8008c04:	bf00      	nop
 8008c06:	e7fd      	b.n	8008c04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	1ad2      	subs	r2, r2, r3
 8008c10:	69bb      	ldr	r3, [r7, #24]
 8008c12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c16:	687a      	ldr	r2, [r7, #4]
 8008c18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008c1a:	69b8      	ldr	r0, [r7, #24]
 8008c1c:	f000 f90a 	bl	8008e34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008c20:	4b1d      	ldr	r3, [pc, #116]	@ (8008c98 <pvPortMalloc+0x18c>)
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c26:	685b      	ldr	r3, [r3, #4]
 8008c28:	1ad3      	subs	r3, r2, r3
 8008c2a:	4a1b      	ldr	r2, [pc, #108]	@ (8008c98 <pvPortMalloc+0x18c>)
 8008c2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8008c98 <pvPortMalloc+0x18c>)
 8008c30:	681a      	ldr	r2, [r3, #0]
 8008c32:	4b1b      	ldr	r3, [pc, #108]	@ (8008ca0 <pvPortMalloc+0x194>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d203      	bcs.n	8008c42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008c3a:	4b17      	ldr	r3, [pc, #92]	@ (8008c98 <pvPortMalloc+0x18c>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a18      	ldr	r2, [pc, #96]	@ (8008ca0 <pvPortMalloc+0x194>)
 8008c40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c44:	685a      	ldr	r2, [r3, #4]
 8008c46:	4b13      	ldr	r3, [pc, #76]	@ (8008c94 <pvPortMalloc+0x188>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	431a      	orrs	r2, r3
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c52:	2200      	movs	r2, #0
 8008c54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008c56:	4b13      	ldr	r3, [pc, #76]	@ (8008ca4 <pvPortMalloc+0x198>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	4a11      	ldr	r2, [pc, #68]	@ (8008ca4 <pvPortMalloc+0x198>)
 8008c5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008c60:	f7fe fbca 	bl	80073f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	f003 0307 	and.w	r3, r3, #7
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00b      	beq.n	8008c86 <pvPortMalloc+0x17a>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	60fb      	str	r3, [r7, #12]
}
 8008c80:	bf00      	nop
 8008c82:	bf00      	nop
 8008c84:	e7fd      	b.n	8008c82 <pvPortMalloc+0x176>
	return pvReturn;
 8008c86:	69fb      	ldr	r3, [r7, #28]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3728      	adds	r7, #40	@ 0x28
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}
 8008c90:	200051f0 	.word	0x200051f0
 8008c94:	20005204 	.word	0x20005204
 8008c98:	200051f4 	.word	0x200051f4
 8008c9c:	200051e8 	.word	0x200051e8
 8008ca0:	200051f8 	.word	0x200051f8
 8008ca4:	200051fc 	.word	0x200051fc

08008ca8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b086      	sub	sp, #24
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d04f      	beq.n	8008d5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008cba:	2308      	movs	r3, #8
 8008cbc:	425b      	negs	r3, r3
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	685a      	ldr	r2, [r3, #4]
 8008ccc:	4b25      	ldr	r3, [pc, #148]	@ (8008d64 <vPortFree+0xbc>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4013      	ands	r3, r2
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10b      	bne.n	8008cee <vPortFree+0x46>
	__asm volatile
 8008cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cda:	f383 8811 	msr	BASEPRI, r3
 8008cde:	f3bf 8f6f 	isb	sy
 8008ce2:	f3bf 8f4f 	dsb	sy
 8008ce6:	60fb      	str	r3, [r7, #12]
}
 8008ce8:	bf00      	nop
 8008cea:	bf00      	nop
 8008cec:	e7fd      	b.n	8008cea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00b      	beq.n	8008d0e <vPortFree+0x66>
	__asm volatile
 8008cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cfa:	f383 8811 	msr	BASEPRI, r3
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f3bf 8f4f 	dsb	sy
 8008d06:	60bb      	str	r3, [r7, #8]
}
 8008d08:	bf00      	nop
 8008d0a:	bf00      	nop
 8008d0c:	e7fd      	b.n	8008d0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	4b14      	ldr	r3, [pc, #80]	@ (8008d64 <vPortFree+0xbc>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4013      	ands	r3, r2
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d01e      	beq.n	8008d5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d11a      	bne.n	8008d5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	685a      	ldr	r2, [r3, #4]
 8008d28:	4b0e      	ldr	r3, [pc, #56]	@ (8008d64 <vPortFree+0xbc>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	43db      	mvns	r3, r3
 8008d2e:	401a      	ands	r2, r3
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008d34:	f7fe fb52 	bl	80073dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	685a      	ldr	r2, [r3, #4]
 8008d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d68 <vPortFree+0xc0>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4413      	add	r3, r2
 8008d42:	4a09      	ldr	r2, [pc, #36]	@ (8008d68 <vPortFree+0xc0>)
 8008d44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008d46:	6938      	ldr	r0, [r7, #16]
 8008d48:	f000 f874 	bl	8008e34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008d4c:	4b07      	ldr	r3, [pc, #28]	@ (8008d6c <vPortFree+0xc4>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	3301      	adds	r3, #1
 8008d52:	4a06      	ldr	r2, [pc, #24]	@ (8008d6c <vPortFree+0xc4>)
 8008d54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008d56:	f7fe fb4f 	bl	80073f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008d5a:	bf00      	nop
 8008d5c:	3718      	adds	r7, #24
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
 8008d62:	bf00      	nop
 8008d64:	20005204 	.word	0x20005204
 8008d68:	200051f4 	.word	0x200051f4
 8008d6c:	20005200 	.word	0x20005200

08008d70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008d70:	b480      	push	{r7}
 8008d72:	b085      	sub	sp, #20
 8008d74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008d76:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008d7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008d7c:	4b27      	ldr	r3, [pc, #156]	@ (8008e1c <prvHeapInit+0xac>)
 8008d7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f003 0307 	and.w	r3, r3, #7
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d00c      	beq.n	8008da4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	3307      	adds	r3, #7
 8008d8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f023 0307 	bic.w	r3, r3, #7
 8008d96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	1ad3      	subs	r3, r2, r3
 8008d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8008e1c <prvHeapInit+0xac>)
 8008da0:	4413      	add	r3, r2
 8008da2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008da8:	4a1d      	ldr	r2, [pc, #116]	@ (8008e20 <prvHeapInit+0xb0>)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008dae:	4b1c      	ldr	r3, [pc, #112]	@ (8008e20 <prvHeapInit+0xb0>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	68ba      	ldr	r2, [r7, #8]
 8008db8:	4413      	add	r3, r2
 8008dba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008dbc:	2208      	movs	r2, #8
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	1a9b      	subs	r3, r3, r2
 8008dc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f023 0307 	bic.w	r3, r3, #7
 8008dca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	4a15      	ldr	r2, [pc, #84]	@ (8008e24 <prvHeapInit+0xb4>)
 8008dd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008dd2:	4b14      	ldr	r3, [pc, #80]	@ (8008e24 <prvHeapInit+0xb4>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008dda:	4b12      	ldr	r3, [pc, #72]	@ (8008e24 <prvHeapInit+0xb4>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	2200      	movs	r2, #0
 8008de0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	1ad2      	subs	r2, r2, r3
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008df0:	4b0c      	ldr	r3, [pc, #48]	@ (8008e24 <prvHeapInit+0xb4>)
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8008e28 <prvHeapInit+0xb8>)
 8008dfe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	4a09      	ldr	r2, [pc, #36]	@ (8008e2c <prvHeapInit+0xbc>)
 8008e06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008e08:	4b09      	ldr	r3, [pc, #36]	@ (8008e30 <prvHeapInit+0xc0>)
 8008e0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008e0e:	601a      	str	r2, [r3, #0]
}
 8008e10:	bf00      	nop
 8008e12:	3714      	adds	r7, #20
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr
 8008e1c:	200015e8 	.word	0x200015e8
 8008e20:	200051e8 	.word	0x200051e8
 8008e24:	200051f0 	.word	0x200051f0
 8008e28:	200051f8 	.word	0x200051f8
 8008e2c:	200051f4 	.word	0x200051f4
 8008e30:	20005204 	.word	0x20005204

08008e34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008e3c:	4b28      	ldr	r3, [pc, #160]	@ (8008ee0 <prvInsertBlockIntoFreeList+0xac>)
 8008e3e:	60fb      	str	r3, [r7, #12]
 8008e40:	e002      	b.n	8008e48 <prvInsertBlockIntoFreeList+0x14>
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	60fb      	str	r3, [r7, #12]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d8f7      	bhi.n	8008e42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	685b      	ldr	r3, [r3, #4]
 8008e5a:	68ba      	ldr	r2, [r7, #8]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d108      	bne.n	8008e76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	441a      	add	r2, r3
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	685b      	ldr	r3, [r3, #4]
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	441a      	add	r2, r3
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d118      	bne.n	8008ebc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681a      	ldr	r2, [r3, #0]
 8008e8e:	4b15      	ldr	r3, [pc, #84]	@ (8008ee4 <prvInsertBlockIntoFreeList+0xb0>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d00d      	beq.n	8008eb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	685a      	ldr	r2, [r3, #4]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	441a      	add	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	681a      	ldr	r2, [r3, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	601a      	str	r2, [r3, #0]
 8008eb0:	e008      	b.n	8008ec4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ee4 <prvInsertBlockIntoFreeList+0xb0>)
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	601a      	str	r2, [r3, #0]
 8008eba:	e003      	b.n	8008ec4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	429a      	cmp	r2, r3
 8008eca:	d002      	beq.n	8008ed2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	687a      	ldr	r2, [r7, #4]
 8008ed0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ed2:	bf00      	nop
 8008ed4:	3714      	adds	r7, #20
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	200051e8 	.word	0x200051e8
 8008ee4:	200051f0 	.word	0x200051f0

08008ee8 <__cvt>:
 8008ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008eec:	ec57 6b10 	vmov	r6, r7, d0
 8008ef0:	2f00      	cmp	r7, #0
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	463b      	mov	r3, r7
 8008ef8:	bfbb      	ittet	lt
 8008efa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008efe:	461f      	movlt	r7, r3
 8008f00:	2300      	movge	r3, #0
 8008f02:	232d      	movlt	r3, #45	@ 0x2d
 8008f04:	700b      	strb	r3, [r1, #0]
 8008f06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f08:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008f0c:	4691      	mov	r9, r2
 8008f0e:	f023 0820 	bic.w	r8, r3, #32
 8008f12:	bfbc      	itt	lt
 8008f14:	4632      	movlt	r2, r6
 8008f16:	4616      	movlt	r6, r2
 8008f18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f1c:	d005      	beq.n	8008f2a <__cvt+0x42>
 8008f1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008f22:	d100      	bne.n	8008f26 <__cvt+0x3e>
 8008f24:	3401      	adds	r4, #1
 8008f26:	2102      	movs	r1, #2
 8008f28:	e000      	b.n	8008f2c <__cvt+0x44>
 8008f2a:	2103      	movs	r1, #3
 8008f2c:	ab03      	add	r3, sp, #12
 8008f2e:	9301      	str	r3, [sp, #4]
 8008f30:	ab02      	add	r3, sp, #8
 8008f32:	9300      	str	r3, [sp, #0]
 8008f34:	ec47 6b10 	vmov	d0, r6, r7
 8008f38:	4653      	mov	r3, sl
 8008f3a:	4622      	mov	r2, r4
 8008f3c:	f000 fe98 	bl	8009c70 <_dtoa_r>
 8008f40:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008f44:	4605      	mov	r5, r0
 8008f46:	d119      	bne.n	8008f7c <__cvt+0x94>
 8008f48:	f019 0f01 	tst.w	r9, #1
 8008f4c:	d00e      	beq.n	8008f6c <__cvt+0x84>
 8008f4e:	eb00 0904 	add.w	r9, r0, r4
 8008f52:	2200      	movs	r2, #0
 8008f54:	2300      	movs	r3, #0
 8008f56:	4630      	mov	r0, r6
 8008f58:	4639      	mov	r1, r7
 8008f5a:	f7f7 fdb5 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f5e:	b108      	cbz	r0, 8008f64 <__cvt+0x7c>
 8008f60:	f8cd 900c 	str.w	r9, [sp, #12]
 8008f64:	2230      	movs	r2, #48	@ 0x30
 8008f66:	9b03      	ldr	r3, [sp, #12]
 8008f68:	454b      	cmp	r3, r9
 8008f6a:	d31e      	bcc.n	8008faa <__cvt+0xc2>
 8008f6c:	9b03      	ldr	r3, [sp, #12]
 8008f6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f70:	1b5b      	subs	r3, r3, r5
 8008f72:	4628      	mov	r0, r5
 8008f74:	6013      	str	r3, [r2, #0]
 8008f76:	b004      	add	sp, #16
 8008f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008f80:	eb00 0904 	add.w	r9, r0, r4
 8008f84:	d1e5      	bne.n	8008f52 <__cvt+0x6a>
 8008f86:	7803      	ldrb	r3, [r0, #0]
 8008f88:	2b30      	cmp	r3, #48	@ 0x30
 8008f8a:	d10a      	bne.n	8008fa2 <__cvt+0xba>
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	2300      	movs	r3, #0
 8008f90:	4630      	mov	r0, r6
 8008f92:	4639      	mov	r1, r7
 8008f94:	f7f7 fd98 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f98:	b918      	cbnz	r0, 8008fa2 <__cvt+0xba>
 8008f9a:	f1c4 0401 	rsb	r4, r4, #1
 8008f9e:	f8ca 4000 	str.w	r4, [sl]
 8008fa2:	f8da 3000 	ldr.w	r3, [sl]
 8008fa6:	4499      	add	r9, r3
 8008fa8:	e7d3      	b.n	8008f52 <__cvt+0x6a>
 8008faa:	1c59      	adds	r1, r3, #1
 8008fac:	9103      	str	r1, [sp, #12]
 8008fae:	701a      	strb	r2, [r3, #0]
 8008fb0:	e7d9      	b.n	8008f66 <__cvt+0x7e>

08008fb2 <__exponent>:
 8008fb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fb4:	2900      	cmp	r1, #0
 8008fb6:	bfba      	itte	lt
 8008fb8:	4249      	neglt	r1, r1
 8008fba:	232d      	movlt	r3, #45	@ 0x2d
 8008fbc:	232b      	movge	r3, #43	@ 0x2b
 8008fbe:	2909      	cmp	r1, #9
 8008fc0:	7002      	strb	r2, [r0, #0]
 8008fc2:	7043      	strb	r3, [r0, #1]
 8008fc4:	dd29      	ble.n	800901a <__exponent+0x68>
 8008fc6:	f10d 0307 	add.w	r3, sp, #7
 8008fca:	461d      	mov	r5, r3
 8008fcc:	270a      	movs	r7, #10
 8008fce:	461a      	mov	r2, r3
 8008fd0:	fbb1 f6f7 	udiv	r6, r1, r7
 8008fd4:	fb07 1416 	mls	r4, r7, r6, r1
 8008fd8:	3430      	adds	r4, #48	@ 0x30
 8008fda:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008fde:	460c      	mov	r4, r1
 8008fe0:	2c63      	cmp	r4, #99	@ 0x63
 8008fe2:	f103 33ff 	add.w	r3, r3, #4294967295
 8008fe6:	4631      	mov	r1, r6
 8008fe8:	dcf1      	bgt.n	8008fce <__exponent+0x1c>
 8008fea:	3130      	adds	r1, #48	@ 0x30
 8008fec:	1e94      	subs	r4, r2, #2
 8008fee:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ff2:	1c41      	adds	r1, r0, #1
 8008ff4:	4623      	mov	r3, r4
 8008ff6:	42ab      	cmp	r3, r5
 8008ff8:	d30a      	bcc.n	8009010 <__exponent+0x5e>
 8008ffa:	f10d 0309 	add.w	r3, sp, #9
 8008ffe:	1a9b      	subs	r3, r3, r2
 8009000:	42ac      	cmp	r4, r5
 8009002:	bf88      	it	hi
 8009004:	2300      	movhi	r3, #0
 8009006:	3302      	adds	r3, #2
 8009008:	4403      	add	r3, r0
 800900a:	1a18      	subs	r0, r3, r0
 800900c:	b003      	add	sp, #12
 800900e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009010:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009014:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009018:	e7ed      	b.n	8008ff6 <__exponent+0x44>
 800901a:	2330      	movs	r3, #48	@ 0x30
 800901c:	3130      	adds	r1, #48	@ 0x30
 800901e:	7083      	strb	r3, [r0, #2]
 8009020:	70c1      	strb	r1, [r0, #3]
 8009022:	1d03      	adds	r3, r0, #4
 8009024:	e7f1      	b.n	800900a <__exponent+0x58>
	...

08009028 <_printf_float>:
 8009028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800902c:	b08d      	sub	sp, #52	@ 0x34
 800902e:	460c      	mov	r4, r1
 8009030:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009034:	4616      	mov	r6, r2
 8009036:	461f      	mov	r7, r3
 8009038:	4605      	mov	r5, r0
 800903a:	f000 fd09 	bl	8009a50 <_localeconv_r>
 800903e:	6803      	ldr	r3, [r0, #0]
 8009040:	9304      	str	r3, [sp, #16]
 8009042:	4618      	mov	r0, r3
 8009044:	f7f7 f914 	bl	8000270 <strlen>
 8009048:	2300      	movs	r3, #0
 800904a:	930a      	str	r3, [sp, #40]	@ 0x28
 800904c:	f8d8 3000 	ldr.w	r3, [r8]
 8009050:	9005      	str	r0, [sp, #20]
 8009052:	3307      	adds	r3, #7
 8009054:	f023 0307 	bic.w	r3, r3, #7
 8009058:	f103 0208 	add.w	r2, r3, #8
 800905c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009060:	f8d4 b000 	ldr.w	fp, [r4]
 8009064:	f8c8 2000 	str.w	r2, [r8]
 8009068:	e9d3 8900 	ldrd	r8, r9, [r3]
 800906c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009070:	9307      	str	r3, [sp, #28]
 8009072:	f8cd 8018 	str.w	r8, [sp, #24]
 8009076:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800907a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800907e:	4b9c      	ldr	r3, [pc, #624]	@ (80092f0 <_printf_float+0x2c8>)
 8009080:	f04f 32ff 	mov.w	r2, #4294967295
 8009084:	f7f7 fd52 	bl	8000b2c <__aeabi_dcmpun>
 8009088:	bb70      	cbnz	r0, 80090e8 <_printf_float+0xc0>
 800908a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800908e:	4b98      	ldr	r3, [pc, #608]	@ (80092f0 <_printf_float+0x2c8>)
 8009090:	f04f 32ff 	mov.w	r2, #4294967295
 8009094:	f7f7 fd2c 	bl	8000af0 <__aeabi_dcmple>
 8009098:	bb30      	cbnz	r0, 80090e8 <_printf_float+0xc0>
 800909a:	2200      	movs	r2, #0
 800909c:	2300      	movs	r3, #0
 800909e:	4640      	mov	r0, r8
 80090a0:	4649      	mov	r1, r9
 80090a2:	f7f7 fd1b 	bl	8000adc <__aeabi_dcmplt>
 80090a6:	b110      	cbz	r0, 80090ae <_printf_float+0x86>
 80090a8:	232d      	movs	r3, #45	@ 0x2d
 80090aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090ae:	4a91      	ldr	r2, [pc, #580]	@ (80092f4 <_printf_float+0x2cc>)
 80090b0:	4b91      	ldr	r3, [pc, #580]	@ (80092f8 <_printf_float+0x2d0>)
 80090b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80090b6:	bf8c      	ite	hi
 80090b8:	4690      	movhi	r8, r2
 80090ba:	4698      	movls	r8, r3
 80090bc:	2303      	movs	r3, #3
 80090be:	6123      	str	r3, [r4, #16]
 80090c0:	f02b 0304 	bic.w	r3, fp, #4
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	f04f 0900 	mov.w	r9, #0
 80090ca:	9700      	str	r7, [sp, #0]
 80090cc:	4633      	mov	r3, r6
 80090ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80090d0:	4621      	mov	r1, r4
 80090d2:	4628      	mov	r0, r5
 80090d4:	f000 f9d2 	bl	800947c <_printf_common>
 80090d8:	3001      	adds	r0, #1
 80090da:	f040 808d 	bne.w	80091f8 <_printf_float+0x1d0>
 80090de:	f04f 30ff 	mov.w	r0, #4294967295
 80090e2:	b00d      	add	sp, #52	@ 0x34
 80090e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e8:	4642      	mov	r2, r8
 80090ea:	464b      	mov	r3, r9
 80090ec:	4640      	mov	r0, r8
 80090ee:	4649      	mov	r1, r9
 80090f0:	f7f7 fd1c 	bl	8000b2c <__aeabi_dcmpun>
 80090f4:	b140      	cbz	r0, 8009108 <_printf_float+0xe0>
 80090f6:	464b      	mov	r3, r9
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	bfbc      	itt	lt
 80090fc:	232d      	movlt	r3, #45	@ 0x2d
 80090fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009102:	4a7e      	ldr	r2, [pc, #504]	@ (80092fc <_printf_float+0x2d4>)
 8009104:	4b7e      	ldr	r3, [pc, #504]	@ (8009300 <_printf_float+0x2d8>)
 8009106:	e7d4      	b.n	80090b2 <_printf_float+0x8a>
 8009108:	6863      	ldr	r3, [r4, #4]
 800910a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800910e:	9206      	str	r2, [sp, #24]
 8009110:	1c5a      	adds	r2, r3, #1
 8009112:	d13b      	bne.n	800918c <_printf_float+0x164>
 8009114:	2306      	movs	r3, #6
 8009116:	6063      	str	r3, [r4, #4]
 8009118:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800911c:	2300      	movs	r3, #0
 800911e:	6022      	str	r2, [r4, #0]
 8009120:	9303      	str	r3, [sp, #12]
 8009122:	ab0a      	add	r3, sp, #40	@ 0x28
 8009124:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009128:	ab09      	add	r3, sp, #36	@ 0x24
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	6861      	ldr	r1, [r4, #4]
 800912e:	ec49 8b10 	vmov	d0, r8, r9
 8009132:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009136:	4628      	mov	r0, r5
 8009138:	f7ff fed6 	bl	8008ee8 <__cvt>
 800913c:	9b06      	ldr	r3, [sp, #24]
 800913e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009140:	2b47      	cmp	r3, #71	@ 0x47
 8009142:	4680      	mov	r8, r0
 8009144:	d129      	bne.n	800919a <_printf_float+0x172>
 8009146:	1cc8      	adds	r0, r1, #3
 8009148:	db02      	blt.n	8009150 <_printf_float+0x128>
 800914a:	6863      	ldr	r3, [r4, #4]
 800914c:	4299      	cmp	r1, r3
 800914e:	dd41      	ble.n	80091d4 <_printf_float+0x1ac>
 8009150:	f1aa 0a02 	sub.w	sl, sl, #2
 8009154:	fa5f fa8a 	uxtb.w	sl, sl
 8009158:	3901      	subs	r1, #1
 800915a:	4652      	mov	r2, sl
 800915c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009160:	9109      	str	r1, [sp, #36]	@ 0x24
 8009162:	f7ff ff26 	bl	8008fb2 <__exponent>
 8009166:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009168:	1813      	adds	r3, r2, r0
 800916a:	2a01      	cmp	r2, #1
 800916c:	4681      	mov	r9, r0
 800916e:	6123      	str	r3, [r4, #16]
 8009170:	dc02      	bgt.n	8009178 <_printf_float+0x150>
 8009172:	6822      	ldr	r2, [r4, #0]
 8009174:	07d2      	lsls	r2, r2, #31
 8009176:	d501      	bpl.n	800917c <_printf_float+0x154>
 8009178:	3301      	adds	r3, #1
 800917a:	6123      	str	r3, [r4, #16]
 800917c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009180:	2b00      	cmp	r3, #0
 8009182:	d0a2      	beq.n	80090ca <_printf_float+0xa2>
 8009184:	232d      	movs	r3, #45	@ 0x2d
 8009186:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800918a:	e79e      	b.n	80090ca <_printf_float+0xa2>
 800918c:	9a06      	ldr	r2, [sp, #24]
 800918e:	2a47      	cmp	r2, #71	@ 0x47
 8009190:	d1c2      	bne.n	8009118 <_printf_float+0xf0>
 8009192:	2b00      	cmp	r3, #0
 8009194:	d1c0      	bne.n	8009118 <_printf_float+0xf0>
 8009196:	2301      	movs	r3, #1
 8009198:	e7bd      	b.n	8009116 <_printf_float+0xee>
 800919a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800919e:	d9db      	bls.n	8009158 <_printf_float+0x130>
 80091a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80091a4:	d118      	bne.n	80091d8 <_printf_float+0x1b0>
 80091a6:	2900      	cmp	r1, #0
 80091a8:	6863      	ldr	r3, [r4, #4]
 80091aa:	dd0b      	ble.n	80091c4 <_printf_float+0x19c>
 80091ac:	6121      	str	r1, [r4, #16]
 80091ae:	b913      	cbnz	r3, 80091b6 <_printf_float+0x18e>
 80091b0:	6822      	ldr	r2, [r4, #0]
 80091b2:	07d0      	lsls	r0, r2, #31
 80091b4:	d502      	bpl.n	80091bc <_printf_float+0x194>
 80091b6:	3301      	adds	r3, #1
 80091b8:	440b      	add	r3, r1
 80091ba:	6123      	str	r3, [r4, #16]
 80091bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80091be:	f04f 0900 	mov.w	r9, #0
 80091c2:	e7db      	b.n	800917c <_printf_float+0x154>
 80091c4:	b913      	cbnz	r3, 80091cc <_printf_float+0x1a4>
 80091c6:	6822      	ldr	r2, [r4, #0]
 80091c8:	07d2      	lsls	r2, r2, #31
 80091ca:	d501      	bpl.n	80091d0 <_printf_float+0x1a8>
 80091cc:	3302      	adds	r3, #2
 80091ce:	e7f4      	b.n	80091ba <_printf_float+0x192>
 80091d0:	2301      	movs	r3, #1
 80091d2:	e7f2      	b.n	80091ba <_printf_float+0x192>
 80091d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80091d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091da:	4299      	cmp	r1, r3
 80091dc:	db05      	blt.n	80091ea <_printf_float+0x1c2>
 80091de:	6823      	ldr	r3, [r4, #0]
 80091e0:	6121      	str	r1, [r4, #16]
 80091e2:	07d8      	lsls	r0, r3, #31
 80091e4:	d5ea      	bpl.n	80091bc <_printf_float+0x194>
 80091e6:	1c4b      	adds	r3, r1, #1
 80091e8:	e7e7      	b.n	80091ba <_printf_float+0x192>
 80091ea:	2900      	cmp	r1, #0
 80091ec:	bfd4      	ite	le
 80091ee:	f1c1 0202 	rsble	r2, r1, #2
 80091f2:	2201      	movgt	r2, #1
 80091f4:	4413      	add	r3, r2
 80091f6:	e7e0      	b.n	80091ba <_printf_float+0x192>
 80091f8:	6823      	ldr	r3, [r4, #0]
 80091fa:	055a      	lsls	r2, r3, #21
 80091fc:	d407      	bmi.n	800920e <_printf_float+0x1e6>
 80091fe:	6923      	ldr	r3, [r4, #16]
 8009200:	4642      	mov	r2, r8
 8009202:	4631      	mov	r1, r6
 8009204:	4628      	mov	r0, r5
 8009206:	47b8      	blx	r7
 8009208:	3001      	adds	r0, #1
 800920a:	d12b      	bne.n	8009264 <_printf_float+0x23c>
 800920c:	e767      	b.n	80090de <_printf_float+0xb6>
 800920e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009212:	f240 80dd 	bls.w	80093d0 <_printf_float+0x3a8>
 8009216:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800921a:	2200      	movs	r2, #0
 800921c:	2300      	movs	r3, #0
 800921e:	f7f7 fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 8009222:	2800      	cmp	r0, #0
 8009224:	d033      	beq.n	800928e <_printf_float+0x266>
 8009226:	4a37      	ldr	r2, [pc, #220]	@ (8009304 <_printf_float+0x2dc>)
 8009228:	2301      	movs	r3, #1
 800922a:	4631      	mov	r1, r6
 800922c:	4628      	mov	r0, r5
 800922e:	47b8      	blx	r7
 8009230:	3001      	adds	r0, #1
 8009232:	f43f af54 	beq.w	80090de <_printf_float+0xb6>
 8009236:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800923a:	4543      	cmp	r3, r8
 800923c:	db02      	blt.n	8009244 <_printf_float+0x21c>
 800923e:	6823      	ldr	r3, [r4, #0]
 8009240:	07d8      	lsls	r0, r3, #31
 8009242:	d50f      	bpl.n	8009264 <_printf_float+0x23c>
 8009244:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009248:	4631      	mov	r1, r6
 800924a:	4628      	mov	r0, r5
 800924c:	47b8      	blx	r7
 800924e:	3001      	adds	r0, #1
 8009250:	f43f af45 	beq.w	80090de <_printf_float+0xb6>
 8009254:	f04f 0900 	mov.w	r9, #0
 8009258:	f108 38ff 	add.w	r8, r8, #4294967295
 800925c:	f104 0a1a 	add.w	sl, r4, #26
 8009260:	45c8      	cmp	r8, r9
 8009262:	dc09      	bgt.n	8009278 <_printf_float+0x250>
 8009264:	6823      	ldr	r3, [r4, #0]
 8009266:	079b      	lsls	r3, r3, #30
 8009268:	f100 8103 	bmi.w	8009472 <_printf_float+0x44a>
 800926c:	68e0      	ldr	r0, [r4, #12]
 800926e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009270:	4298      	cmp	r0, r3
 8009272:	bfb8      	it	lt
 8009274:	4618      	movlt	r0, r3
 8009276:	e734      	b.n	80090e2 <_printf_float+0xba>
 8009278:	2301      	movs	r3, #1
 800927a:	4652      	mov	r2, sl
 800927c:	4631      	mov	r1, r6
 800927e:	4628      	mov	r0, r5
 8009280:	47b8      	blx	r7
 8009282:	3001      	adds	r0, #1
 8009284:	f43f af2b 	beq.w	80090de <_printf_float+0xb6>
 8009288:	f109 0901 	add.w	r9, r9, #1
 800928c:	e7e8      	b.n	8009260 <_printf_float+0x238>
 800928e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009290:	2b00      	cmp	r3, #0
 8009292:	dc39      	bgt.n	8009308 <_printf_float+0x2e0>
 8009294:	4a1b      	ldr	r2, [pc, #108]	@ (8009304 <_printf_float+0x2dc>)
 8009296:	2301      	movs	r3, #1
 8009298:	4631      	mov	r1, r6
 800929a:	4628      	mov	r0, r5
 800929c:	47b8      	blx	r7
 800929e:	3001      	adds	r0, #1
 80092a0:	f43f af1d 	beq.w	80090de <_printf_float+0xb6>
 80092a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80092a8:	ea59 0303 	orrs.w	r3, r9, r3
 80092ac:	d102      	bne.n	80092b4 <_printf_float+0x28c>
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	07d9      	lsls	r1, r3, #31
 80092b2:	d5d7      	bpl.n	8009264 <_printf_float+0x23c>
 80092b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092b8:	4631      	mov	r1, r6
 80092ba:	4628      	mov	r0, r5
 80092bc:	47b8      	blx	r7
 80092be:	3001      	adds	r0, #1
 80092c0:	f43f af0d 	beq.w	80090de <_printf_float+0xb6>
 80092c4:	f04f 0a00 	mov.w	sl, #0
 80092c8:	f104 0b1a 	add.w	fp, r4, #26
 80092cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092ce:	425b      	negs	r3, r3
 80092d0:	4553      	cmp	r3, sl
 80092d2:	dc01      	bgt.n	80092d8 <_printf_float+0x2b0>
 80092d4:	464b      	mov	r3, r9
 80092d6:	e793      	b.n	8009200 <_printf_float+0x1d8>
 80092d8:	2301      	movs	r3, #1
 80092da:	465a      	mov	r2, fp
 80092dc:	4631      	mov	r1, r6
 80092de:	4628      	mov	r0, r5
 80092e0:	47b8      	blx	r7
 80092e2:	3001      	adds	r0, #1
 80092e4:	f43f aefb 	beq.w	80090de <_printf_float+0xb6>
 80092e8:	f10a 0a01 	add.w	sl, sl, #1
 80092ec:	e7ee      	b.n	80092cc <_printf_float+0x2a4>
 80092ee:	bf00      	nop
 80092f0:	7fefffff 	.word	0x7fefffff
 80092f4:	0800d254 	.word	0x0800d254
 80092f8:	0800d250 	.word	0x0800d250
 80092fc:	0800d25c 	.word	0x0800d25c
 8009300:	0800d258 	.word	0x0800d258
 8009304:	0800d260 	.word	0x0800d260
 8009308:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800930a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800930e:	4553      	cmp	r3, sl
 8009310:	bfa8      	it	ge
 8009312:	4653      	movge	r3, sl
 8009314:	2b00      	cmp	r3, #0
 8009316:	4699      	mov	r9, r3
 8009318:	dc36      	bgt.n	8009388 <_printf_float+0x360>
 800931a:	f04f 0b00 	mov.w	fp, #0
 800931e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009322:	f104 021a 	add.w	r2, r4, #26
 8009326:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009328:	9306      	str	r3, [sp, #24]
 800932a:	eba3 0309 	sub.w	r3, r3, r9
 800932e:	455b      	cmp	r3, fp
 8009330:	dc31      	bgt.n	8009396 <_printf_float+0x36e>
 8009332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009334:	459a      	cmp	sl, r3
 8009336:	dc3a      	bgt.n	80093ae <_printf_float+0x386>
 8009338:	6823      	ldr	r3, [r4, #0]
 800933a:	07da      	lsls	r2, r3, #31
 800933c:	d437      	bmi.n	80093ae <_printf_float+0x386>
 800933e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009340:	ebaa 0903 	sub.w	r9, sl, r3
 8009344:	9b06      	ldr	r3, [sp, #24]
 8009346:	ebaa 0303 	sub.w	r3, sl, r3
 800934a:	4599      	cmp	r9, r3
 800934c:	bfa8      	it	ge
 800934e:	4699      	movge	r9, r3
 8009350:	f1b9 0f00 	cmp.w	r9, #0
 8009354:	dc33      	bgt.n	80093be <_printf_float+0x396>
 8009356:	f04f 0800 	mov.w	r8, #0
 800935a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800935e:	f104 0b1a 	add.w	fp, r4, #26
 8009362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009364:	ebaa 0303 	sub.w	r3, sl, r3
 8009368:	eba3 0309 	sub.w	r3, r3, r9
 800936c:	4543      	cmp	r3, r8
 800936e:	f77f af79 	ble.w	8009264 <_printf_float+0x23c>
 8009372:	2301      	movs	r3, #1
 8009374:	465a      	mov	r2, fp
 8009376:	4631      	mov	r1, r6
 8009378:	4628      	mov	r0, r5
 800937a:	47b8      	blx	r7
 800937c:	3001      	adds	r0, #1
 800937e:	f43f aeae 	beq.w	80090de <_printf_float+0xb6>
 8009382:	f108 0801 	add.w	r8, r8, #1
 8009386:	e7ec      	b.n	8009362 <_printf_float+0x33a>
 8009388:	4642      	mov	r2, r8
 800938a:	4631      	mov	r1, r6
 800938c:	4628      	mov	r0, r5
 800938e:	47b8      	blx	r7
 8009390:	3001      	adds	r0, #1
 8009392:	d1c2      	bne.n	800931a <_printf_float+0x2f2>
 8009394:	e6a3      	b.n	80090de <_printf_float+0xb6>
 8009396:	2301      	movs	r3, #1
 8009398:	4631      	mov	r1, r6
 800939a:	4628      	mov	r0, r5
 800939c:	9206      	str	r2, [sp, #24]
 800939e:	47b8      	blx	r7
 80093a0:	3001      	adds	r0, #1
 80093a2:	f43f ae9c 	beq.w	80090de <_printf_float+0xb6>
 80093a6:	9a06      	ldr	r2, [sp, #24]
 80093a8:	f10b 0b01 	add.w	fp, fp, #1
 80093ac:	e7bb      	b.n	8009326 <_printf_float+0x2fe>
 80093ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093b2:	4631      	mov	r1, r6
 80093b4:	4628      	mov	r0, r5
 80093b6:	47b8      	blx	r7
 80093b8:	3001      	adds	r0, #1
 80093ba:	d1c0      	bne.n	800933e <_printf_float+0x316>
 80093bc:	e68f      	b.n	80090de <_printf_float+0xb6>
 80093be:	9a06      	ldr	r2, [sp, #24]
 80093c0:	464b      	mov	r3, r9
 80093c2:	4442      	add	r2, r8
 80093c4:	4631      	mov	r1, r6
 80093c6:	4628      	mov	r0, r5
 80093c8:	47b8      	blx	r7
 80093ca:	3001      	adds	r0, #1
 80093cc:	d1c3      	bne.n	8009356 <_printf_float+0x32e>
 80093ce:	e686      	b.n	80090de <_printf_float+0xb6>
 80093d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80093d4:	f1ba 0f01 	cmp.w	sl, #1
 80093d8:	dc01      	bgt.n	80093de <_printf_float+0x3b6>
 80093da:	07db      	lsls	r3, r3, #31
 80093dc:	d536      	bpl.n	800944c <_printf_float+0x424>
 80093de:	2301      	movs	r3, #1
 80093e0:	4642      	mov	r2, r8
 80093e2:	4631      	mov	r1, r6
 80093e4:	4628      	mov	r0, r5
 80093e6:	47b8      	blx	r7
 80093e8:	3001      	adds	r0, #1
 80093ea:	f43f ae78 	beq.w	80090de <_printf_float+0xb6>
 80093ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093f2:	4631      	mov	r1, r6
 80093f4:	4628      	mov	r0, r5
 80093f6:	47b8      	blx	r7
 80093f8:	3001      	adds	r0, #1
 80093fa:	f43f ae70 	beq.w	80090de <_printf_float+0xb6>
 80093fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009402:	2200      	movs	r2, #0
 8009404:	2300      	movs	r3, #0
 8009406:	f10a 3aff 	add.w	sl, sl, #4294967295
 800940a:	f7f7 fb5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800940e:	b9c0      	cbnz	r0, 8009442 <_printf_float+0x41a>
 8009410:	4653      	mov	r3, sl
 8009412:	f108 0201 	add.w	r2, r8, #1
 8009416:	4631      	mov	r1, r6
 8009418:	4628      	mov	r0, r5
 800941a:	47b8      	blx	r7
 800941c:	3001      	adds	r0, #1
 800941e:	d10c      	bne.n	800943a <_printf_float+0x412>
 8009420:	e65d      	b.n	80090de <_printf_float+0xb6>
 8009422:	2301      	movs	r3, #1
 8009424:	465a      	mov	r2, fp
 8009426:	4631      	mov	r1, r6
 8009428:	4628      	mov	r0, r5
 800942a:	47b8      	blx	r7
 800942c:	3001      	adds	r0, #1
 800942e:	f43f ae56 	beq.w	80090de <_printf_float+0xb6>
 8009432:	f108 0801 	add.w	r8, r8, #1
 8009436:	45d0      	cmp	r8, sl
 8009438:	dbf3      	blt.n	8009422 <_printf_float+0x3fa>
 800943a:	464b      	mov	r3, r9
 800943c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009440:	e6df      	b.n	8009202 <_printf_float+0x1da>
 8009442:	f04f 0800 	mov.w	r8, #0
 8009446:	f104 0b1a 	add.w	fp, r4, #26
 800944a:	e7f4      	b.n	8009436 <_printf_float+0x40e>
 800944c:	2301      	movs	r3, #1
 800944e:	4642      	mov	r2, r8
 8009450:	e7e1      	b.n	8009416 <_printf_float+0x3ee>
 8009452:	2301      	movs	r3, #1
 8009454:	464a      	mov	r2, r9
 8009456:	4631      	mov	r1, r6
 8009458:	4628      	mov	r0, r5
 800945a:	47b8      	blx	r7
 800945c:	3001      	adds	r0, #1
 800945e:	f43f ae3e 	beq.w	80090de <_printf_float+0xb6>
 8009462:	f108 0801 	add.w	r8, r8, #1
 8009466:	68e3      	ldr	r3, [r4, #12]
 8009468:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800946a:	1a5b      	subs	r3, r3, r1
 800946c:	4543      	cmp	r3, r8
 800946e:	dcf0      	bgt.n	8009452 <_printf_float+0x42a>
 8009470:	e6fc      	b.n	800926c <_printf_float+0x244>
 8009472:	f04f 0800 	mov.w	r8, #0
 8009476:	f104 0919 	add.w	r9, r4, #25
 800947a:	e7f4      	b.n	8009466 <_printf_float+0x43e>

0800947c <_printf_common>:
 800947c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009480:	4616      	mov	r6, r2
 8009482:	4698      	mov	r8, r3
 8009484:	688a      	ldr	r2, [r1, #8]
 8009486:	690b      	ldr	r3, [r1, #16]
 8009488:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800948c:	4293      	cmp	r3, r2
 800948e:	bfb8      	it	lt
 8009490:	4613      	movlt	r3, r2
 8009492:	6033      	str	r3, [r6, #0]
 8009494:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009498:	4607      	mov	r7, r0
 800949a:	460c      	mov	r4, r1
 800949c:	b10a      	cbz	r2, 80094a2 <_printf_common+0x26>
 800949e:	3301      	adds	r3, #1
 80094a0:	6033      	str	r3, [r6, #0]
 80094a2:	6823      	ldr	r3, [r4, #0]
 80094a4:	0699      	lsls	r1, r3, #26
 80094a6:	bf42      	ittt	mi
 80094a8:	6833      	ldrmi	r3, [r6, #0]
 80094aa:	3302      	addmi	r3, #2
 80094ac:	6033      	strmi	r3, [r6, #0]
 80094ae:	6825      	ldr	r5, [r4, #0]
 80094b0:	f015 0506 	ands.w	r5, r5, #6
 80094b4:	d106      	bne.n	80094c4 <_printf_common+0x48>
 80094b6:	f104 0a19 	add.w	sl, r4, #25
 80094ba:	68e3      	ldr	r3, [r4, #12]
 80094bc:	6832      	ldr	r2, [r6, #0]
 80094be:	1a9b      	subs	r3, r3, r2
 80094c0:	42ab      	cmp	r3, r5
 80094c2:	dc26      	bgt.n	8009512 <_printf_common+0x96>
 80094c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80094c8:	6822      	ldr	r2, [r4, #0]
 80094ca:	3b00      	subs	r3, #0
 80094cc:	bf18      	it	ne
 80094ce:	2301      	movne	r3, #1
 80094d0:	0692      	lsls	r2, r2, #26
 80094d2:	d42b      	bmi.n	800952c <_printf_common+0xb0>
 80094d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80094d8:	4641      	mov	r1, r8
 80094da:	4638      	mov	r0, r7
 80094dc:	47c8      	blx	r9
 80094de:	3001      	adds	r0, #1
 80094e0:	d01e      	beq.n	8009520 <_printf_common+0xa4>
 80094e2:	6823      	ldr	r3, [r4, #0]
 80094e4:	6922      	ldr	r2, [r4, #16]
 80094e6:	f003 0306 	and.w	r3, r3, #6
 80094ea:	2b04      	cmp	r3, #4
 80094ec:	bf02      	ittt	eq
 80094ee:	68e5      	ldreq	r5, [r4, #12]
 80094f0:	6833      	ldreq	r3, [r6, #0]
 80094f2:	1aed      	subeq	r5, r5, r3
 80094f4:	68a3      	ldr	r3, [r4, #8]
 80094f6:	bf0c      	ite	eq
 80094f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094fc:	2500      	movne	r5, #0
 80094fe:	4293      	cmp	r3, r2
 8009500:	bfc4      	itt	gt
 8009502:	1a9b      	subgt	r3, r3, r2
 8009504:	18ed      	addgt	r5, r5, r3
 8009506:	2600      	movs	r6, #0
 8009508:	341a      	adds	r4, #26
 800950a:	42b5      	cmp	r5, r6
 800950c:	d11a      	bne.n	8009544 <_printf_common+0xc8>
 800950e:	2000      	movs	r0, #0
 8009510:	e008      	b.n	8009524 <_printf_common+0xa8>
 8009512:	2301      	movs	r3, #1
 8009514:	4652      	mov	r2, sl
 8009516:	4641      	mov	r1, r8
 8009518:	4638      	mov	r0, r7
 800951a:	47c8      	blx	r9
 800951c:	3001      	adds	r0, #1
 800951e:	d103      	bne.n	8009528 <_printf_common+0xac>
 8009520:	f04f 30ff 	mov.w	r0, #4294967295
 8009524:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009528:	3501      	adds	r5, #1
 800952a:	e7c6      	b.n	80094ba <_printf_common+0x3e>
 800952c:	18e1      	adds	r1, r4, r3
 800952e:	1c5a      	adds	r2, r3, #1
 8009530:	2030      	movs	r0, #48	@ 0x30
 8009532:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009536:	4422      	add	r2, r4
 8009538:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800953c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009540:	3302      	adds	r3, #2
 8009542:	e7c7      	b.n	80094d4 <_printf_common+0x58>
 8009544:	2301      	movs	r3, #1
 8009546:	4622      	mov	r2, r4
 8009548:	4641      	mov	r1, r8
 800954a:	4638      	mov	r0, r7
 800954c:	47c8      	blx	r9
 800954e:	3001      	adds	r0, #1
 8009550:	d0e6      	beq.n	8009520 <_printf_common+0xa4>
 8009552:	3601      	adds	r6, #1
 8009554:	e7d9      	b.n	800950a <_printf_common+0x8e>
	...

08009558 <_printf_i>:
 8009558:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800955c:	7e0f      	ldrb	r7, [r1, #24]
 800955e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009560:	2f78      	cmp	r7, #120	@ 0x78
 8009562:	4691      	mov	r9, r2
 8009564:	4680      	mov	r8, r0
 8009566:	460c      	mov	r4, r1
 8009568:	469a      	mov	sl, r3
 800956a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800956e:	d807      	bhi.n	8009580 <_printf_i+0x28>
 8009570:	2f62      	cmp	r7, #98	@ 0x62
 8009572:	d80a      	bhi.n	800958a <_printf_i+0x32>
 8009574:	2f00      	cmp	r7, #0
 8009576:	f000 80d1 	beq.w	800971c <_printf_i+0x1c4>
 800957a:	2f58      	cmp	r7, #88	@ 0x58
 800957c:	f000 80b8 	beq.w	80096f0 <_printf_i+0x198>
 8009580:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009584:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009588:	e03a      	b.n	8009600 <_printf_i+0xa8>
 800958a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800958e:	2b15      	cmp	r3, #21
 8009590:	d8f6      	bhi.n	8009580 <_printf_i+0x28>
 8009592:	a101      	add	r1, pc, #4	@ (adr r1, 8009598 <_printf_i+0x40>)
 8009594:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009598:	080095f1 	.word	0x080095f1
 800959c:	08009605 	.word	0x08009605
 80095a0:	08009581 	.word	0x08009581
 80095a4:	08009581 	.word	0x08009581
 80095a8:	08009581 	.word	0x08009581
 80095ac:	08009581 	.word	0x08009581
 80095b0:	08009605 	.word	0x08009605
 80095b4:	08009581 	.word	0x08009581
 80095b8:	08009581 	.word	0x08009581
 80095bc:	08009581 	.word	0x08009581
 80095c0:	08009581 	.word	0x08009581
 80095c4:	08009703 	.word	0x08009703
 80095c8:	0800962f 	.word	0x0800962f
 80095cc:	080096bd 	.word	0x080096bd
 80095d0:	08009581 	.word	0x08009581
 80095d4:	08009581 	.word	0x08009581
 80095d8:	08009725 	.word	0x08009725
 80095dc:	08009581 	.word	0x08009581
 80095e0:	0800962f 	.word	0x0800962f
 80095e4:	08009581 	.word	0x08009581
 80095e8:	08009581 	.word	0x08009581
 80095ec:	080096c5 	.word	0x080096c5
 80095f0:	6833      	ldr	r3, [r6, #0]
 80095f2:	1d1a      	adds	r2, r3, #4
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	6032      	str	r2, [r6, #0]
 80095f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80095fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009600:	2301      	movs	r3, #1
 8009602:	e09c      	b.n	800973e <_printf_i+0x1e6>
 8009604:	6833      	ldr	r3, [r6, #0]
 8009606:	6820      	ldr	r0, [r4, #0]
 8009608:	1d19      	adds	r1, r3, #4
 800960a:	6031      	str	r1, [r6, #0]
 800960c:	0606      	lsls	r6, r0, #24
 800960e:	d501      	bpl.n	8009614 <_printf_i+0xbc>
 8009610:	681d      	ldr	r5, [r3, #0]
 8009612:	e003      	b.n	800961c <_printf_i+0xc4>
 8009614:	0645      	lsls	r5, r0, #25
 8009616:	d5fb      	bpl.n	8009610 <_printf_i+0xb8>
 8009618:	f9b3 5000 	ldrsh.w	r5, [r3]
 800961c:	2d00      	cmp	r5, #0
 800961e:	da03      	bge.n	8009628 <_printf_i+0xd0>
 8009620:	232d      	movs	r3, #45	@ 0x2d
 8009622:	426d      	negs	r5, r5
 8009624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009628:	4858      	ldr	r0, [pc, #352]	@ (800978c <_printf_i+0x234>)
 800962a:	230a      	movs	r3, #10
 800962c:	e011      	b.n	8009652 <_printf_i+0xfa>
 800962e:	6821      	ldr	r1, [r4, #0]
 8009630:	6833      	ldr	r3, [r6, #0]
 8009632:	0608      	lsls	r0, r1, #24
 8009634:	f853 5b04 	ldr.w	r5, [r3], #4
 8009638:	d402      	bmi.n	8009640 <_printf_i+0xe8>
 800963a:	0649      	lsls	r1, r1, #25
 800963c:	bf48      	it	mi
 800963e:	b2ad      	uxthmi	r5, r5
 8009640:	2f6f      	cmp	r7, #111	@ 0x6f
 8009642:	4852      	ldr	r0, [pc, #328]	@ (800978c <_printf_i+0x234>)
 8009644:	6033      	str	r3, [r6, #0]
 8009646:	bf14      	ite	ne
 8009648:	230a      	movne	r3, #10
 800964a:	2308      	moveq	r3, #8
 800964c:	2100      	movs	r1, #0
 800964e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009652:	6866      	ldr	r6, [r4, #4]
 8009654:	60a6      	str	r6, [r4, #8]
 8009656:	2e00      	cmp	r6, #0
 8009658:	db05      	blt.n	8009666 <_printf_i+0x10e>
 800965a:	6821      	ldr	r1, [r4, #0]
 800965c:	432e      	orrs	r6, r5
 800965e:	f021 0104 	bic.w	r1, r1, #4
 8009662:	6021      	str	r1, [r4, #0]
 8009664:	d04b      	beq.n	80096fe <_printf_i+0x1a6>
 8009666:	4616      	mov	r6, r2
 8009668:	fbb5 f1f3 	udiv	r1, r5, r3
 800966c:	fb03 5711 	mls	r7, r3, r1, r5
 8009670:	5dc7      	ldrb	r7, [r0, r7]
 8009672:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009676:	462f      	mov	r7, r5
 8009678:	42bb      	cmp	r3, r7
 800967a:	460d      	mov	r5, r1
 800967c:	d9f4      	bls.n	8009668 <_printf_i+0x110>
 800967e:	2b08      	cmp	r3, #8
 8009680:	d10b      	bne.n	800969a <_printf_i+0x142>
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	07df      	lsls	r7, r3, #31
 8009686:	d508      	bpl.n	800969a <_printf_i+0x142>
 8009688:	6923      	ldr	r3, [r4, #16]
 800968a:	6861      	ldr	r1, [r4, #4]
 800968c:	4299      	cmp	r1, r3
 800968e:	bfde      	ittt	le
 8009690:	2330      	movle	r3, #48	@ 0x30
 8009692:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009696:	f106 36ff 	addle.w	r6, r6, #4294967295
 800969a:	1b92      	subs	r2, r2, r6
 800969c:	6122      	str	r2, [r4, #16]
 800969e:	f8cd a000 	str.w	sl, [sp]
 80096a2:	464b      	mov	r3, r9
 80096a4:	aa03      	add	r2, sp, #12
 80096a6:	4621      	mov	r1, r4
 80096a8:	4640      	mov	r0, r8
 80096aa:	f7ff fee7 	bl	800947c <_printf_common>
 80096ae:	3001      	adds	r0, #1
 80096b0:	d14a      	bne.n	8009748 <_printf_i+0x1f0>
 80096b2:	f04f 30ff 	mov.w	r0, #4294967295
 80096b6:	b004      	add	sp, #16
 80096b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096bc:	6823      	ldr	r3, [r4, #0]
 80096be:	f043 0320 	orr.w	r3, r3, #32
 80096c2:	6023      	str	r3, [r4, #0]
 80096c4:	4832      	ldr	r0, [pc, #200]	@ (8009790 <_printf_i+0x238>)
 80096c6:	2778      	movs	r7, #120	@ 0x78
 80096c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80096cc:	6823      	ldr	r3, [r4, #0]
 80096ce:	6831      	ldr	r1, [r6, #0]
 80096d0:	061f      	lsls	r7, r3, #24
 80096d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80096d6:	d402      	bmi.n	80096de <_printf_i+0x186>
 80096d8:	065f      	lsls	r7, r3, #25
 80096da:	bf48      	it	mi
 80096dc:	b2ad      	uxthmi	r5, r5
 80096de:	6031      	str	r1, [r6, #0]
 80096e0:	07d9      	lsls	r1, r3, #31
 80096e2:	bf44      	itt	mi
 80096e4:	f043 0320 	orrmi.w	r3, r3, #32
 80096e8:	6023      	strmi	r3, [r4, #0]
 80096ea:	b11d      	cbz	r5, 80096f4 <_printf_i+0x19c>
 80096ec:	2310      	movs	r3, #16
 80096ee:	e7ad      	b.n	800964c <_printf_i+0xf4>
 80096f0:	4826      	ldr	r0, [pc, #152]	@ (800978c <_printf_i+0x234>)
 80096f2:	e7e9      	b.n	80096c8 <_printf_i+0x170>
 80096f4:	6823      	ldr	r3, [r4, #0]
 80096f6:	f023 0320 	bic.w	r3, r3, #32
 80096fa:	6023      	str	r3, [r4, #0]
 80096fc:	e7f6      	b.n	80096ec <_printf_i+0x194>
 80096fe:	4616      	mov	r6, r2
 8009700:	e7bd      	b.n	800967e <_printf_i+0x126>
 8009702:	6833      	ldr	r3, [r6, #0]
 8009704:	6825      	ldr	r5, [r4, #0]
 8009706:	6961      	ldr	r1, [r4, #20]
 8009708:	1d18      	adds	r0, r3, #4
 800970a:	6030      	str	r0, [r6, #0]
 800970c:	062e      	lsls	r6, r5, #24
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	d501      	bpl.n	8009716 <_printf_i+0x1be>
 8009712:	6019      	str	r1, [r3, #0]
 8009714:	e002      	b.n	800971c <_printf_i+0x1c4>
 8009716:	0668      	lsls	r0, r5, #25
 8009718:	d5fb      	bpl.n	8009712 <_printf_i+0x1ba>
 800971a:	8019      	strh	r1, [r3, #0]
 800971c:	2300      	movs	r3, #0
 800971e:	6123      	str	r3, [r4, #16]
 8009720:	4616      	mov	r6, r2
 8009722:	e7bc      	b.n	800969e <_printf_i+0x146>
 8009724:	6833      	ldr	r3, [r6, #0]
 8009726:	1d1a      	adds	r2, r3, #4
 8009728:	6032      	str	r2, [r6, #0]
 800972a:	681e      	ldr	r6, [r3, #0]
 800972c:	6862      	ldr	r2, [r4, #4]
 800972e:	2100      	movs	r1, #0
 8009730:	4630      	mov	r0, r6
 8009732:	f7f6 fd4d 	bl	80001d0 <memchr>
 8009736:	b108      	cbz	r0, 800973c <_printf_i+0x1e4>
 8009738:	1b80      	subs	r0, r0, r6
 800973a:	6060      	str	r0, [r4, #4]
 800973c:	6863      	ldr	r3, [r4, #4]
 800973e:	6123      	str	r3, [r4, #16]
 8009740:	2300      	movs	r3, #0
 8009742:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009746:	e7aa      	b.n	800969e <_printf_i+0x146>
 8009748:	6923      	ldr	r3, [r4, #16]
 800974a:	4632      	mov	r2, r6
 800974c:	4649      	mov	r1, r9
 800974e:	4640      	mov	r0, r8
 8009750:	47d0      	blx	sl
 8009752:	3001      	adds	r0, #1
 8009754:	d0ad      	beq.n	80096b2 <_printf_i+0x15a>
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	079b      	lsls	r3, r3, #30
 800975a:	d413      	bmi.n	8009784 <_printf_i+0x22c>
 800975c:	68e0      	ldr	r0, [r4, #12]
 800975e:	9b03      	ldr	r3, [sp, #12]
 8009760:	4298      	cmp	r0, r3
 8009762:	bfb8      	it	lt
 8009764:	4618      	movlt	r0, r3
 8009766:	e7a6      	b.n	80096b6 <_printf_i+0x15e>
 8009768:	2301      	movs	r3, #1
 800976a:	4632      	mov	r2, r6
 800976c:	4649      	mov	r1, r9
 800976e:	4640      	mov	r0, r8
 8009770:	47d0      	blx	sl
 8009772:	3001      	adds	r0, #1
 8009774:	d09d      	beq.n	80096b2 <_printf_i+0x15a>
 8009776:	3501      	adds	r5, #1
 8009778:	68e3      	ldr	r3, [r4, #12]
 800977a:	9903      	ldr	r1, [sp, #12]
 800977c:	1a5b      	subs	r3, r3, r1
 800977e:	42ab      	cmp	r3, r5
 8009780:	dcf2      	bgt.n	8009768 <_printf_i+0x210>
 8009782:	e7eb      	b.n	800975c <_printf_i+0x204>
 8009784:	2500      	movs	r5, #0
 8009786:	f104 0619 	add.w	r6, r4, #25
 800978a:	e7f5      	b.n	8009778 <_printf_i+0x220>
 800978c:	0800d262 	.word	0x0800d262
 8009790:	0800d273 	.word	0x0800d273

08009794 <std>:
 8009794:	2300      	movs	r3, #0
 8009796:	b510      	push	{r4, lr}
 8009798:	4604      	mov	r4, r0
 800979a:	e9c0 3300 	strd	r3, r3, [r0]
 800979e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097a2:	6083      	str	r3, [r0, #8]
 80097a4:	8181      	strh	r1, [r0, #12]
 80097a6:	6643      	str	r3, [r0, #100]	@ 0x64
 80097a8:	81c2      	strh	r2, [r0, #14]
 80097aa:	6183      	str	r3, [r0, #24]
 80097ac:	4619      	mov	r1, r3
 80097ae:	2208      	movs	r2, #8
 80097b0:	305c      	adds	r0, #92	@ 0x5c
 80097b2:	f000 f944 	bl	8009a3e <memset>
 80097b6:	4b0d      	ldr	r3, [pc, #52]	@ (80097ec <std+0x58>)
 80097b8:	6263      	str	r3, [r4, #36]	@ 0x24
 80097ba:	4b0d      	ldr	r3, [pc, #52]	@ (80097f0 <std+0x5c>)
 80097bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80097be:	4b0d      	ldr	r3, [pc, #52]	@ (80097f4 <std+0x60>)
 80097c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80097c2:	4b0d      	ldr	r3, [pc, #52]	@ (80097f8 <std+0x64>)
 80097c4:	6323      	str	r3, [r4, #48]	@ 0x30
 80097c6:	4b0d      	ldr	r3, [pc, #52]	@ (80097fc <std+0x68>)
 80097c8:	6224      	str	r4, [r4, #32]
 80097ca:	429c      	cmp	r4, r3
 80097cc:	d006      	beq.n	80097dc <std+0x48>
 80097ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80097d2:	4294      	cmp	r4, r2
 80097d4:	d002      	beq.n	80097dc <std+0x48>
 80097d6:	33d0      	adds	r3, #208	@ 0xd0
 80097d8:	429c      	cmp	r4, r3
 80097da:	d105      	bne.n	80097e8 <std+0x54>
 80097dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80097e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097e4:	f000 b9a8 	b.w	8009b38 <__retarget_lock_init_recursive>
 80097e8:	bd10      	pop	{r4, pc}
 80097ea:	bf00      	nop
 80097ec:	08009985 	.word	0x08009985
 80097f0:	080099a7 	.word	0x080099a7
 80097f4:	080099df 	.word	0x080099df
 80097f8:	08009a03 	.word	0x08009a03
 80097fc:	20005208 	.word	0x20005208

08009800 <stdio_exit_handler>:
 8009800:	4a02      	ldr	r2, [pc, #8]	@ (800980c <stdio_exit_handler+0xc>)
 8009802:	4903      	ldr	r1, [pc, #12]	@ (8009810 <stdio_exit_handler+0x10>)
 8009804:	4803      	ldr	r0, [pc, #12]	@ (8009814 <stdio_exit_handler+0x14>)
 8009806:	f000 b869 	b.w	80098dc <_fwalk_sglue>
 800980a:	bf00      	nop
 800980c:	20000028 	.word	0x20000028
 8009810:	0800b4bd 	.word	0x0800b4bd
 8009814:	20000038 	.word	0x20000038

08009818 <cleanup_stdio>:
 8009818:	6841      	ldr	r1, [r0, #4]
 800981a:	4b0c      	ldr	r3, [pc, #48]	@ (800984c <cleanup_stdio+0x34>)
 800981c:	4299      	cmp	r1, r3
 800981e:	b510      	push	{r4, lr}
 8009820:	4604      	mov	r4, r0
 8009822:	d001      	beq.n	8009828 <cleanup_stdio+0x10>
 8009824:	f001 fe4a 	bl	800b4bc <_fflush_r>
 8009828:	68a1      	ldr	r1, [r4, #8]
 800982a:	4b09      	ldr	r3, [pc, #36]	@ (8009850 <cleanup_stdio+0x38>)
 800982c:	4299      	cmp	r1, r3
 800982e:	d002      	beq.n	8009836 <cleanup_stdio+0x1e>
 8009830:	4620      	mov	r0, r4
 8009832:	f001 fe43 	bl	800b4bc <_fflush_r>
 8009836:	68e1      	ldr	r1, [r4, #12]
 8009838:	4b06      	ldr	r3, [pc, #24]	@ (8009854 <cleanup_stdio+0x3c>)
 800983a:	4299      	cmp	r1, r3
 800983c:	d004      	beq.n	8009848 <cleanup_stdio+0x30>
 800983e:	4620      	mov	r0, r4
 8009840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009844:	f001 be3a 	b.w	800b4bc <_fflush_r>
 8009848:	bd10      	pop	{r4, pc}
 800984a:	bf00      	nop
 800984c:	20005208 	.word	0x20005208
 8009850:	20005270 	.word	0x20005270
 8009854:	200052d8 	.word	0x200052d8

08009858 <global_stdio_init.part.0>:
 8009858:	b510      	push	{r4, lr}
 800985a:	4b0b      	ldr	r3, [pc, #44]	@ (8009888 <global_stdio_init.part.0+0x30>)
 800985c:	4c0b      	ldr	r4, [pc, #44]	@ (800988c <global_stdio_init.part.0+0x34>)
 800985e:	4a0c      	ldr	r2, [pc, #48]	@ (8009890 <global_stdio_init.part.0+0x38>)
 8009860:	601a      	str	r2, [r3, #0]
 8009862:	4620      	mov	r0, r4
 8009864:	2200      	movs	r2, #0
 8009866:	2104      	movs	r1, #4
 8009868:	f7ff ff94 	bl	8009794 <std>
 800986c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009870:	2201      	movs	r2, #1
 8009872:	2109      	movs	r1, #9
 8009874:	f7ff ff8e 	bl	8009794 <std>
 8009878:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800987c:	2202      	movs	r2, #2
 800987e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009882:	2112      	movs	r1, #18
 8009884:	f7ff bf86 	b.w	8009794 <std>
 8009888:	20005340 	.word	0x20005340
 800988c:	20005208 	.word	0x20005208
 8009890:	08009801 	.word	0x08009801

08009894 <__sfp_lock_acquire>:
 8009894:	4801      	ldr	r0, [pc, #4]	@ (800989c <__sfp_lock_acquire+0x8>)
 8009896:	f000 b950 	b.w	8009b3a <__retarget_lock_acquire_recursive>
 800989a:	bf00      	nop
 800989c:	20005349 	.word	0x20005349

080098a0 <__sfp_lock_release>:
 80098a0:	4801      	ldr	r0, [pc, #4]	@ (80098a8 <__sfp_lock_release+0x8>)
 80098a2:	f000 b94b 	b.w	8009b3c <__retarget_lock_release_recursive>
 80098a6:	bf00      	nop
 80098a8:	20005349 	.word	0x20005349

080098ac <__sinit>:
 80098ac:	b510      	push	{r4, lr}
 80098ae:	4604      	mov	r4, r0
 80098b0:	f7ff fff0 	bl	8009894 <__sfp_lock_acquire>
 80098b4:	6a23      	ldr	r3, [r4, #32]
 80098b6:	b11b      	cbz	r3, 80098c0 <__sinit+0x14>
 80098b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098bc:	f7ff bff0 	b.w	80098a0 <__sfp_lock_release>
 80098c0:	4b04      	ldr	r3, [pc, #16]	@ (80098d4 <__sinit+0x28>)
 80098c2:	6223      	str	r3, [r4, #32]
 80098c4:	4b04      	ldr	r3, [pc, #16]	@ (80098d8 <__sinit+0x2c>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1f5      	bne.n	80098b8 <__sinit+0xc>
 80098cc:	f7ff ffc4 	bl	8009858 <global_stdio_init.part.0>
 80098d0:	e7f2      	b.n	80098b8 <__sinit+0xc>
 80098d2:	bf00      	nop
 80098d4:	08009819 	.word	0x08009819
 80098d8:	20005340 	.word	0x20005340

080098dc <_fwalk_sglue>:
 80098dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098e0:	4607      	mov	r7, r0
 80098e2:	4688      	mov	r8, r1
 80098e4:	4614      	mov	r4, r2
 80098e6:	2600      	movs	r6, #0
 80098e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098ec:	f1b9 0901 	subs.w	r9, r9, #1
 80098f0:	d505      	bpl.n	80098fe <_fwalk_sglue+0x22>
 80098f2:	6824      	ldr	r4, [r4, #0]
 80098f4:	2c00      	cmp	r4, #0
 80098f6:	d1f7      	bne.n	80098e8 <_fwalk_sglue+0xc>
 80098f8:	4630      	mov	r0, r6
 80098fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098fe:	89ab      	ldrh	r3, [r5, #12]
 8009900:	2b01      	cmp	r3, #1
 8009902:	d907      	bls.n	8009914 <_fwalk_sglue+0x38>
 8009904:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009908:	3301      	adds	r3, #1
 800990a:	d003      	beq.n	8009914 <_fwalk_sglue+0x38>
 800990c:	4629      	mov	r1, r5
 800990e:	4638      	mov	r0, r7
 8009910:	47c0      	blx	r8
 8009912:	4306      	orrs	r6, r0
 8009914:	3568      	adds	r5, #104	@ 0x68
 8009916:	e7e9      	b.n	80098ec <_fwalk_sglue+0x10>

08009918 <sniprintf>:
 8009918:	b40c      	push	{r2, r3}
 800991a:	b530      	push	{r4, r5, lr}
 800991c:	4b18      	ldr	r3, [pc, #96]	@ (8009980 <sniprintf+0x68>)
 800991e:	1e0c      	subs	r4, r1, #0
 8009920:	681d      	ldr	r5, [r3, #0]
 8009922:	b09d      	sub	sp, #116	@ 0x74
 8009924:	da08      	bge.n	8009938 <sniprintf+0x20>
 8009926:	238b      	movs	r3, #139	@ 0x8b
 8009928:	602b      	str	r3, [r5, #0]
 800992a:	f04f 30ff 	mov.w	r0, #4294967295
 800992e:	b01d      	add	sp, #116	@ 0x74
 8009930:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009934:	b002      	add	sp, #8
 8009936:	4770      	bx	lr
 8009938:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800993c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009940:	f04f 0300 	mov.w	r3, #0
 8009944:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009946:	bf14      	ite	ne
 8009948:	f104 33ff 	addne.w	r3, r4, #4294967295
 800994c:	4623      	moveq	r3, r4
 800994e:	9304      	str	r3, [sp, #16]
 8009950:	9307      	str	r3, [sp, #28]
 8009952:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009956:	9002      	str	r0, [sp, #8]
 8009958:	9006      	str	r0, [sp, #24]
 800995a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800995e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009960:	ab21      	add	r3, sp, #132	@ 0x84
 8009962:	a902      	add	r1, sp, #8
 8009964:	4628      	mov	r0, r5
 8009966:	9301      	str	r3, [sp, #4]
 8009968:	f001 fc28 	bl	800b1bc <_svfiprintf_r>
 800996c:	1c43      	adds	r3, r0, #1
 800996e:	bfbc      	itt	lt
 8009970:	238b      	movlt	r3, #139	@ 0x8b
 8009972:	602b      	strlt	r3, [r5, #0]
 8009974:	2c00      	cmp	r4, #0
 8009976:	d0da      	beq.n	800992e <sniprintf+0x16>
 8009978:	9b02      	ldr	r3, [sp, #8]
 800997a:	2200      	movs	r2, #0
 800997c:	701a      	strb	r2, [r3, #0]
 800997e:	e7d6      	b.n	800992e <sniprintf+0x16>
 8009980:	20000034 	.word	0x20000034

08009984 <__sread>:
 8009984:	b510      	push	{r4, lr}
 8009986:	460c      	mov	r4, r1
 8009988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800998c:	f000 f886 	bl	8009a9c <_read_r>
 8009990:	2800      	cmp	r0, #0
 8009992:	bfab      	itete	ge
 8009994:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009996:	89a3      	ldrhlt	r3, [r4, #12]
 8009998:	181b      	addge	r3, r3, r0
 800999a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800999e:	bfac      	ite	ge
 80099a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80099a2:	81a3      	strhlt	r3, [r4, #12]
 80099a4:	bd10      	pop	{r4, pc}

080099a6 <__swrite>:
 80099a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099aa:	461f      	mov	r7, r3
 80099ac:	898b      	ldrh	r3, [r1, #12]
 80099ae:	05db      	lsls	r3, r3, #23
 80099b0:	4605      	mov	r5, r0
 80099b2:	460c      	mov	r4, r1
 80099b4:	4616      	mov	r6, r2
 80099b6:	d505      	bpl.n	80099c4 <__swrite+0x1e>
 80099b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099bc:	2302      	movs	r3, #2
 80099be:	2200      	movs	r2, #0
 80099c0:	f000 f85a 	bl	8009a78 <_lseek_r>
 80099c4:	89a3      	ldrh	r3, [r4, #12]
 80099c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80099ce:	81a3      	strh	r3, [r4, #12]
 80099d0:	4632      	mov	r2, r6
 80099d2:	463b      	mov	r3, r7
 80099d4:	4628      	mov	r0, r5
 80099d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099da:	f000 b871 	b.w	8009ac0 <_write_r>

080099de <__sseek>:
 80099de:	b510      	push	{r4, lr}
 80099e0:	460c      	mov	r4, r1
 80099e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e6:	f000 f847 	bl	8009a78 <_lseek_r>
 80099ea:	1c43      	adds	r3, r0, #1
 80099ec:	89a3      	ldrh	r3, [r4, #12]
 80099ee:	bf15      	itete	ne
 80099f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80099f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80099f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80099fa:	81a3      	strheq	r3, [r4, #12]
 80099fc:	bf18      	it	ne
 80099fe:	81a3      	strhne	r3, [r4, #12]
 8009a00:	bd10      	pop	{r4, pc}

08009a02 <__sclose>:
 8009a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a06:	f000 b827 	b.w	8009a58 <_close_r>

08009a0a <memmove>:
 8009a0a:	4288      	cmp	r0, r1
 8009a0c:	b510      	push	{r4, lr}
 8009a0e:	eb01 0402 	add.w	r4, r1, r2
 8009a12:	d902      	bls.n	8009a1a <memmove+0x10>
 8009a14:	4284      	cmp	r4, r0
 8009a16:	4623      	mov	r3, r4
 8009a18:	d807      	bhi.n	8009a2a <memmove+0x20>
 8009a1a:	1e43      	subs	r3, r0, #1
 8009a1c:	42a1      	cmp	r1, r4
 8009a1e:	d008      	beq.n	8009a32 <memmove+0x28>
 8009a20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a24:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a28:	e7f8      	b.n	8009a1c <memmove+0x12>
 8009a2a:	4402      	add	r2, r0
 8009a2c:	4601      	mov	r1, r0
 8009a2e:	428a      	cmp	r2, r1
 8009a30:	d100      	bne.n	8009a34 <memmove+0x2a>
 8009a32:	bd10      	pop	{r4, pc}
 8009a34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009a38:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009a3c:	e7f7      	b.n	8009a2e <memmove+0x24>

08009a3e <memset>:
 8009a3e:	4402      	add	r2, r0
 8009a40:	4603      	mov	r3, r0
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d100      	bne.n	8009a48 <memset+0xa>
 8009a46:	4770      	bx	lr
 8009a48:	f803 1b01 	strb.w	r1, [r3], #1
 8009a4c:	e7f9      	b.n	8009a42 <memset+0x4>
	...

08009a50 <_localeconv_r>:
 8009a50:	4800      	ldr	r0, [pc, #0]	@ (8009a54 <_localeconv_r+0x4>)
 8009a52:	4770      	bx	lr
 8009a54:	20000174 	.word	0x20000174

08009a58 <_close_r>:
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	4d06      	ldr	r5, [pc, #24]	@ (8009a74 <_close_r+0x1c>)
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	4604      	mov	r4, r0
 8009a60:	4608      	mov	r0, r1
 8009a62:	602b      	str	r3, [r5, #0]
 8009a64:	f7f8 ff50 	bl	8002908 <_close>
 8009a68:	1c43      	adds	r3, r0, #1
 8009a6a:	d102      	bne.n	8009a72 <_close_r+0x1a>
 8009a6c:	682b      	ldr	r3, [r5, #0]
 8009a6e:	b103      	cbz	r3, 8009a72 <_close_r+0x1a>
 8009a70:	6023      	str	r3, [r4, #0]
 8009a72:	bd38      	pop	{r3, r4, r5, pc}
 8009a74:	20005344 	.word	0x20005344

08009a78 <_lseek_r>:
 8009a78:	b538      	push	{r3, r4, r5, lr}
 8009a7a:	4d07      	ldr	r5, [pc, #28]	@ (8009a98 <_lseek_r+0x20>)
 8009a7c:	4604      	mov	r4, r0
 8009a7e:	4608      	mov	r0, r1
 8009a80:	4611      	mov	r1, r2
 8009a82:	2200      	movs	r2, #0
 8009a84:	602a      	str	r2, [r5, #0]
 8009a86:	461a      	mov	r2, r3
 8009a88:	f7f8 ff65 	bl	8002956 <_lseek>
 8009a8c:	1c43      	adds	r3, r0, #1
 8009a8e:	d102      	bne.n	8009a96 <_lseek_r+0x1e>
 8009a90:	682b      	ldr	r3, [r5, #0]
 8009a92:	b103      	cbz	r3, 8009a96 <_lseek_r+0x1e>
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	bd38      	pop	{r3, r4, r5, pc}
 8009a98:	20005344 	.word	0x20005344

08009a9c <_read_r>:
 8009a9c:	b538      	push	{r3, r4, r5, lr}
 8009a9e:	4d07      	ldr	r5, [pc, #28]	@ (8009abc <_read_r+0x20>)
 8009aa0:	4604      	mov	r4, r0
 8009aa2:	4608      	mov	r0, r1
 8009aa4:	4611      	mov	r1, r2
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	602a      	str	r2, [r5, #0]
 8009aaa:	461a      	mov	r2, r3
 8009aac:	f7f8 fef3 	bl	8002896 <_read>
 8009ab0:	1c43      	adds	r3, r0, #1
 8009ab2:	d102      	bne.n	8009aba <_read_r+0x1e>
 8009ab4:	682b      	ldr	r3, [r5, #0]
 8009ab6:	b103      	cbz	r3, 8009aba <_read_r+0x1e>
 8009ab8:	6023      	str	r3, [r4, #0]
 8009aba:	bd38      	pop	{r3, r4, r5, pc}
 8009abc:	20005344 	.word	0x20005344

08009ac0 <_write_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4d07      	ldr	r5, [pc, #28]	@ (8009ae0 <_write_r+0x20>)
 8009ac4:	4604      	mov	r4, r0
 8009ac6:	4608      	mov	r0, r1
 8009ac8:	4611      	mov	r1, r2
 8009aca:	2200      	movs	r2, #0
 8009acc:	602a      	str	r2, [r5, #0]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	f7f8 fefe 	bl	80028d0 <_write>
 8009ad4:	1c43      	adds	r3, r0, #1
 8009ad6:	d102      	bne.n	8009ade <_write_r+0x1e>
 8009ad8:	682b      	ldr	r3, [r5, #0]
 8009ada:	b103      	cbz	r3, 8009ade <_write_r+0x1e>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	20005344 	.word	0x20005344

08009ae4 <__errno>:
 8009ae4:	4b01      	ldr	r3, [pc, #4]	@ (8009aec <__errno+0x8>)
 8009ae6:	6818      	ldr	r0, [r3, #0]
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	20000034 	.word	0x20000034

08009af0 <__libc_init_array>:
 8009af0:	b570      	push	{r4, r5, r6, lr}
 8009af2:	4d0d      	ldr	r5, [pc, #52]	@ (8009b28 <__libc_init_array+0x38>)
 8009af4:	4c0d      	ldr	r4, [pc, #52]	@ (8009b2c <__libc_init_array+0x3c>)
 8009af6:	1b64      	subs	r4, r4, r5
 8009af8:	10a4      	asrs	r4, r4, #2
 8009afa:	2600      	movs	r6, #0
 8009afc:	42a6      	cmp	r6, r4
 8009afe:	d109      	bne.n	8009b14 <__libc_init_array+0x24>
 8009b00:	4d0b      	ldr	r5, [pc, #44]	@ (8009b30 <__libc_init_array+0x40>)
 8009b02:	4c0c      	ldr	r4, [pc, #48]	@ (8009b34 <__libc_init_array+0x44>)
 8009b04:	f002 f872 	bl	800bbec <_init>
 8009b08:	1b64      	subs	r4, r4, r5
 8009b0a:	10a4      	asrs	r4, r4, #2
 8009b0c:	2600      	movs	r6, #0
 8009b0e:	42a6      	cmp	r6, r4
 8009b10:	d105      	bne.n	8009b1e <__libc_init_array+0x2e>
 8009b12:	bd70      	pop	{r4, r5, r6, pc}
 8009b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b18:	4798      	blx	r3
 8009b1a:	3601      	adds	r6, #1
 8009b1c:	e7ee      	b.n	8009afc <__libc_init_array+0xc>
 8009b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b22:	4798      	blx	r3
 8009b24:	3601      	adds	r6, #1
 8009b26:	e7f2      	b.n	8009b0e <__libc_init_array+0x1e>
 8009b28:	0800d5cc 	.word	0x0800d5cc
 8009b2c:	0800d5cc 	.word	0x0800d5cc
 8009b30:	0800d5cc 	.word	0x0800d5cc
 8009b34:	0800d5d0 	.word	0x0800d5d0

08009b38 <__retarget_lock_init_recursive>:
 8009b38:	4770      	bx	lr

08009b3a <__retarget_lock_acquire_recursive>:
 8009b3a:	4770      	bx	lr

08009b3c <__retarget_lock_release_recursive>:
 8009b3c:	4770      	bx	lr

08009b3e <memcpy>:
 8009b3e:	440a      	add	r2, r1
 8009b40:	4291      	cmp	r1, r2
 8009b42:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b46:	d100      	bne.n	8009b4a <memcpy+0xc>
 8009b48:	4770      	bx	lr
 8009b4a:	b510      	push	{r4, lr}
 8009b4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b50:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b54:	4291      	cmp	r1, r2
 8009b56:	d1f9      	bne.n	8009b4c <memcpy+0xe>
 8009b58:	bd10      	pop	{r4, pc}

08009b5a <quorem>:
 8009b5a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b5e:	6903      	ldr	r3, [r0, #16]
 8009b60:	690c      	ldr	r4, [r1, #16]
 8009b62:	42a3      	cmp	r3, r4
 8009b64:	4607      	mov	r7, r0
 8009b66:	db7e      	blt.n	8009c66 <quorem+0x10c>
 8009b68:	3c01      	subs	r4, #1
 8009b6a:	f101 0814 	add.w	r8, r1, #20
 8009b6e:	00a3      	lsls	r3, r4, #2
 8009b70:	f100 0514 	add.w	r5, r0, #20
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b7a:	9301      	str	r3, [sp, #4]
 8009b7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b84:	3301      	adds	r3, #1
 8009b86:	429a      	cmp	r2, r3
 8009b88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b90:	d32e      	bcc.n	8009bf0 <quorem+0x96>
 8009b92:	f04f 0a00 	mov.w	sl, #0
 8009b96:	46c4      	mov	ip, r8
 8009b98:	46ae      	mov	lr, r5
 8009b9a:	46d3      	mov	fp, sl
 8009b9c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009ba0:	b298      	uxth	r0, r3
 8009ba2:	fb06 a000 	mla	r0, r6, r0, sl
 8009ba6:	0c02      	lsrs	r2, r0, #16
 8009ba8:	0c1b      	lsrs	r3, r3, #16
 8009baa:	fb06 2303 	mla	r3, r6, r3, r2
 8009bae:	f8de 2000 	ldr.w	r2, [lr]
 8009bb2:	b280      	uxth	r0, r0
 8009bb4:	b292      	uxth	r2, r2
 8009bb6:	1a12      	subs	r2, r2, r0
 8009bb8:	445a      	add	r2, fp
 8009bba:	f8de 0000 	ldr.w	r0, [lr]
 8009bbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009bc8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009bcc:	b292      	uxth	r2, r2
 8009bce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009bd2:	45e1      	cmp	r9, ip
 8009bd4:	f84e 2b04 	str.w	r2, [lr], #4
 8009bd8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009bdc:	d2de      	bcs.n	8009b9c <quorem+0x42>
 8009bde:	9b00      	ldr	r3, [sp, #0]
 8009be0:	58eb      	ldr	r3, [r5, r3]
 8009be2:	b92b      	cbnz	r3, 8009bf0 <quorem+0x96>
 8009be4:	9b01      	ldr	r3, [sp, #4]
 8009be6:	3b04      	subs	r3, #4
 8009be8:	429d      	cmp	r5, r3
 8009bea:	461a      	mov	r2, r3
 8009bec:	d32f      	bcc.n	8009c4e <quorem+0xf4>
 8009bee:	613c      	str	r4, [r7, #16]
 8009bf0:	4638      	mov	r0, r7
 8009bf2:	f001 f97f 	bl	800aef4 <__mcmp>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	db25      	blt.n	8009c46 <quorem+0xec>
 8009bfa:	4629      	mov	r1, r5
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	f858 2b04 	ldr.w	r2, [r8], #4
 8009c02:	f8d1 c000 	ldr.w	ip, [r1]
 8009c06:	fa1f fe82 	uxth.w	lr, r2
 8009c0a:	fa1f f38c 	uxth.w	r3, ip
 8009c0e:	eba3 030e 	sub.w	r3, r3, lr
 8009c12:	4403      	add	r3, r0
 8009c14:	0c12      	lsrs	r2, r2, #16
 8009c16:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009c1a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c24:	45c1      	cmp	r9, r8
 8009c26:	f841 3b04 	str.w	r3, [r1], #4
 8009c2a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009c2e:	d2e6      	bcs.n	8009bfe <quorem+0xa4>
 8009c30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009c34:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009c38:	b922      	cbnz	r2, 8009c44 <quorem+0xea>
 8009c3a:	3b04      	subs	r3, #4
 8009c3c:	429d      	cmp	r5, r3
 8009c3e:	461a      	mov	r2, r3
 8009c40:	d30b      	bcc.n	8009c5a <quorem+0x100>
 8009c42:	613c      	str	r4, [r7, #16]
 8009c44:	3601      	adds	r6, #1
 8009c46:	4630      	mov	r0, r6
 8009c48:	b003      	add	sp, #12
 8009c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c4e:	6812      	ldr	r2, [r2, #0]
 8009c50:	3b04      	subs	r3, #4
 8009c52:	2a00      	cmp	r2, #0
 8009c54:	d1cb      	bne.n	8009bee <quorem+0x94>
 8009c56:	3c01      	subs	r4, #1
 8009c58:	e7c6      	b.n	8009be8 <quorem+0x8e>
 8009c5a:	6812      	ldr	r2, [r2, #0]
 8009c5c:	3b04      	subs	r3, #4
 8009c5e:	2a00      	cmp	r2, #0
 8009c60:	d1ef      	bne.n	8009c42 <quorem+0xe8>
 8009c62:	3c01      	subs	r4, #1
 8009c64:	e7ea      	b.n	8009c3c <quorem+0xe2>
 8009c66:	2000      	movs	r0, #0
 8009c68:	e7ee      	b.n	8009c48 <quorem+0xee>
 8009c6a:	0000      	movs	r0, r0
 8009c6c:	0000      	movs	r0, r0
	...

08009c70 <_dtoa_r>:
 8009c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c74:	69c7      	ldr	r7, [r0, #28]
 8009c76:	b097      	sub	sp, #92	@ 0x5c
 8009c78:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009c7c:	ec55 4b10 	vmov	r4, r5, d0
 8009c80:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009c82:	9107      	str	r1, [sp, #28]
 8009c84:	4681      	mov	r9, r0
 8009c86:	920c      	str	r2, [sp, #48]	@ 0x30
 8009c88:	9311      	str	r3, [sp, #68]	@ 0x44
 8009c8a:	b97f      	cbnz	r7, 8009cac <_dtoa_r+0x3c>
 8009c8c:	2010      	movs	r0, #16
 8009c8e:	f000 fe09 	bl	800a8a4 <malloc>
 8009c92:	4602      	mov	r2, r0
 8009c94:	f8c9 001c 	str.w	r0, [r9, #28]
 8009c98:	b920      	cbnz	r0, 8009ca4 <_dtoa_r+0x34>
 8009c9a:	4ba9      	ldr	r3, [pc, #676]	@ (8009f40 <_dtoa_r+0x2d0>)
 8009c9c:	21ef      	movs	r1, #239	@ 0xef
 8009c9e:	48a9      	ldr	r0, [pc, #676]	@ (8009f44 <_dtoa_r+0x2d4>)
 8009ca0:	f001 fc44 	bl	800b52c <__assert_func>
 8009ca4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009ca8:	6007      	str	r7, [r0, #0]
 8009caa:	60c7      	str	r7, [r0, #12]
 8009cac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009cb0:	6819      	ldr	r1, [r3, #0]
 8009cb2:	b159      	cbz	r1, 8009ccc <_dtoa_r+0x5c>
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	604a      	str	r2, [r1, #4]
 8009cb8:	2301      	movs	r3, #1
 8009cba:	4093      	lsls	r3, r2
 8009cbc:	608b      	str	r3, [r1, #8]
 8009cbe:	4648      	mov	r0, r9
 8009cc0:	f000 fee6 	bl	800aa90 <_Bfree>
 8009cc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	601a      	str	r2, [r3, #0]
 8009ccc:	1e2b      	subs	r3, r5, #0
 8009cce:	bfb9      	ittee	lt
 8009cd0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009cd4:	9305      	strlt	r3, [sp, #20]
 8009cd6:	2300      	movge	r3, #0
 8009cd8:	6033      	strge	r3, [r6, #0]
 8009cda:	9f05      	ldr	r7, [sp, #20]
 8009cdc:	4b9a      	ldr	r3, [pc, #616]	@ (8009f48 <_dtoa_r+0x2d8>)
 8009cde:	bfbc      	itt	lt
 8009ce0:	2201      	movlt	r2, #1
 8009ce2:	6032      	strlt	r2, [r6, #0]
 8009ce4:	43bb      	bics	r3, r7
 8009ce6:	d112      	bne.n	8009d0e <_dtoa_r+0x9e>
 8009ce8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009cea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009cee:	6013      	str	r3, [r2, #0]
 8009cf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009cf4:	4323      	orrs	r3, r4
 8009cf6:	f000 855a 	beq.w	800a7ae <_dtoa_r+0xb3e>
 8009cfa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009cfc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009f5c <_dtoa_r+0x2ec>
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	f000 855c 	beq.w	800a7be <_dtoa_r+0xb4e>
 8009d06:	f10a 0303 	add.w	r3, sl, #3
 8009d0a:	f000 bd56 	b.w	800a7ba <_dtoa_r+0xb4a>
 8009d0e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009d12:	2200      	movs	r2, #0
 8009d14:	ec51 0b17 	vmov	r0, r1, d7
 8009d18:	2300      	movs	r3, #0
 8009d1a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009d1e:	f7f6 fed3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d22:	4680      	mov	r8, r0
 8009d24:	b158      	cbz	r0, 8009d3e <_dtoa_r+0xce>
 8009d26:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d28:	2301      	movs	r3, #1
 8009d2a:	6013      	str	r3, [r2, #0]
 8009d2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d2e:	b113      	cbz	r3, 8009d36 <_dtoa_r+0xc6>
 8009d30:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009d32:	4b86      	ldr	r3, [pc, #536]	@ (8009f4c <_dtoa_r+0x2dc>)
 8009d34:	6013      	str	r3, [r2, #0]
 8009d36:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009f60 <_dtoa_r+0x2f0>
 8009d3a:	f000 bd40 	b.w	800a7be <_dtoa_r+0xb4e>
 8009d3e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009d42:	aa14      	add	r2, sp, #80	@ 0x50
 8009d44:	a915      	add	r1, sp, #84	@ 0x54
 8009d46:	4648      	mov	r0, r9
 8009d48:	f001 f984 	bl	800b054 <__d2b>
 8009d4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009d50:	9002      	str	r0, [sp, #8]
 8009d52:	2e00      	cmp	r6, #0
 8009d54:	d078      	beq.n	8009e48 <_dtoa_r+0x1d8>
 8009d56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d58:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009d64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009d68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009d6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009d70:	4619      	mov	r1, r3
 8009d72:	2200      	movs	r2, #0
 8009d74:	4b76      	ldr	r3, [pc, #472]	@ (8009f50 <_dtoa_r+0x2e0>)
 8009d76:	f7f6 fa87 	bl	8000288 <__aeabi_dsub>
 8009d7a:	a36b      	add	r3, pc, #428	@ (adr r3, 8009f28 <_dtoa_r+0x2b8>)
 8009d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d80:	f7f6 fc3a 	bl	80005f8 <__aeabi_dmul>
 8009d84:	a36a      	add	r3, pc, #424	@ (adr r3, 8009f30 <_dtoa_r+0x2c0>)
 8009d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8a:	f7f6 fa7f 	bl	800028c <__adddf3>
 8009d8e:	4604      	mov	r4, r0
 8009d90:	4630      	mov	r0, r6
 8009d92:	460d      	mov	r5, r1
 8009d94:	f7f6 fbc6 	bl	8000524 <__aeabi_i2d>
 8009d98:	a367      	add	r3, pc, #412	@ (adr r3, 8009f38 <_dtoa_r+0x2c8>)
 8009d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9e:	f7f6 fc2b 	bl	80005f8 <__aeabi_dmul>
 8009da2:	4602      	mov	r2, r0
 8009da4:	460b      	mov	r3, r1
 8009da6:	4620      	mov	r0, r4
 8009da8:	4629      	mov	r1, r5
 8009daa:	f7f6 fa6f 	bl	800028c <__adddf3>
 8009dae:	4604      	mov	r4, r0
 8009db0:	460d      	mov	r5, r1
 8009db2:	f7f6 fed1 	bl	8000b58 <__aeabi_d2iz>
 8009db6:	2200      	movs	r2, #0
 8009db8:	4607      	mov	r7, r0
 8009dba:	2300      	movs	r3, #0
 8009dbc:	4620      	mov	r0, r4
 8009dbe:	4629      	mov	r1, r5
 8009dc0:	f7f6 fe8c 	bl	8000adc <__aeabi_dcmplt>
 8009dc4:	b140      	cbz	r0, 8009dd8 <_dtoa_r+0x168>
 8009dc6:	4638      	mov	r0, r7
 8009dc8:	f7f6 fbac 	bl	8000524 <__aeabi_i2d>
 8009dcc:	4622      	mov	r2, r4
 8009dce:	462b      	mov	r3, r5
 8009dd0:	f7f6 fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dd4:	b900      	cbnz	r0, 8009dd8 <_dtoa_r+0x168>
 8009dd6:	3f01      	subs	r7, #1
 8009dd8:	2f16      	cmp	r7, #22
 8009dda:	d852      	bhi.n	8009e82 <_dtoa_r+0x212>
 8009ddc:	4b5d      	ldr	r3, [pc, #372]	@ (8009f54 <_dtoa_r+0x2e4>)
 8009dde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009de6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009dea:	f7f6 fe77 	bl	8000adc <__aeabi_dcmplt>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d049      	beq.n	8009e86 <_dtoa_r+0x216>
 8009df2:	3f01      	subs	r7, #1
 8009df4:	2300      	movs	r3, #0
 8009df6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009df8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009dfa:	1b9b      	subs	r3, r3, r6
 8009dfc:	1e5a      	subs	r2, r3, #1
 8009dfe:	bf45      	ittet	mi
 8009e00:	f1c3 0301 	rsbmi	r3, r3, #1
 8009e04:	9300      	strmi	r3, [sp, #0]
 8009e06:	2300      	movpl	r3, #0
 8009e08:	2300      	movmi	r3, #0
 8009e0a:	9206      	str	r2, [sp, #24]
 8009e0c:	bf54      	ite	pl
 8009e0e:	9300      	strpl	r3, [sp, #0]
 8009e10:	9306      	strmi	r3, [sp, #24]
 8009e12:	2f00      	cmp	r7, #0
 8009e14:	db39      	blt.n	8009e8a <_dtoa_r+0x21a>
 8009e16:	9b06      	ldr	r3, [sp, #24]
 8009e18:	970d      	str	r7, [sp, #52]	@ 0x34
 8009e1a:	443b      	add	r3, r7
 8009e1c:	9306      	str	r3, [sp, #24]
 8009e1e:	2300      	movs	r3, #0
 8009e20:	9308      	str	r3, [sp, #32]
 8009e22:	9b07      	ldr	r3, [sp, #28]
 8009e24:	2b09      	cmp	r3, #9
 8009e26:	d863      	bhi.n	8009ef0 <_dtoa_r+0x280>
 8009e28:	2b05      	cmp	r3, #5
 8009e2a:	bfc4      	itt	gt
 8009e2c:	3b04      	subgt	r3, #4
 8009e2e:	9307      	strgt	r3, [sp, #28]
 8009e30:	9b07      	ldr	r3, [sp, #28]
 8009e32:	f1a3 0302 	sub.w	r3, r3, #2
 8009e36:	bfcc      	ite	gt
 8009e38:	2400      	movgt	r4, #0
 8009e3a:	2401      	movle	r4, #1
 8009e3c:	2b03      	cmp	r3, #3
 8009e3e:	d863      	bhi.n	8009f08 <_dtoa_r+0x298>
 8009e40:	e8df f003 	tbb	[pc, r3]
 8009e44:	2b375452 	.word	0x2b375452
 8009e48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009e4c:	441e      	add	r6, r3
 8009e4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009e52:	2b20      	cmp	r3, #32
 8009e54:	bfc1      	itttt	gt
 8009e56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009e5a:	409f      	lslgt	r7, r3
 8009e5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009e60:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009e64:	bfd6      	itet	le
 8009e66:	f1c3 0320 	rsble	r3, r3, #32
 8009e6a:	ea47 0003 	orrgt.w	r0, r7, r3
 8009e6e:	fa04 f003 	lslle.w	r0, r4, r3
 8009e72:	f7f6 fb47 	bl	8000504 <__aeabi_ui2d>
 8009e76:	2201      	movs	r2, #1
 8009e78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009e7c:	3e01      	subs	r6, #1
 8009e7e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009e80:	e776      	b.n	8009d70 <_dtoa_r+0x100>
 8009e82:	2301      	movs	r3, #1
 8009e84:	e7b7      	b.n	8009df6 <_dtoa_r+0x186>
 8009e86:	9010      	str	r0, [sp, #64]	@ 0x40
 8009e88:	e7b6      	b.n	8009df8 <_dtoa_r+0x188>
 8009e8a:	9b00      	ldr	r3, [sp, #0]
 8009e8c:	1bdb      	subs	r3, r3, r7
 8009e8e:	9300      	str	r3, [sp, #0]
 8009e90:	427b      	negs	r3, r7
 8009e92:	9308      	str	r3, [sp, #32]
 8009e94:	2300      	movs	r3, #0
 8009e96:	930d      	str	r3, [sp, #52]	@ 0x34
 8009e98:	e7c3      	b.n	8009e22 <_dtoa_r+0x1b2>
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ea0:	eb07 0b03 	add.w	fp, r7, r3
 8009ea4:	f10b 0301 	add.w	r3, fp, #1
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	9303      	str	r3, [sp, #12]
 8009eac:	bfb8      	it	lt
 8009eae:	2301      	movlt	r3, #1
 8009eb0:	e006      	b.n	8009ec0 <_dtoa_r+0x250>
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	dd28      	ble.n	8009f0e <_dtoa_r+0x29e>
 8009ebc:	469b      	mov	fp, r3
 8009ebe:	9303      	str	r3, [sp, #12]
 8009ec0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	2204      	movs	r2, #4
 8009ec8:	f102 0514 	add.w	r5, r2, #20
 8009ecc:	429d      	cmp	r5, r3
 8009ece:	d926      	bls.n	8009f1e <_dtoa_r+0x2ae>
 8009ed0:	6041      	str	r1, [r0, #4]
 8009ed2:	4648      	mov	r0, r9
 8009ed4:	f000 fd9c 	bl	800aa10 <_Balloc>
 8009ed8:	4682      	mov	sl, r0
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d142      	bne.n	8009f64 <_dtoa_r+0x2f4>
 8009ede:	4b1e      	ldr	r3, [pc, #120]	@ (8009f58 <_dtoa_r+0x2e8>)
 8009ee0:	4602      	mov	r2, r0
 8009ee2:	f240 11af 	movw	r1, #431	@ 0x1af
 8009ee6:	e6da      	b.n	8009c9e <_dtoa_r+0x2e>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	e7e3      	b.n	8009eb4 <_dtoa_r+0x244>
 8009eec:	2300      	movs	r3, #0
 8009eee:	e7d5      	b.n	8009e9c <_dtoa_r+0x22c>
 8009ef0:	2401      	movs	r4, #1
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	9307      	str	r3, [sp, #28]
 8009ef6:	9409      	str	r4, [sp, #36]	@ 0x24
 8009ef8:	f04f 3bff 	mov.w	fp, #4294967295
 8009efc:	2200      	movs	r2, #0
 8009efe:	f8cd b00c 	str.w	fp, [sp, #12]
 8009f02:	2312      	movs	r3, #18
 8009f04:	920c      	str	r2, [sp, #48]	@ 0x30
 8009f06:	e7db      	b.n	8009ec0 <_dtoa_r+0x250>
 8009f08:	2301      	movs	r3, #1
 8009f0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f0c:	e7f4      	b.n	8009ef8 <_dtoa_r+0x288>
 8009f0e:	f04f 0b01 	mov.w	fp, #1
 8009f12:	f8cd b00c 	str.w	fp, [sp, #12]
 8009f16:	465b      	mov	r3, fp
 8009f18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009f1c:	e7d0      	b.n	8009ec0 <_dtoa_r+0x250>
 8009f1e:	3101      	adds	r1, #1
 8009f20:	0052      	lsls	r2, r2, #1
 8009f22:	e7d1      	b.n	8009ec8 <_dtoa_r+0x258>
 8009f24:	f3af 8000 	nop.w
 8009f28:	636f4361 	.word	0x636f4361
 8009f2c:	3fd287a7 	.word	0x3fd287a7
 8009f30:	8b60c8b3 	.word	0x8b60c8b3
 8009f34:	3fc68a28 	.word	0x3fc68a28
 8009f38:	509f79fb 	.word	0x509f79fb
 8009f3c:	3fd34413 	.word	0x3fd34413
 8009f40:	0800d291 	.word	0x0800d291
 8009f44:	0800d2a8 	.word	0x0800d2a8
 8009f48:	7ff00000 	.word	0x7ff00000
 8009f4c:	0800d261 	.word	0x0800d261
 8009f50:	3ff80000 	.word	0x3ff80000
 8009f54:	0800d3f8 	.word	0x0800d3f8
 8009f58:	0800d300 	.word	0x0800d300
 8009f5c:	0800d28d 	.word	0x0800d28d
 8009f60:	0800d260 	.word	0x0800d260
 8009f64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f68:	6018      	str	r0, [r3, #0]
 8009f6a:	9b03      	ldr	r3, [sp, #12]
 8009f6c:	2b0e      	cmp	r3, #14
 8009f6e:	f200 80a1 	bhi.w	800a0b4 <_dtoa_r+0x444>
 8009f72:	2c00      	cmp	r4, #0
 8009f74:	f000 809e 	beq.w	800a0b4 <_dtoa_r+0x444>
 8009f78:	2f00      	cmp	r7, #0
 8009f7a:	dd33      	ble.n	8009fe4 <_dtoa_r+0x374>
 8009f7c:	4b9c      	ldr	r3, [pc, #624]	@ (800a1f0 <_dtoa_r+0x580>)
 8009f7e:	f007 020f 	and.w	r2, r7, #15
 8009f82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f86:	ed93 7b00 	vldr	d7, [r3]
 8009f8a:	05f8      	lsls	r0, r7, #23
 8009f8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009f90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009f94:	d516      	bpl.n	8009fc4 <_dtoa_r+0x354>
 8009f96:	4b97      	ldr	r3, [pc, #604]	@ (800a1f4 <_dtoa_r+0x584>)
 8009f98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009f9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009fa0:	f7f6 fc54 	bl	800084c <__aeabi_ddiv>
 8009fa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009fa8:	f004 040f 	and.w	r4, r4, #15
 8009fac:	2603      	movs	r6, #3
 8009fae:	4d91      	ldr	r5, [pc, #580]	@ (800a1f4 <_dtoa_r+0x584>)
 8009fb0:	b954      	cbnz	r4, 8009fc8 <_dtoa_r+0x358>
 8009fb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009fb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fba:	f7f6 fc47 	bl	800084c <__aeabi_ddiv>
 8009fbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009fc2:	e028      	b.n	800a016 <_dtoa_r+0x3a6>
 8009fc4:	2602      	movs	r6, #2
 8009fc6:	e7f2      	b.n	8009fae <_dtoa_r+0x33e>
 8009fc8:	07e1      	lsls	r1, r4, #31
 8009fca:	d508      	bpl.n	8009fde <_dtoa_r+0x36e>
 8009fcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009fd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009fd4:	f7f6 fb10 	bl	80005f8 <__aeabi_dmul>
 8009fd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009fdc:	3601      	adds	r6, #1
 8009fde:	1064      	asrs	r4, r4, #1
 8009fe0:	3508      	adds	r5, #8
 8009fe2:	e7e5      	b.n	8009fb0 <_dtoa_r+0x340>
 8009fe4:	f000 80af 	beq.w	800a146 <_dtoa_r+0x4d6>
 8009fe8:	427c      	negs	r4, r7
 8009fea:	4b81      	ldr	r3, [pc, #516]	@ (800a1f0 <_dtoa_r+0x580>)
 8009fec:	4d81      	ldr	r5, [pc, #516]	@ (800a1f4 <_dtoa_r+0x584>)
 8009fee:	f004 020f 	and.w	r2, r4, #15
 8009ff2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ffa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009ffe:	f7f6 fafb 	bl	80005f8 <__aeabi_dmul>
 800a002:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a006:	1124      	asrs	r4, r4, #4
 800a008:	2300      	movs	r3, #0
 800a00a:	2602      	movs	r6, #2
 800a00c:	2c00      	cmp	r4, #0
 800a00e:	f040 808f 	bne.w	800a130 <_dtoa_r+0x4c0>
 800a012:	2b00      	cmp	r3, #0
 800a014:	d1d3      	bne.n	8009fbe <_dtoa_r+0x34e>
 800a016:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a018:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	f000 8094 	beq.w	800a14a <_dtoa_r+0x4da>
 800a022:	4b75      	ldr	r3, [pc, #468]	@ (800a1f8 <_dtoa_r+0x588>)
 800a024:	2200      	movs	r2, #0
 800a026:	4620      	mov	r0, r4
 800a028:	4629      	mov	r1, r5
 800a02a:	f7f6 fd57 	bl	8000adc <__aeabi_dcmplt>
 800a02e:	2800      	cmp	r0, #0
 800a030:	f000 808b 	beq.w	800a14a <_dtoa_r+0x4da>
 800a034:	9b03      	ldr	r3, [sp, #12]
 800a036:	2b00      	cmp	r3, #0
 800a038:	f000 8087 	beq.w	800a14a <_dtoa_r+0x4da>
 800a03c:	f1bb 0f00 	cmp.w	fp, #0
 800a040:	dd34      	ble.n	800a0ac <_dtoa_r+0x43c>
 800a042:	4620      	mov	r0, r4
 800a044:	4b6d      	ldr	r3, [pc, #436]	@ (800a1fc <_dtoa_r+0x58c>)
 800a046:	2200      	movs	r2, #0
 800a048:	4629      	mov	r1, r5
 800a04a:	f7f6 fad5 	bl	80005f8 <__aeabi_dmul>
 800a04e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a052:	f107 38ff 	add.w	r8, r7, #4294967295
 800a056:	3601      	adds	r6, #1
 800a058:	465c      	mov	r4, fp
 800a05a:	4630      	mov	r0, r6
 800a05c:	f7f6 fa62 	bl	8000524 <__aeabi_i2d>
 800a060:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a064:	f7f6 fac8 	bl	80005f8 <__aeabi_dmul>
 800a068:	4b65      	ldr	r3, [pc, #404]	@ (800a200 <_dtoa_r+0x590>)
 800a06a:	2200      	movs	r2, #0
 800a06c:	f7f6 f90e 	bl	800028c <__adddf3>
 800a070:	4605      	mov	r5, r0
 800a072:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a076:	2c00      	cmp	r4, #0
 800a078:	d16a      	bne.n	800a150 <_dtoa_r+0x4e0>
 800a07a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a07e:	4b61      	ldr	r3, [pc, #388]	@ (800a204 <_dtoa_r+0x594>)
 800a080:	2200      	movs	r2, #0
 800a082:	f7f6 f901 	bl	8000288 <__aeabi_dsub>
 800a086:	4602      	mov	r2, r0
 800a088:	460b      	mov	r3, r1
 800a08a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a08e:	462a      	mov	r2, r5
 800a090:	4633      	mov	r3, r6
 800a092:	f7f6 fd41 	bl	8000b18 <__aeabi_dcmpgt>
 800a096:	2800      	cmp	r0, #0
 800a098:	f040 8298 	bne.w	800a5cc <_dtoa_r+0x95c>
 800a09c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0a0:	462a      	mov	r2, r5
 800a0a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a0a6:	f7f6 fd19 	bl	8000adc <__aeabi_dcmplt>
 800a0aa:	bb38      	cbnz	r0, 800a0fc <_dtoa_r+0x48c>
 800a0ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a0b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a0b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	f2c0 8157 	blt.w	800a36a <_dtoa_r+0x6fa>
 800a0bc:	2f0e      	cmp	r7, #14
 800a0be:	f300 8154 	bgt.w	800a36a <_dtoa_r+0x6fa>
 800a0c2:	4b4b      	ldr	r3, [pc, #300]	@ (800a1f0 <_dtoa_r+0x580>)
 800a0c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a0c8:	ed93 7b00 	vldr	d7, [r3]
 800a0cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	ed8d 7b00 	vstr	d7, [sp]
 800a0d4:	f280 80e5 	bge.w	800a2a2 <_dtoa_r+0x632>
 800a0d8:	9b03      	ldr	r3, [sp, #12]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	f300 80e1 	bgt.w	800a2a2 <_dtoa_r+0x632>
 800a0e0:	d10c      	bne.n	800a0fc <_dtoa_r+0x48c>
 800a0e2:	4b48      	ldr	r3, [pc, #288]	@ (800a204 <_dtoa_r+0x594>)
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	ec51 0b17 	vmov	r0, r1, d7
 800a0ea:	f7f6 fa85 	bl	80005f8 <__aeabi_dmul>
 800a0ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0f2:	f7f6 fd07 	bl	8000b04 <__aeabi_dcmpge>
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	f000 8266 	beq.w	800a5c8 <_dtoa_r+0x958>
 800a0fc:	2400      	movs	r4, #0
 800a0fe:	4625      	mov	r5, r4
 800a100:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a102:	4656      	mov	r6, sl
 800a104:	ea6f 0803 	mvn.w	r8, r3
 800a108:	2700      	movs	r7, #0
 800a10a:	4621      	mov	r1, r4
 800a10c:	4648      	mov	r0, r9
 800a10e:	f000 fcbf 	bl	800aa90 <_Bfree>
 800a112:	2d00      	cmp	r5, #0
 800a114:	f000 80bd 	beq.w	800a292 <_dtoa_r+0x622>
 800a118:	b12f      	cbz	r7, 800a126 <_dtoa_r+0x4b6>
 800a11a:	42af      	cmp	r7, r5
 800a11c:	d003      	beq.n	800a126 <_dtoa_r+0x4b6>
 800a11e:	4639      	mov	r1, r7
 800a120:	4648      	mov	r0, r9
 800a122:	f000 fcb5 	bl	800aa90 <_Bfree>
 800a126:	4629      	mov	r1, r5
 800a128:	4648      	mov	r0, r9
 800a12a:	f000 fcb1 	bl	800aa90 <_Bfree>
 800a12e:	e0b0      	b.n	800a292 <_dtoa_r+0x622>
 800a130:	07e2      	lsls	r2, r4, #31
 800a132:	d505      	bpl.n	800a140 <_dtoa_r+0x4d0>
 800a134:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a138:	f7f6 fa5e 	bl	80005f8 <__aeabi_dmul>
 800a13c:	3601      	adds	r6, #1
 800a13e:	2301      	movs	r3, #1
 800a140:	1064      	asrs	r4, r4, #1
 800a142:	3508      	adds	r5, #8
 800a144:	e762      	b.n	800a00c <_dtoa_r+0x39c>
 800a146:	2602      	movs	r6, #2
 800a148:	e765      	b.n	800a016 <_dtoa_r+0x3a6>
 800a14a:	9c03      	ldr	r4, [sp, #12]
 800a14c:	46b8      	mov	r8, r7
 800a14e:	e784      	b.n	800a05a <_dtoa_r+0x3ea>
 800a150:	4b27      	ldr	r3, [pc, #156]	@ (800a1f0 <_dtoa_r+0x580>)
 800a152:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a154:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a158:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a15c:	4454      	add	r4, sl
 800a15e:	2900      	cmp	r1, #0
 800a160:	d054      	beq.n	800a20c <_dtoa_r+0x59c>
 800a162:	4929      	ldr	r1, [pc, #164]	@ (800a208 <_dtoa_r+0x598>)
 800a164:	2000      	movs	r0, #0
 800a166:	f7f6 fb71 	bl	800084c <__aeabi_ddiv>
 800a16a:	4633      	mov	r3, r6
 800a16c:	462a      	mov	r2, r5
 800a16e:	f7f6 f88b 	bl	8000288 <__aeabi_dsub>
 800a172:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a176:	4656      	mov	r6, sl
 800a178:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a17c:	f7f6 fcec 	bl	8000b58 <__aeabi_d2iz>
 800a180:	4605      	mov	r5, r0
 800a182:	f7f6 f9cf 	bl	8000524 <__aeabi_i2d>
 800a186:	4602      	mov	r2, r0
 800a188:	460b      	mov	r3, r1
 800a18a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a18e:	f7f6 f87b 	bl	8000288 <__aeabi_dsub>
 800a192:	3530      	adds	r5, #48	@ 0x30
 800a194:	4602      	mov	r2, r0
 800a196:	460b      	mov	r3, r1
 800a198:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a19c:	f806 5b01 	strb.w	r5, [r6], #1
 800a1a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1a4:	f7f6 fc9a 	bl	8000adc <__aeabi_dcmplt>
 800a1a8:	2800      	cmp	r0, #0
 800a1aa:	d172      	bne.n	800a292 <_dtoa_r+0x622>
 800a1ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1b0:	4911      	ldr	r1, [pc, #68]	@ (800a1f8 <_dtoa_r+0x588>)
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	f7f6 f868 	bl	8000288 <__aeabi_dsub>
 800a1b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a1bc:	f7f6 fc8e 	bl	8000adc <__aeabi_dcmplt>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	f040 80b4 	bne.w	800a32e <_dtoa_r+0x6be>
 800a1c6:	42a6      	cmp	r6, r4
 800a1c8:	f43f af70 	beq.w	800a0ac <_dtoa_r+0x43c>
 800a1cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a1d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1fc <_dtoa_r+0x58c>)
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f7f6 fa10 	bl	80005f8 <__aeabi_dmul>
 800a1d8:	4b08      	ldr	r3, [pc, #32]	@ (800a1fc <_dtoa_r+0x58c>)
 800a1da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a1de:	2200      	movs	r2, #0
 800a1e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1e4:	f7f6 fa08 	bl	80005f8 <__aeabi_dmul>
 800a1e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a1ec:	e7c4      	b.n	800a178 <_dtoa_r+0x508>
 800a1ee:	bf00      	nop
 800a1f0:	0800d3f8 	.word	0x0800d3f8
 800a1f4:	0800d3d0 	.word	0x0800d3d0
 800a1f8:	3ff00000 	.word	0x3ff00000
 800a1fc:	40240000 	.word	0x40240000
 800a200:	401c0000 	.word	0x401c0000
 800a204:	40140000 	.word	0x40140000
 800a208:	3fe00000 	.word	0x3fe00000
 800a20c:	4631      	mov	r1, r6
 800a20e:	4628      	mov	r0, r5
 800a210:	f7f6 f9f2 	bl	80005f8 <__aeabi_dmul>
 800a214:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a218:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a21a:	4656      	mov	r6, sl
 800a21c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a220:	f7f6 fc9a 	bl	8000b58 <__aeabi_d2iz>
 800a224:	4605      	mov	r5, r0
 800a226:	f7f6 f97d 	bl	8000524 <__aeabi_i2d>
 800a22a:	4602      	mov	r2, r0
 800a22c:	460b      	mov	r3, r1
 800a22e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a232:	f7f6 f829 	bl	8000288 <__aeabi_dsub>
 800a236:	3530      	adds	r5, #48	@ 0x30
 800a238:	f806 5b01 	strb.w	r5, [r6], #1
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	42a6      	cmp	r6, r4
 800a242:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a246:	f04f 0200 	mov.w	r2, #0
 800a24a:	d124      	bne.n	800a296 <_dtoa_r+0x626>
 800a24c:	4baf      	ldr	r3, [pc, #700]	@ (800a50c <_dtoa_r+0x89c>)
 800a24e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a252:	f7f6 f81b 	bl	800028c <__adddf3>
 800a256:	4602      	mov	r2, r0
 800a258:	460b      	mov	r3, r1
 800a25a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a25e:	f7f6 fc5b 	bl	8000b18 <__aeabi_dcmpgt>
 800a262:	2800      	cmp	r0, #0
 800a264:	d163      	bne.n	800a32e <_dtoa_r+0x6be>
 800a266:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a26a:	49a8      	ldr	r1, [pc, #672]	@ (800a50c <_dtoa_r+0x89c>)
 800a26c:	2000      	movs	r0, #0
 800a26e:	f7f6 f80b 	bl	8000288 <__aeabi_dsub>
 800a272:	4602      	mov	r2, r0
 800a274:	460b      	mov	r3, r1
 800a276:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a27a:	f7f6 fc2f 	bl	8000adc <__aeabi_dcmplt>
 800a27e:	2800      	cmp	r0, #0
 800a280:	f43f af14 	beq.w	800a0ac <_dtoa_r+0x43c>
 800a284:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a286:	1e73      	subs	r3, r6, #1
 800a288:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a28a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a28e:	2b30      	cmp	r3, #48	@ 0x30
 800a290:	d0f8      	beq.n	800a284 <_dtoa_r+0x614>
 800a292:	4647      	mov	r7, r8
 800a294:	e03b      	b.n	800a30e <_dtoa_r+0x69e>
 800a296:	4b9e      	ldr	r3, [pc, #632]	@ (800a510 <_dtoa_r+0x8a0>)
 800a298:	f7f6 f9ae 	bl	80005f8 <__aeabi_dmul>
 800a29c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2a0:	e7bc      	b.n	800a21c <_dtoa_r+0x5ac>
 800a2a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a2a6:	4656      	mov	r6, sl
 800a2a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2ac:	4620      	mov	r0, r4
 800a2ae:	4629      	mov	r1, r5
 800a2b0:	f7f6 facc 	bl	800084c <__aeabi_ddiv>
 800a2b4:	f7f6 fc50 	bl	8000b58 <__aeabi_d2iz>
 800a2b8:	4680      	mov	r8, r0
 800a2ba:	f7f6 f933 	bl	8000524 <__aeabi_i2d>
 800a2be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2c2:	f7f6 f999 	bl	80005f8 <__aeabi_dmul>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	460b      	mov	r3, r1
 800a2ca:	4620      	mov	r0, r4
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a2d2:	f7f5 ffd9 	bl	8000288 <__aeabi_dsub>
 800a2d6:	f806 4b01 	strb.w	r4, [r6], #1
 800a2da:	9d03      	ldr	r5, [sp, #12]
 800a2dc:	eba6 040a 	sub.w	r4, r6, sl
 800a2e0:	42a5      	cmp	r5, r4
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	d133      	bne.n	800a350 <_dtoa_r+0x6e0>
 800a2e8:	f7f5 ffd0 	bl	800028c <__adddf3>
 800a2ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	460d      	mov	r5, r1
 800a2f4:	f7f6 fc10 	bl	8000b18 <__aeabi_dcmpgt>
 800a2f8:	b9c0      	cbnz	r0, 800a32c <_dtoa_r+0x6bc>
 800a2fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a2fe:	4620      	mov	r0, r4
 800a300:	4629      	mov	r1, r5
 800a302:	f7f6 fbe1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a306:	b110      	cbz	r0, 800a30e <_dtoa_r+0x69e>
 800a308:	f018 0f01 	tst.w	r8, #1
 800a30c:	d10e      	bne.n	800a32c <_dtoa_r+0x6bc>
 800a30e:	9902      	ldr	r1, [sp, #8]
 800a310:	4648      	mov	r0, r9
 800a312:	f000 fbbd 	bl	800aa90 <_Bfree>
 800a316:	2300      	movs	r3, #0
 800a318:	7033      	strb	r3, [r6, #0]
 800a31a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a31c:	3701      	adds	r7, #1
 800a31e:	601f      	str	r7, [r3, #0]
 800a320:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a322:	2b00      	cmp	r3, #0
 800a324:	f000 824b 	beq.w	800a7be <_dtoa_r+0xb4e>
 800a328:	601e      	str	r6, [r3, #0]
 800a32a:	e248      	b.n	800a7be <_dtoa_r+0xb4e>
 800a32c:	46b8      	mov	r8, r7
 800a32e:	4633      	mov	r3, r6
 800a330:	461e      	mov	r6, r3
 800a332:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a336:	2a39      	cmp	r2, #57	@ 0x39
 800a338:	d106      	bne.n	800a348 <_dtoa_r+0x6d8>
 800a33a:	459a      	cmp	sl, r3
 800a33c:	d1f8      	bne.n	800a330 <_dtoa_r+0x6c0>
 800a33e:	2230      	movs	r2, #48	@ 0x30
 800a340:	f108 0801 	add.w	r8, r8, #1
 800a344:	f88a 2000 	strb.w	r2, [sl]
 800a348:	781a      	ldrb	r2, [r3, #0]
 800a34a:	3201      	adds	r2, #1
 800a34c:	701a      	strb	r2, [r3, #0]
 800a34e:	e7a0      	b.n	800a292 <_dtoa_r+0x622>
 800a350:	4b6f      	ldr	r3, [pc, #444]	@ (800a510 <_dtoa_r+0x8a0>)
 800a352:	2200      	movs	r2, #0
 800a354:	f7f6 f950 	bl	80005f8 <__aeabi_dmul>
 800a358:	2200      	movs	r2, #0
 800a35a:	2300      	movs	r3, #0
 800a35c:	4604      	mov	r4, r0
 800a35e:	460d      	mov	r5, r1
 800a360:	f7f6 fbb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a364:	2800      	cmp	r0, #0
 800a366:	d09f      	beq.n	800a2a8 <_dtoa_r+0x638>
 800a368:	e7d1      	b.n	800a30e <_dtoa_r+0x69e>
 800a36a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a36c:	2a00      	cmp	r2, #0
 800a36e:	f000 80ea 	beq.w	800a546 <_dtoa_r+0x8d6>
 800a372:	9a07      	ldr	r2, [sp, #28]
 800a374:	2a01      	cmp	r2, #1
 800a376:	f300 80cd 	bgt.w	800a514 <_dtoa_r+0x8a4>
 800a37a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a37c:	2a00      	cmp	r2, #0
 800a37e:	f000 80c1 	beq.w	800a504 <_dtoa_r+0x894>
 800a382:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a386:	9c08      	ldr	r4, [sp, #32]
 800a388:	9e00      	ldr	r6, [sp, #0]
 800a38a:	9a00      	ldr	r2, [sp, #0]
 800a38c:	441a      	add	r2, r3
 800a38e:	9200      	str	r2, [sp, #0]
 800a390:	9a06      	ldr	r2, [sp, #24]
 800a392:	2101      	movs	r1, #1
 800a394:	441a      	add	r2, r3
 800a396:	4648      	mov	r0, r9
 800a398:	9206      	str	r2, [sp, #24]
 800a39a:	f000 fc2d 	bl	800abf8 <__i2b>
 800a39e:	4605      	mov	r5, r0
 800a3a0:	b166      	cbz	r6, 800a3bc <_dtoa_r+0x74c>
 800a3a2:	9b06      	ldr	r3, [sp, #24]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	dd09      	ble.n	800a3bc <_dtoa_r+0x74c>
 800a3a8:	42b3      	cmp	r3, r6
 800a3aa:	9a00      	ldr	r2, [sp, #0]
 800a3ac:	bfa8      	it	ge
 800a3ae:	4633      	movge	r3, r6
 800a3b0:	1ad2      	subs	r2, r2, r3
 800a3b2:	9200      	str	r2, [sp, #0]
 800a3b4:	9a06      	ldr	r2, [sp, #24]
 800a3b6:	1af6      	subs	r6, r6, r3
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	9306      	str	r3, [sp, #24]
 800a3bc:	9b08      	ldr	r3, [sp, #32]
 800a3be:	b30b      	cbz	r3, 800a404 <_dtoa_r+0x794>
 800a3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 80c6 	beq.w	800a554 <_dtoa_r+0x8e4>
 800a3c8:	2c00      	cmp	r4, #0
 800a3ca:	f000 80c0 	beq.w	800a54e <_dtoa_r+0x8de>
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	4622      	mov	r2, r4
 800a3d2:	4648      	mov	r0, r9
 800a3d4:	f000 fcc8 	bl	800ad68 <__pow5mult>
 800a3d8:	9a02      	ldr	r2, [sp, #8]
 800a3da:	4601      	mov	r1, r0
 800a3dc:	4605      	mov	r5, r0
 800a3de:	4648      	mov	r0, r9
 800a3e0:	f000 fc20 	bl	800ac24 <__multiply>
 800a3e4:	9902      	ldr	r1, [sp, #8]
 800a3e6:	4680      	mov	r8, r0
 800a3e8:	4648      	mov	r0, r9
 800a3ea:	f000 fb51 	bl	800aa90 <_Bfree>
 800a3ee:	9b08      	ldr	r3, [sp, #32]
 800a3f0:	1b1b      	subs	r3, r3, r4
 800a3f2:	9308      	str	r3, [sp, #32]
 800a3f4:	f000 80b1 	beq.w	800a55a <_dtoa_r+0x8ea>
 800a3f8:	9a08      	ldr	r2, [sp, #32]
 800a3fa:	4641      	mov	r1, r8
 800a3fc:	4648      	mov	r0, r9
 800a3fe:	f000 fcb3 	bl	800ad68 <__pow5mult>
 800a402:	9002      	str	r0, [sp, #8]
 800a404:	2101      	movs	r1, #1
 800a406:	4648      	mov	r0, r9
 800a408:	f000 fbf6 	bl	800abf8 <__i2b>
 800a40c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a40e:	4604      	mov	r4, r0
 800a410:	2b00      	cmp	r3, #0
 800a412:	f000 81d8 	beq.w	800a7c6 <_dtoa_r+0xb56>
 800a416:	461a      	mov	r2, r3
 800a418:	4601      	mov	r1, r0
 800a41a:	4648      	mov	r0, r9
 800a41c:	f000 fca4 	bl	800ad68 <__pow5mult>
 800a420:	9b07      	ldr	r3, [sp, #28]
 800a422:	2b01      	cmp	r3, #1
 800a424:	4604      	mov	r4, r0
 800a426:	f300 809f 	bgt.w	800a568 <_dtoa_r+0x8f8>
 800a42a:	9b04      	ldr	r3, [sp, #16]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f040 8097 	bne.w	800a560 <_dtoa_r+0x8f0>
 800a432:	9b05      	ldr	r3, [sp, #20]
 800a434:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a438:	2b00      	cmp	r3, #0
 800a43a:	f040 8093 	bne.w	800a564 <_dtoa_r+0x8f4>
 800a43e:	9b05      	ldr	r3, [sp, #20]
 800a440:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a444:	0d1b      	lsrs	r3, r3, #20
 800a446:	051b      	lsls	r3, r3, #20
 800a448:	b133      	cbz	r3, 800a458 <_dtoa_r+0x7e8>
 800a44a:	9b00      	ldr	r3, [sp, #0]
 800a44c:	3301      	adds	r3, #1
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	9b06      	ldr	r3, [sp, #24]
 800a452:	3301      	adds	r3, #1
 800a454:	9306      	str	r3, [sp, #24]
 800a456:	2301      	movs	r3, #1
 800a458:	9308      	str	r3, [sp, #32]
 800a45a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	f000 81b8 	beq.w	800a7d2 <_dtoa_r+0xb62>
 800a462:	6923      	ldr	r3, [r4, #16]
 800a464:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a468:	6918      	ldr	r0, [r3, #16]
 800a46a:	f000 fb79 	bl	800ab60 <__hi0bits>
 800a46e:	f1c0 0020 	rsb	r0, r0, #32
 800a472:	9b06      	ldr	r3, [sp, #24]
 800a474:	4418      	add	r0, r3
 800a476:	f010 001f 	ands.w	r0, r0, #31
 800a47a:	f000 8082 	beq.w	800a582 <_dtoa_r+0x912>
 800a47e:	f1c0 0320 	rsb	r3, r0, #32
 800a482:	2b04      	cmp	r3, #4
 800a484:	dd73      	ble.n	800a56e <_dtoa_r+0x8fe>
 800a486:	9b00      	ldr	r3, [sp, #0]
 800a488:	f1c0 001c 	rsb	r0, r0, #28
 800a48c:	4403      	add	r3, r0
 800a48e:	9300      	str	r3, [sp, #0]
 800a490:	9b06      	ldr	r3, [sp, #24]
 800a492:	4403      	add	r3, r0
 800a494:	4406      	add	r6, r0
 800a496:	9306      	str	r3, [sp, #24]
 800a498:	9b00      	ldr	r3, [sp, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	dd05      	ble.n	800a4aa <_dtoa_r+0x83a>
 800a49e:	9902      	ldr	r1, [sp, #8]
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	4648      	mov	r0, r9
 800a4a4:	f000 fcba 	bl	800ae1c <__lshift>
 800a4a8:	9002      	str	r0, [sp, #8]
 800a4aa:	9b06      	ldr	r3, [sp, #24]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	dd05      	ble.n	800a4bc <_dtoa_r+0x84c>
 800a4b0:	4621      	mov	r1, r4
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	4648      	mov	r0, r9
 800a4b6:	f000 fcb1 	bl	800ae1c <__lshift>
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d061      	beq.n	800a586 <_dtoa_r+0x916>
 800a4c2:	9802      	ldr	r0, [sp, #8]
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	f000 fd15 	bl	800aef4 <__mcmp>
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	da5b      	bge.n	800a586 <_dtoa_r+0x916>
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	9902      	ldr	r1, [sp, #8]
 800a4d2:	220a      	movs	r2, #10
 800a4d4:	4648      	mov	r0, r9
 800a4d6:	f000 fafd 	bl	800aad4 <__multadd>
 800a4da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4dc:	9002      	str	r0, [sp, #8]
 800a4de:	f107 38ff 	add.w	r8, r7, #4294967295
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	f000 8177 	beq.w	800a7d6 <_dtoa_r+0xb66>
 800a4e8:	4629      	mov	r1, r5
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	220a      	movs	r2, #10
 800a4ee:	4648      	mov	r0, r9
 800a4f0:	f000 faf0 	bl	800aad4 <__multadd>
 800a4f4:	f1bb 0f00 	cmp.w	fp, #0
 800a4f8:	4605      	mov	r5, r0
 800a4fa:	dc6f      	bgt.n	800a5dc <_dtoa_r+0x96c>
 800a4fc:	9b07      	ldr	r3, [sp, #28]
 800a4fe:	2b02      	cmp	r3, #2
 800a500:	dc49      	bgt.n	800a596 <_dtoa_r+0x926>
 800a502:	e06b      	b.n	800a5dc <_dtoa_r+0x96c>
 800a504:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a506:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a50a:	e73c      	b.n	800a386 <_dtoa_r+0x716>
 800a50c:	3fe00000 	.word	0x3fe00000
 800a510:	40240000 	.word	0x40240000
 800a514:	9b03      	ldr	r3, [sp, #12]
 800a516:	1e5c      	subs	r4, r3, #1
 800a518:	9b08      	ldr	r3, [sp, #32]
 800a51a:	42a3      	cmp	r3, r4
 800a51c:	db09      	blt.n	800a532 <_dtoa_r+0x8c2>
 800a51e:	1b1c      	subs	r4, r3, r4
 800a520:	9b03      	ldr	r3, [sp, #12]
 800a522:	2b00      	cmp	r3, #0
 800a524:	f6bf af30 	bge.w	800a388 <_dtoa_r+0x718>
 800a528:	9b00      	ldr	r3, [sp, #0]
 800a52a:	9a03      	ldr	r2, [sp, #12]
 800a52c:	1a9e      	subs	r6, r3, r2
 800a52e:	2300      	movs	r3, #0
 800a530:	e72b      	b.n	800a38a <_dtoa_r+0x71a>
 800a532:	9b08      	ldr	r3, [sp, #32]
 800a534:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a536:	9408      	str	r4, [sp, #32]
 800a538:	1ae3      	subs	r3, r4, r3
 800a53a:	441a      	add	r2, r3
 800a53c:	9e00      	ldr	r6, [sp, #0]
 800a53e:	9b03      	ldr	r3, [sp, #12]
 800a540:	920d      	str	r2, [sp, #52]	@ 0x34
 800a542:	2400      	movs	r4, #0
 800a544:	e721      	b.n	800a38a <_dtoa_r+0x71a>
 800a546:	9c08      	ldr	r4, [sp, #32]
 800a548:	9e00      	ldr	r6, [sp, #0]
 800a54a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a54c:	e728      	b.n	800a3a0 <_dtoa_r+0x730>
 800a54e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a552:	e751      	b.n	800a3f8 <_dtoa_r+0x788>
 800a554:	9a08      	ldr	r2, [sp, #32]
 800a556:	9902      	ldr	r1, [sp, #8]
 800a558:	e750      	b.n	800a3fc <_dtoa_r+0x78c>
 800a55a:	f8cd 8008 	str.w	r8, [sp, #8]
 800a55e:	e751      	b.n	800a404 <_dtoa_r+0x794>
 800a560:	2300      	movs	r3, #0
 800a562:	e779      	b.n	800a458 <_dtoa_r+0x7e8>
 800a564:	9b04      	ldr	r3, [sp, #16]
 800a566:	e777      	b.n	800a458 <_dtoa_r+0x7e8>
 800a568:	2300      	movs	r3, #0
 800a56a:	9308      	str	r3, [sp, #32]
 800a56c:	e779      	b.n	800a462 <_dtoa_r+0x7f2>
 800a56e:	d093      	beq.n	800a498 <_dtoa_r+0x828>
 800a570:	9a00      	ldr	r2, [sp, #0]
 800a572:	331c      	adds	r3, #28
 800a574:	441a      	add	r2, r3
 800a576:	9200      	str	r2, [sp, #0]
 800a578:	9a06      	ldr	r2, [sp, #24]
 800a57a:	441a      	add	r2, r3
 800a57c:	441e      	add	r6, r3
 800a57e:	9206      	str	r2, [sp, #24]
 800a580:	e78a      	b.n	800a498 <_dtoa_r+0x828>
 800a582:	4603      	mov	r3, r0
 800a584:	e7f4      	b.n	800a570 <_dtoa_r+0x900>
 800a586:	9b03      	ldr	r3, [sp, #12]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	46b8      	mov	r8, r7
 800a58c:	dc20      	bgt.n	800a5d0 <_dtoa_r+0x960>
 800a58e:	469b      	mov	fp, r3
 800a590:	9b07      	ldr	r3, [sp, #28]
 800a592:	2b02      	cmp	r3, #2
 800a594:	dd1e      	ble.n	800a5d4 <_dtoa_r+0x964>
 800a596:	f1bb 0f00 	cmp.w	fp, #0
 800a59a:	f47f adb1 	bne.w	800a100 <_dtoa_r+0x490>
 800a59e:	4621      	mov	r1, r4
 800a5a0:	465b      	mov	r3, fp
 800a5a2:	2205      	movs	r2, #5
 800a5a4:	4648      	mov	r0, r9
 800a5a6:	f000 fa95 	bl	800aad4 <__multadd>
 800a5aa:	4601      	mov	r1, r0
 800a5ac:	4604      	mov	r4, r0
 800a5ae:	9802      	ldr	r0, [sp, #8]
 800a5b0:	f000 fca0 	bl	800aef4 <__mcmp>
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	f77f ada3 	ble.w	800a100 <_dtoa_r+0x490>
 800a5ba:	4656      	mov	r6, sl
 800a5bc:	2331      	movs	r3, #49	@ 0x31
 800a5be:	f806 3b01 	strb.w	r3, [r6], #1
 800a5c2:	f108 0801 	add.w	r8, r8, #1
 800a5c6:	e59f      	b.n	800a108 <_dtoa_r+0x498>
 800a5c8:	9c03      	ldr	r4, [sp, #12]
 800a5ca:	46b8      	mov	r8, r7
 800a5cc:	4625      	mov	r5, r4
 800a5ce:	e7f4      	b.n	800a5ba <_dtoa_r+0x94a>
 800a5d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a5d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	f000 8101 	beq.w	800a7de <_dtoa_r+0xb6e>
 800a5dc:	2e00      	cmp	r6, #0
 800a5de:	dd05      	ble.n	800a5ec <_dtoa_r+0x97c>
 800a5e0:	4629      	mov	r1, r5
 800a5e2:	4632      	mov	r2, r6
 800a5e4:	4648      	mov	r0, r9
 800a5e6:	f000 fc19 	bl	800ae1c <__lshift>
 800a5ea:	4605      	mov	r5, r0
 800a5ec:	9b08      	ldr	r3, [sp, #32]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d05c      	beq.n	800a6ac <_dtoa_r+0xa3c>
 800a5f2:	6869      	ldr	r1, [r5, #4]
 800a5f4:	4648      	mov	r0, r9
 800a5f6:	f000 fa0b 	bl	800aa10 <_Balloc>
 800a5fa:	4606      	mov	r6, r0
 800a5fc:	b928      	cbnz	r0, 800a60a <_dtoa_r+0x99a>
 800a5fe:	4b82      	ldr	r3, [pc, #520]	@ (800a808 <_dtoa_r+0xb98>)
 800a600:	4602      	mov	r2, r0
 800a602:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a606:	f7ff bb4a 	b.w	8009c9e <_dtoa_r+0x2e>
 800a60a:	692a      	ldr	r2, [r5, #16]
 800a60c:	3202      	adds	r2, #2
 800a60e:	0092      	lsls	r2, r2, #2
 800a610:	f105 010c 	add.w	r1, r5, #12
 800a614:	300c      	adds	r0, #12
 800a616:	f7ff fa92 	bl	8009b3e <memcpy>
 800a61a:	2201      	movs	r2, #1
 800a61c:	4631      	mov	r1, r6
 800a61e:	4648      	mov	r0, r9
 800a620:	f000 fbfc 	bl	800ae1c <__lshift>
 800a624:	f10a 0301 	add.w	r3, sl, #1
 800a628:	9300      	str	r3, [sp, #0]
 800a62a:	eb0a 030b 	add.w	r3, sl, fp
 800a62e:	9308      	str	r3, [sp, #32]
 800a630:	9b04      	ldr	r3, [sp, #16]
 800a632:	f003 0301 	and.w	r3, r3, #1
 800a636:	462f      	mov	r7, r5
 800a638:	9306      	str	r3, [sp, #24]
 800a63a:	4605      	mov	r5, r0
 800a63c:	9b00      	ldr	r3, [sp, #0]
 800a63e:	9802      	ldr	r0, [sp, #8]
 800a640:	4621      	mov	r1, r4
 800a642:	f103 3bff 	add.w	fp, r3, #4294967295
 800a646:	f7ff fa88 	bl	8009b5a <quorem>
 800a64a:	4603      	mov	r3, r0
 800a64c:	3330      	adds	r3, #48	@ 0x30
 800a64e:	9003      	str	r0, [sp, #12]
 800a650:	4639      	mov	r1, r7
 800a652:	9802      	ldr	r0, [sp, #8]
 800a654:	9309      	str	r3, [sp, #36]	@ 0x24
 800a656:	f000 fc4d 	bl	800aef4 <__mcmp>
 800a65a:	462a      	mov	r2, r5
 800a65c:	9004      	str	r0, [sp, #16]
 800a65e:	4621      	mov	r1, r4
 800a660:	4648      	mov	r0, r9
 800a662:	f000 fc63 	bl	800af2c <__mdiff>
 800a666:	68c2      	ldr	r2, [r0, #12]
 800a668:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a66a:	4606      	mov	r6, r0
 800a66c:	bb02      	cbnz	r2, 800a6b0 <_dtoa_r+0xa40>
 800a66e:	4601      	mov	r1, r0
 800a670:	9802      	ldr	r0, [sp, #8]
 800a672:	f000 fc3f 	bl	800aef4 <__mcmp>
 800a676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a678:	4602      	mov	r2, r0
 800a67a:	4631      	mov	r1, r6
 800a67c:	4648      	mov	r0, r9
 800a67e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a680:	9309      	str	r3, [sp, #36]	@ 0x24
 800a682:	f000 fa05 	bl	800aa90 <_Bfree>
 800a686:	9b07      	ldr	r3, [sp, #28]
 800a688:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a68a:	9e00      	ldr	r6, [sp, #0]
 800a68c:	ea42 0103 	orr.w	r1, r2, r3
 800a690:	9b06      	ldr	r3, [sp, #24]
 800a692:	4319      	orrs	r1, r3
 800a694:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a696:	d10d      	bne.n	800a6b4 <_dtoa_r+0xa44>
 800a698:	2b39      	cmp	r3, #57	@ 0x39
 800a69a:	d027      	beq.n	800a6ec <_dtoa_r+0xa7c>
 800a69c:	9a04      	ldr	r2, [sp, #16]
 800a69e:	2a00      	cmp	r2, #0
 800a6a0:	dd01      	ble.n	800a6a6 <_dtoa_r+0xa36>
 800a6a2:	9b03      	ldr	r3, [sp, #12]
 800a6a4:	3331      	adds	r3, #49	@ 0x31
 800a6a6:	f88b 3000 	strb.w	r3, [fp]
 800a6aa:	e52e      	b.n	800a10a <_dtoa_r+0x49a>
 800a6ac:	4628      	mov	r0, r5
 800a6ae:	e7b9      	b.n	800a624 <_dtoa_r+0x9b4>
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	e7e2      	b.n	800a67a <_dtoa_r+0xa0a>
 800a6b4:	9904      	ldr	r1, [sp, #16]
 800a6b6:	2900      	cmp	r1, #0
 800a6b8:	db04      	blt.n	800a6c4 <_dtoa_r+0xa54>
 800a6ba:	9807      	ldr	r0, [sp, #28]
 800a6bc:	4301      	orrs	r1, r0
 800a6be:	9806      	ldr	r0, [sp, #24]
 800a6c0:	4301      	orrs	r1, r0
 800a6c2:	d120      	bne.n	800a706 <_dtoa_r+0xa96>
 800a6c4:	2a00      	cmp	r2, #0
 800a6c6:	ddee      	ble.n	800a6a6 <_dtoa_r+0xa36>
 800a6c8:	9902      	ldr	r1, [sp, #8]
 800a6ca:	9300      	str	r3, [sp, #0]
 800a6cc:	2201      	movs	r2, #1
 800a6ce:	4648      	mov	r0, r9
 800a6d0:	f000 fba4 	bl	800ae1c <__lshift>
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	9002      	str	r0, [sp, #8]
 800a6d8:	f000 fc0c 	bl	800aef4 <__mcmp>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	9b00      	ldr	r3, [sp, #0]
 800a6e0:	dc02      	bgt.n	800a6e8 <_dtoa_r+0xa78>
 800a6e2:	d1e0      	bne.n	800a6a6 <_dtoa_r+0xa36>
 800a6e4:	07da      	lsls	r2, r3, #31
 800a6e6:	d5de      	bpl.n	800a6a6 <_dtoa_r+0xa36>
 800a6e8:	2b39      	cmp	r3, #57	@ 0x39
 800a6ea:	d1da      	bne.n	800a6a2 <_dtoa_r+0xa32>
 800a6ec:	2339      	movs	r3, #57	@ 0x39
 800a6ee:	f88b 3000 	strb.w	r3, [fp]
 800a6f2:	4633      	mov	r3, r6
 800a6f4:	461e      	mov	r6, r3
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a6fc:	2a39      	cmp	r2, #57	@ 0x39
 800a6fe:	d04e      	beq.n	800a79e <_dtoa_r+0xb2e>
 800a700:	3201      	adds	r2, #1
 800a702:	701a      	strb	r2, [r3, #0]
 800a704:	e501      	b.n	800a10a <_dtoa_r+0x49a>
 800a706:	2a00      	cmp	r2, #0
 800a708:	dd03      	ble.n	800a712 <_dtoa_r+0xaa2>
 800a70a:	2b39      	cmp	r3, #57	@ 0x39
 800a70c:	d0ee      	beq.n	800a6ec <_dtoa_r+0xa7c>
 800a70e:	3301      	adds	r3, #1
 800a710:	e7c9      	b.n	800a6a6 <_dtoa_r+0xa36>
 800a712:	9a00      	ldr	r2, [sp, #0]
 800a714:	9908      	ldr	r1, [sp, #32]
 800a716:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a71a:	428a      	cmp	r2, r1
 800a71c:	d028      	beq.n	800a770 <_dtoa_r+0xb00>
 800a71e:	9902      	ldr	r1, [sp, #8]
 800a720:	2300      	movs	r3, #0
 800a722:	220a      	movs	r2, #10
 800a724:	4648      	mov	r0, r9
 800a726:	f000 f9d5 	bl	800aad4 <__multadd>
 800a72a:	42af      	cmp	r7, r5
 800a72c:	9002      	str	r0, [sp, #8]
 800a72e:	f04f 0300 	mov.w	r3, #0
 800a732:	f04f 020a 	mov.w	r2, #10
 800a736:	4639      	mov	r1, r7
 800a738:	4648      	mov	r0, r9
 800a73a:	d107      	bne.n	800a74c <_dtoa_r+0xadc>
 800a73c:	f000 f9ca 	bl	800aad4 <__multadd>
 800a740:	4607      	mov	r7, r0
 800a742:	4605      	mov	r5, r0
 800a744:	9b00      	ldr	r3, [sp, #0]
 800a746:	3301      	adds	r3, #1
 800a748:	9300      	str	r3, [sp, #0]
 800a74a:	e777      	b.n	800a63c <_dtoa_r+0x9cc>
 800a74c:	f000 f9c2 	bl	800aad4 <__multadd>
 800a750:	4629      	mov	r1, r5
 800a752:	4607      	mov	r7, r0
 800a754:	2300      	movs	r3, #0
 800a756:	220a      	movs	r2, #10
 800a758:	4648      	mov	r0, r9
 800a75a:	f000 f9bb 	bl	800aad4 <__multadd>
 800a75e:	4605      	mov	r5, r0
 800a760:	e7f0      	b.n	800a744 <_dtoa_r+0xad4>
 800a762:	f1bb 0f00 	cmp.w	fp, #0
 800a766:	bfcc      	ite	gt
 800a768:	465e      	movgt	r6, fp
 800a76a:	2601      	movle	r6, #1
 800a76c:	4456      	add	r6, sl
 800a76e:	2700      	movs	r7, #0
 800a770:	9902      	ldr	r1, [sp, #8]
 800a772:	9300      	str	r3, [sp, #0]
 800a774:	2201      	movs	r2, #1
 800a776:	4648      	mov	r0, r9
 800a778:	f000 fb50 	bl	800ae1c <__lshift>
 800a77c:	4621      	mov	r1, r4
 800a77e:	9002      	str	r0, [sp, #8]
 800a780:	f000 fbb8 	bl	800aef4 <__mcmp>
 800a784:	2800      	cmp	r0, #0
 800a786:	dcb4      	bgt.n	800a6f2 <_dtoa_r+0xa82>
 800a788:	d102      	bne.n	800a790 <_dtoa_r+0xb20>
 800a78a:	9b00      	ldr	r3, [sp, #0]
 800a78c:	07db      	lsls	r3, r3, #31
 800a78e:	d4b0      	bmi.n	800a6f2 <_dtoa_r+0xa82>
 800a790:	4633      	mov	r3, r6
 800a792:	461e      	mov	r6, r3
 800a794:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a798:	2a30      	cmp	r2, #48	@ 0x30
 800a79a:	d0fa      	beq.n	800a792 <_dtoa_r+0xb22>
 800a79c:	e4b5      	b.n	800a10a <_dtoa_r+0x49a>
 800a79e:	459a      	cmp	sl, r3
 800a7a0:	d1a8      	bne.n	800a6f4 <_dtoa_r+0xa84>
 800a7a2:	2331      	movs	r3, #49	@ 0x31
 800a7a4:	f108 0801 	add.w	r8, r8, #1
 800a7a8:	f88a 3000 	strb.w	r3, [sl]
 800a7ac:	e4ad      	b.n	800a10a <_dtoa_r+0x49a>
 800a7ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a80c <_dtoa_r+0xb9c>
 800a7b4:	b11b      	cbz	r3, 800a7be <_dtoa_r+0xb4e>
 800a7b6:	f10a 0308 	add.w	r3, sl, #8
 800a7ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a7bc:	6013      	str	r3, [r2, #0]
 800a7be:	4650      	mov	r0, sl
 800a7c0:	b017      	add	sp, #92	@ 0x5c
 800a7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c6:	9b07      	ldr	r3, [sp, #28]
 800a7c8:	2b01      	cmp	r3, #1
 800a7ca:	f77f ae2e 	ble.w	800a42a <_dtoa_r+0x7ba>
 800a7ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7d0:	9308      	str	r3, [sp, #32]
 800a7d2:	2001      	movs	r0, #1
 800a7d4:	e64d      	b.n	800a472 <_dtoa_r+0x802>
 800a7d6:	f1bb 0f00 	cmp.w	fp, #0
 800a7da:	f77f aed9 	ble.w	800a590 <_dtoa_r+0x920>
 800a7de:	4656      	mov	r6, sl
 800a7e0:	9802      	ldr	r0, [sp, #8]
 800a7e2:	4621      	mov	r1, r4
 800a7e4:	f7ff f9b9 	bl	8009b5a <quorem>
 800a7e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a7ec:	f806 3b01 	strb.w	r3, [r6], #1
 800a7f0:	eba6 020a 	sub.w	r2, r6, sl
 800a7f4:	4593      	cmp	fp, r2
 800a7f6:	ddb4      	ble.n	800a762 <_dtoa_r+0xaf2>
 800a7f8:	9902      	ldr	r1, [sp, #8]
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	220a      	movs	r2, #10
 800a7fe:	4648      	mov	r0, r9
 800a800:	f000 f968 	bl	800aad4 <__multadd>
 800a804:	9002      	str	r0, [sp, #8]
 800a806:	e7eb      	b.n	800a7e0 <_dtoa_r+0xb70>
 800a808:	0800d300 	.word	0x0800d300
 800a80c:	0800d284 	.word	0x0800d284

0800a810 <_free_r>:
 800a810:	b538      	push	{r3, r4, r5, lr}
 800a812:	4605      	mov	r5, r0
 800a814:	2900      	cmp	r1, #0
 800a816:	d041      	beq.n	800a89c <_free_r+0x8c>
 800a818:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a81c:	1f0c      	subs	r4, r1, #4
 800a81e:	2b00      	cmp	r3, #0
 800a820:	bfb8      	it	lt
 800a822:	18e4      	addlt	r4, r4, r3
 800a824:	f000 f8e8 	bl	800a9f8 <__malloc_lock>
 800a828:	4a1d      	ldr	r2, [pc, #116]	@ (800a8a0 <_free_r+0x90>)
 800a82a:	6813      	ldr	r3, [r2, #0]
 800a82c:	b933      	cbnz	r3, 800a83c <_free_r+0x2c>
 800a82e:	6063      	str	r3, [r4, #4]
 800a830:	6014      	str	r4, [r2, #0]
 800a832:	4628      	mov	r0, r5
 800a834:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a838:	f000 b8e4 	b.w	800aa04 <__malloc_unlock>
 800a83c:	42a3      	cmp	r3, r4
 800a83e:	d908      	bls.n	800a852 <_free_r+0x42>
 800a840:	6820      	ldr	r0, [r4, #0]
 800a842:	1821      	adds	r1, r4, r0
 800a844:	428b      	cmp	r3, r1
 800a846:	bf01      	itttt	eq
 800a848:	6819      	ldreq	r1, [r3, #0]
 800a84a:	685b      	ldreq	r3, [r3, #4]
 800a84c:	1809      	addeq	r1, r1, r0
 800a84e:	6021      	streq	r1, [r4, #0]
 800a850:	e7ed      	b.n	800a82e <_free_r+0x1e>
 800a852:	461a      	mov	r2, r3
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	b10b      	cbz	r3, 800a85c <_free_r+0x4c>
 800a858:	42a3      	cmp	r3, r4
 800a85a:	d9fa      	bls.n	800a852 <_free_r+0x42>
 800a85c:	6811      	ldr	r1, [r2, #0]
 800a85e:	1850      	adds	r0, r2, r1
 800a860:	42a0      	cmp	r0, r4
 800a862:	d10b      	bne.n	800a87c <_free_r+0x6c>
 800a864:	6820      	ldr	r0, [r4, #0]
 800a866:	4401      	add	r1, r0
 800a868:	1850      	adds	r0, r2, r1
 800a86a:	4283      	cmp	r3, r0
 800a86c:	6011      	str	r1, [r2, #0]
 800a86e:	d1e0      	bne.n	800a832 <_free_r+0x22>
 800a870:	6818      	ldr	r0, [r3, #0]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	6053      	str	r3, [r2, #4]
 800a876:	4408      	add	r0, r1
 800a878:	6010      	str	r0, [r2, #0]
 800a87a:	e7da      	b.n	800a832 <_free_r+0x22>
 800a87c:	d902      	bls.n	800a884 <_free_r+0x74>
 800a87e:	230c      	movs	r3, #12
 800a880:	602b      	str	r3, [r5, #0]
 800a882:	e7d6      	b.n	800a832 <_free_r+0x22>
 800a884:	6820      	ldr	r0, [r4, #0]
 800a886:	1821      	adds	r1, r4, r0
 800a888:	428b      	cmp	r3, r1
 800a88a:	bf04      	itt	eq
 800a88c:	6819      	ldreq	r1, [r3, #0]
 800a88e:	685b      	ldreq	r3, [r3, #4]
 800a890:	6063      	str	r3, [r4, #4]
 800a892:	bf04      	itt	eq
 800a894:	1809      	addeq	r1, r1, r0
 800a896:	6021      	streq	r1, [r4, #0]
 800a898:	6054      	str	r4, [r2, #4]
 800a89a:	e7ca      	b.n	800a832 <_free_r+0x22>
 800a89c:	bd38      	pop	{r3, r4, r5, pc}
 800a89e:	bf00      	nop
 800a8a0:	20005350 	.word	0x20005350

0800a8a4 <malloc>:
 800a8a4:	4b02      	ldr	r3, [pc, #8]	@ (800a8b0 <malloc+0xc>)
 800a8a6:	4601      	mov	r1, r0
 800a8a8:	6818      	ldr	r0, [r3, #0]
 800a8aa:	f000 b825 	b.w	800a8f8 <_malloc_r>
 800a8ae:	bf00      	nop
 800a8b0:	20000034 	.word	0x20000034

0800a8b4 <sbrk_aligned>:
 800a8b4:	b570      	push	{r4, r5, r6, lr}
 800a8b6:	4e0f      	ldr	r6, [pc, #60]	@ (800a8f4 <sbrk_aligned+0x40>)
 800a8b8:	460c      	mov	r4, r1
 800a8ba:	6831      	ldr	r1, [r6, #0]
 800a8bc:	4605      	mov	r5, r0
 800a8be:	b911      	cbnz	r1, 800a8c6 <sbrk_aligned+0x12>
 800a8c0:	f000 fe24 	bl	800b50c <_sbrk_r>
 800a8c4:	6030      	str	r0, [r6, #0]
 800a8c6:	4621      	mov	r1, r4
 800a8c8:	4628      	mov	r0, r5
 800a8ca:	f000 fe1f 	bl	800b50c <_sbrk_r>
 800a8ce:	1c43      	adds	r3, r0, #1
 800a8d0:	d103      	bne.n	800a8da <sbrk_aligned+0x26>
 800a8d2:	f04f 34ff 	mov.w	r4, #4294967295
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	bd70      	pop	{r4, r5, r6, pc}
 800a8da:	1cc4      	adds	r4, r0, #3
 800a8dc:	f024 0403 	bic.w	r4, r4, #3
 800a8e0:	42a0      	cmp	r0, r4
 800a8e2:	d0f8      	beq.n	800a8d6 <sbrk_aligned+0x22>
 800a8e4:	1a21      	subs	r1, r4, r0
 800a8e6:	4628      	mov	r0, r5
 800a8e8:	f000 fe10 	bl	800b50c <_sbrk_r>
 800a8ec:	3001      	adds	r0, #1
 800a8ee:	d1f2      	bne.n	800a8d6 <sbrk_aligned+0x22>
 800a8f0:	e7ef      	b.n	800a8d2 <sbrk_aligned+0x1e>
 800a8f2:	bf00      	nop
 800a8f4:	2000534c 	.word	0x2000534c

0800a8f8 <_malloc_r>:
 800a8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8fc:	1ccd      	adds	r5, r1, #3
 800a8fe:	f025 0503 	bic.w	r5, r5, #3
 800a902:	3508      	adds	r5, #8
 800a904:	2d0c      	cmp	r5, #12
 800a906:	bf38      	it	cc
 800a908:	250c      	movcc	r5, #12
 800a90a:	2d00      	cmp	r5, #0
 800a90c:	4606      	mov	r6, r0
 800a90e:	db01      	blt.n	800a914 <_malloc_r+0x1c>
 800a910:	42a9      	cmp	r1, r5
 800a912:	d904      	bls.n	800a91e <_malloc_r+0x26>
 800a914:	230c      	movs	r3, #12
 800a916:	6033      	str	r3, [r6, #0]
 800a918:	2000      	movs	r0, #0
 800a91a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a91e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9f4 <_malloc_r+0xfc>
 800a922:	f000 f869 	bl	800a9f8 <__malloc_lock>
 800a926:	f8d8 3000 	ldr.w	r3, [r8]
 800a92a:	461c      	mov	r4, r3
 800a92c:	bb44      	cbnz	r4, 800a980 <_malloc_r+0x88>
 800a92e:	4629      	mov	r1, r5
 800a930:	4630      	mov	r0, r6
 800a932:	f7ff ffbf 	bl	800a8b4 <sbrk_aligned>
 800a936:	1c43      	adds	r3, r0, #1
 800a938:	4604      	mov	r4, r0
 800a93a:	d158      	bne.n	800a9ee <_malloc_r+0xf6>
 800a93c:	f8d8 4000 	ldr.w	r4, [r8]
 800a940:	4627      	mov	r7, r4
 800a942:	2f00      	cmp	r7, #0
 800a944:	d143      	bne.n	800a9ce <_malloc_r+0xd6>
 800a946:	2c00      	cmp	r4, #0
 800a948:	d04b      	beq.n	800a9e2 <_malloc_r+0xea>
 800a94a:	6823      	ldr	r3, [r4, #0]
 800a94c:	4639      	mov	r1, r7
 800a94e:	4630      	mov	r0, r6
 800a950:	eb04 0903 	add.w	r9, r4, r3
 800a954:	f000 fdda 	bl	800b50c <_sbrk_r>
 800a958:	4581      	cmp	r9, r0
 800a95a:	d142      	bne.n	800a9e2 <_malloc_r+0xea>
 800a95c:	6821      	ldr	r1, [r4, #0]
 800a95e:	1a6d      	subs	r5, r5, r1
 800a960:	4629      	mov	r1, r5
 800a962:	4630      	mov	r0, r6
 800a964:	f7ff ffa6 	bl	800a8b4 <sbrk_aligned>
 800a968:	3001      	adds	r0, #1
 800a96a:	d03a      	beq.n	800a9e2 <_malloc_r+0xea>
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	442b      	add	r3, r5
 800a970:	6023      	str	r3, [r4, #0]
 800a972:	f8d8 3000 	ldr.w	r3, [r8]
 800a976:	685a      	ldr	r2, [r3, #4]
 800a978:	bb62      	cbnz	r2, 800a9d4 <_malloc_r+0xdc>
 800a97a:	f8c8 7000 	str.w	r7, [r8]
 800a97e:	e00f      	b.n	800a9a0 <_malloc_r+0xa8>
 800a980:	6822      	ldr	r2, [r4, #0]
 800a982:	1b52      	subs	r2, r2, r5
 800a984:	d420      	bmi.n	800a9c8 <_malloc_r+0xd0>
 800a986:	2a0b      	cmp	r2, #11
 800a988:	d917      	bls.n	800a9ba <_malloc_r+0xc2>
 800a98a:	1961      	adds	r1, r4, r5
 800a98c:	42a3      	cmp	r3, r4
 800a98e:	6025      	str	r5, [r4, #0]
 800a990:	bf18      	it	ne
 800a992:	6059      	strne	r1, [r3, #4]
 800a994:	6863      	ldr	r3, [r4, #4]
 800a996:	bf08      	it	eq
 800a998:	f8c8 1000 	streq.w	r1, [r8]
 800a99c:	5162      	str	r2, [r4, r5]
 800a99e:	604b      	str	r3, [r1, #4]
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	f000 f82f 	bl	800aa04 <__malloc_unlock>
 800a9a6:	f104 000b 	add.w	r0, r4, #11
 800a9aa:	1d23      	adds	r3, r4, #4
 800a9ac:	f020 0007 	bic.w	r0, r0, #7
 800a9b0:	1ac2      	subs	r2, r0, r3
 800a9b2:	bf1c      	itt	ne
 800a9b4:	1a1b      	subne	r3, r3, r0
 800a9b6:	50a3      	strne	r3, [r4, r2]
 800a9b8:	e7af      	b.n	800a91a <_malloc_r+0x22>
 800a9ba:	6862      	ldr	r2, [r4, #4]
 800a9bc:	42a3      	cmp	r3, r4
 800a9be:	bf0c      	ite	eq
 800a9c0:	f8c8 2000 	streq.w	r2, [r8]
 800a9c4:	605a      	strne	r2, [r3, #4]
 800a9c6:	e7eb      	b.n	800a9a0 <_malloc_r+0xa8>
 800a9c8:	4623      	mov	r3, r4
 800a9ca:	6864      	ldr	r4, [r4, #4]
 800a9cc:	e7ae      	b.n	800a92c <_malloc_r+0x34>
 800a9ce:	463c      	mov	r4, r7
 800a9d0:	687f      	ldr	r7, [r7, #4]
 800a9d2:	e7b6      	b.n	800a942 <_malloc_r+0x4a>
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	42a3      	cmp	r3, r4
 800a9da:	d1fb      	bne.n	800a9d4 <_malloc_r+0xdc>
 800a9dc:	2300      	movs	r3, #0
 800a9de:	6053      	str	r3, [r2, #4]
 800a9e0:	e7de      	b.n	800a9a0 <_malloc_r+0xa8>
 800a9e2:	230c      	movs	r3, #12
 800a9e4:	6033      	str	r3, [r6, #0]
 800a9e6:	4630      	mov	r0, r6
 800a9e8:	f000 f80c 	bl	800aa04 <__malloc_unlock>
 800a9ec:	e794      	b.n	800a918 <_malloc_r+0x20>
 800a9ee:	6005      	str	r5, [r0, #0]
 800a9f0:	e7d6      	b.n	800a9a0 <_malloc_r+0xa8>
 800a9f2:	bf00      	nop
 800a9f4:	20005350 	.word	0x20005350

0800a9f8 <__malloc_lock>:
 800a9f8:	4801      	ldr	r0, [pc, #4]	@ (800aa00 <__malloc_lock+0x8>)
 800a9fa:	f7ff b89e 	b.w	8009b3a <__retarget_lock_acquire_recursive>
 800a9fe:	bf00      	nop
 800aa00:	20005348 	.word	0x20005348

0800aa04 <__malloc_unlock>:
 800aa04:	4801      	ldr	r0, [pc, #4]	@ (800aa0c <__malloc_unlock+0x8>)
 800aa06:	f7ff b899 	b.w	8009b3c <__retarget_lock_release_recursive>
 800aa0a:	bf00      	nop
 800aa0c:	20005348 	.word	0x20005348

0800aa10 <_Balloc>:
 800aa10:	b570      	push	{r4, r5, r6, lr}
 800aa12:	69c6      	ldr	r6, [r0, #28]
 800aa14:	4604      	mov	r4, r0
 800aa16:	460d      	mov	r5, r1
 800aa18:	b976      	cbnz	r6, 800aa38 <_Balloc+0x28>
 800aa1a:	2010      	movs	r0, #16
 800aa1c:	f7ff ff42 	bl	800a8a4 <malloc>
 800aa20:	4602      	mov	r2, r0
 800aa22:	61e0      	str	r0, [r4, #28]
 800aa24:	b920      	cbnz	r0, 800aa30 <_Balloc+0x20>
 800aa26:	4b18      	ldr	r3, [pc, #96]	@ (800aa88 <_Balloc+0x78>)
 800aa28:	4818      	ldr	r0, [pc, #96]	@ (800aa8c <_Balloc+0x7c>)
 800aa2a:	216b      	movs	r1, #107	@ 0x6b
 800aa2c:	f000 fd7e 	bl	800b52c <__assert_func>
 800aa30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa34:	6006      	str	r6, [r0, #0]
 800aa36:	60c6      	str	r6, [r0, #12]
 800aa38:	69e6      	ldr	r6, [r4, #28]
 800aa3a:	68f3      	ldr	r3, [r6, #12]
 800aa3c:	b183      	cbz	r3, 800aa60 <_Balloc+0x50>
 800aa3e:	69e3      	ldr	r3, [r4, #28]
 800aa40:	68db      	ldr	r3, [r3, #12]
 800aa42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa46:	b9b8      	cbnz	r0, 800aa78 <_Balloc+0x68>
 800aa48:	2101      	movs	r1, #1
 800aa4a:	fa01 f605 	lsl.w	r6, r1, r5
 800aa4e:	1d72      	adds	r2, r6, #5
 800aa50:	0092      	lsls	r2, r2, #2
 800aa52:	4620      	mov	r0, r4
 800aa54:	f000 fd88 	bl	800b568 <_calloc_r>
 800aa58:	b160      	cbz	r0, 800aa74 <_Balloc+0x64>
 800aa5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa5e:	e00e      	b.n	800aa7e <_Balloc+0x6e>
 800aa60:	2221      	movs	r2, #33	@ 0x21
 800aa62:	2104      	movs	r1, #4
 800aa64:	4620      	mov	r0, r4
 800aa66:	f000 fd7f 	bl	800b568 <_calloc_r>
 800aa6a:	69e3      	ldr	r3, [r4, #28]
 800aa6c:	60f0      	str	r0, [r6, #12]
 800aa6e:	68db      	ldr	r3, [r3, #12]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1e4      	bne.n	800aa3e <_Balloc+0x2e>
 800aa74:	2000      	movs	r0, #0
 800aa76:	bd70      	pop	{r4, r5, r6, pc}
 800aa78:	6802      	ldr	r2, [r0, #0]
 800aa7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aa7e:	2300      	movs	r3, #0
 800aa80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa84:	e7f7      	b.n	800aa76 <_Balloc+0x66>
 800aa86:	bf00      	nop
 800aa88:	0800d291 	.word	0x0800d291
 800aa8c:	0800d311 	.word	0x0800d311

0800aa90 <_Bfree>:
 800aa90:	b570      	push	{r4, r5, r6, lr}
 800aa92:	69c6      	ldr	r6, [r0, #28]
 800aa94:	4605      	mov	r5, r0
 800aa96:	460c      	mov	r4, r1
 800aa98:	b976      	cbnz	r6, 800aab8 <_Bfree+0x28>
 800aa9a:	2010      	movs	r0, #16
 800aa9c:	f7ff ff02 	bl	800a8a4 <malloc>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	61e8      	str	r0, [r5, #28]
 800aaa4:	b920      	cbnz	r0, 800aab0 <_Bfree+0x20>
 800aaa6:	4b09      	ldr	r3, [pc, #36]	@ (800aacc <_Bfree+0x3c>)
 800aaa8:	4809      	ldr	r0, [pc, #36]	@ (800aad0 <_Bfree+0x40>)
 800aaaa:	218f      	movs	r1, #143	@ 0x8f
 800aaac:	f000 fd3e 	bl	800b52c <__assert_func>
 800aab0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aab4:	6006      	str	r6, [r0, #0]
 800aab6:	60c6      	str	r6, [r0, #12]
 800aab8:	b13c      	cbz	r4, 800aaca <_Bfree+0x3a>
 800aaba:	69eb      	ldr	r3, [r5, #28]
 800aabc:	6862      	ldr	r2, [r4, #4]
 800aabe:	68db      	ldr	r3, [r3, #12]
 800aac0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aac4:	6021      	str	r1, [r4, #0]
 800aac6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aaca:	bd70      	pop	{r4, r5, r6, pc}
 800aacc:	0800d291 	.word	0x0800d291
 800aad0:	0800d311 	.word	0x0800d311

0800aad4 <__multadd>:
 800aad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aad8:	690d      	ldr	r5, [r1, #16]
 800aada:	4607      	mov	r7, r0
 800aadc:	460c      	mov	r4, r1
 800aade:	461e      	mov	r6, r3
 800aae0:	f101 0c14 	add.w	ip, r1, #20
 800aae4:	2000      	movs	r0, #0
 800aae6:	f8dc 3000 	ldr.w	r3, [ip]
 800aaea:	b299      	uxth	r1, r3
 800aaec:	fb02 6101 	mla	r1, r2, r1, r6
 800aaf0:	0c1e      	lsrs	r6, r3, #16
 800aaf2:	0c0b      	lsrs	r3, r1, #16
 800aaf4:	fb02 3306 	mla	r3, r2, r6, r3
 800aaf8:	b289      	uxth	r1, r1
 800aafa:	3001      	adds	r0, #1
 800aafc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab00:	4285      	cmp	r5, r0
 800ab02:	f84c 1b04 	str.w	r1, [ip], #4
 800ab06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab0a:	dcec      	bgt.n	800aae6 <__multadd+0x12>
 800ab0c:	b30e      	cbz	r6, 800ab52 <__multadd+0x7e>
 800ab0e:	68a3      	ldr	r3, [r4, #8]
 800ab10:	42ab      	cmp	r3, r5
 800ab12:	dc19      	bgt.n	800ab48 <__multadd+0x74>
 800ab14:	6861      	ldr	r1, [r4, #4]
 800ab16:	4638      	mov	r0, r7
 800ab18:	3101      	adds	r1, #1
 800ab1a:	f7ff ff79 	bl	800aa10 <_Balloc>
 800ab1e:	4680      	mov	r8, r0
 800ab20:	b928      	cbnz	r0, 800ab2e <__multadd+0x5a>
 800ab22:	4602      	mov	r2, r0
 800ab24:	4b0c      	ldr	r3, [pc, #48]	@ (800ab58 <__multadd+0x84>)
 800ab26:	480d      	ldr	r0, [pc, #52]	@ (800ab5c <__multadd+0x88>)
 800ab28:	21ba      	movs	r1, #186	@ 0xba
 800ab2a:	f000 fcff 	bl	800b52c <__assert_func>
 800ab2e:	6922      	ldr	r2, [r4, #16]
 800ab30:	3202      	adds	r2, #2
 800ab32:	f104 010c 	add.w	r1, r4, #12
 800ab36:	0092      	lsls	r2, r2, #2
 800ab38:	300c      	adds	r0, #12
 800ab3a:	f7ff f800 	bl	8009b3e <memcpy>
 800ab3e:	4621      	mov	r1, r4
 800ab40:	4638      	mov	r0, r7
 800ab42:	f7ff ffa5 	bl	800aa90 <_Bfree>
 800ab46:	4644      	mov	r4, r8
 800ab48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab4c:	3501      	adds	r5, #1
 800ab4e:	615e      	str	r6, [r3, #20]
 800ab50:	6125      	str	r5, [r4, #16]
 800ab52:	4620      	mov	r0, r4
 800ab54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab58:	0800d300 	.word	0x0800d300
 800ab5c:	0800d311 	.word	0x0800d311

0800ab60 <__hi0bits>:
 800ab60:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ab64:	4603      	mov	r3, r0
 800ab66:	bf36      	itet	cc
 800ab68:	0403      	lslcc	r3, r0, #16
 800ab6a:	2000      	movcs	r0, #0
 800ab6c:	2010      	movcc	r0, #16
 800ab6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab72:	bf3c      	itt	cc
 800ab74:	021b      	lslcc	r3, r3, #8
 800ab76:	3008      	addcc	r0, #8
 800ab78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab7c:	bf3c      	itt	cc
 800ab7e:	011b      	lslcc	r3, r3, #4
 800ab80:	3004      	addcc	r0, #4
 800ab82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab86:	bf3c      	itt	cc
 800ab88:	009b      	lslcc	r3, r3, #2
 800ab8a:	3002      	addcc	r0, #2
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	db05      	blt.n	800ab9c <__hi0bits+0x3c>
 800ab90:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ab94:	f100 0001 	add.w	r0, r0, #1
 800ab98:	bf08      	it	eq
 800ab9a:	2020      	moveq	r0, #32
 800ab9c:	4770      	bx	lr

0800ab9e <__lo0bits>:
 800ab9e:	6803      	ldr	r3, [r0, #0]
 800aba0:	4602      	mov	r2, r0
 800aba2:	f013 0007 	ands.w	r0, r3, #7
 800aba6:	d00b      	beq.n	800abc0 <__lo0bits+0x22>
 800aba8:	07d9      	lsls	r1, r3, #31
 800abaa:	d421      	bmi.n	800abf0 <__lo0bits+0x52>
 800abac:	0798      	lsls	r0, r3, #30
 800abae:	bf49      	itett	mi
 800abb0:	085b      	lsrmi	r3, r3, #1
 800abb2:	089b      	lsrpl	r3, r3, #2
 800abb4:	2001      	movmi	r0, #1
 800abb6:	6013      	strmi	r3, [r2, #0]
 800abb8:	bf5c      	itt	pl
 800abba:	6013      	strpl	r3, [r2, #0]
 800abbc:	2002      	movpl	r0, #2
 800abbe:	4770      	bx	lr
 800abc0:	b299      	uxth	r1, r3
 800abc2:	b909      	cbnz	r1, 800abc8 <__lo0bits+0x2a>
 800abc4:	0c1b      	lsrs	r3, r3, #16
 800abc6:	2010      	movs	r0, #16
 800abc8:	b2d9      	uxtb	r1, r3
 800abca:	b909      	cbnz	r1, 800abd0 <__lo0bits+0x32>
 800abcc:	3008      	adds	r0, #8
 800abce:	0a1b      	lsrs	r3, r3, #8
 800abd0:	0719      	lsls	r1, r3, #28
 800abd2:	bf04      	itt	eq
 800abd4:	091b      	lsreq	r3, r3, #4
 800abd6:	3004      	addeq	r0, #4
 800abd8:	0799      	lsls	r1, r3, #30
 800abda:	bf04      	itt	eq
 800abdc:	089b      	lsreq	r3, r3, #2
 800abde:	3002      	addeq	r0, #2
 800abe0:	07d9      	lsls	r1, r3, #31
 800abe2:	d403      	bmi.n	800abec <__lo0bits+0x4e>
 800abe4:	085b      	lsrs	r3, r3, #1
 800abe6:	f100 0001 	add.w	r0, r0, #1
 800abea:	d003      	beq.n	800abf4 <__lo0bits+0x56>
 800abec:	6013      	str	r3, [r2, #0]
 800abee:	4770      	bx	lr
 800abf0:	2000      	movs	r0, #0
 800abf2:	4770      	bx	lr
 800abf4:	2020      	movs	r0, #32
 800abf6:	4770      	bx	lr

0800abf8 <__i2b>:
 800abf8:	b510      	push	{r4, lr}
 800abfa:	460c      	mov	r4, r1
 800abfc:	2101      	movs	r1, #1
 800abfe:	f7ff ff07 	bl	800aa10 <_Balloc>
 800ac02:	4602      	mov	r2, r0
 800ac04:	b928      	cbnz	r0, 800ac12 <__i2b+0x1a>
 800ac06:	4b05      	ldr	r3, [pc, #20]	@ (800ac1c <__i2b+0x24>)
 800ac08:	4805      	ldr	r0, [pc, #20]	@ (800ac20 <__i2b+0x28>)
 800ac0a:	f240 1145 	movw	r1, #325	@ 0x145
 800ac0e:	f000 fc8d 	bl	800b52c <__assert_func>
 800ac12:	2301      	movs	r3, #1
 800ac14:	6144      	str	r4, [r0, #20]
 800ac16:	6103      	str	r3, [r0, #16]
 800ac18:	bd10      	pop	{r4, pc}
 800ac1a:	bf00      	nop
 800ac1c:	0800d300 	.word	0x0800d300
 800ac20:	0800d311 	.word	0x0800d311

0800ac24 <__multiply>:
 800ac24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac28:	4617      	mov	r7, r2
 800ac2a:	690a      	ldr	r2, [r1, #16]
 800ac2c:	693b      	ldr	r3, [r7, #16]
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	bfa8      	it	ge
 800ac32:	463b      	movge	r3, r7
 800ac34:	4689      	mov	r9, r1
 800ac36:	bfa4      	itt	ge
 800ac38:	460f      	movge	r7, r1
 800ac3a:	4699      	movge	r9, r3
 800ac3c:	693d      	ldr	r5, [r7, #16]
 800ac3e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	6879      	ldr	r1, [r7, #4]
 800ac46:	eb05 060a 	add.w	r6, r5, sl
 800ac4a:	42b3      	cmp	r3, r6
 800ac4c:	b085      	sub	sp, #20
 800ac4e:	bfb8      	it	lt
 800ac50:	3101      	addlt	r1, #1
 800ac52:	f7ff fedd 	bl	800aa10 <_Balloc>
 800ac56:	b930      	cbnz	r0, 800ac66 <__multiply+0x42>
 800ac58:	4602      	mov	r2, r0
 800ac5a:	4b41      	ldr	r3, [pc, #260]	@ (800ad60 <__multiply+0x13c>)
 800ac5c:	4841      	ldr	r0, [pc, #260]	@ (800ad64 <__multiply+0x140>)
 800ac5e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ac62:	f000 fc63 	bl	800b52c <__assert_func>
 800ac66:	f100 0414 	add.w	r4, r0, #20
 800ac6a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ac6e:	4623      	mov	r3, r4
 800ac70:	2200      	movs	r2, #0
 800ac72:	4573      	cmp	r3, lr
 800ac74:	d320      	bcc.n	800acb8 <__multiply+0x94>
 800ac76:	f107 0814 	add.w	r8, r7, #20
 800ac7a:	f109 0114 	add.w	r1, r9, #20
 800ac7e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ac82:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ac86:	9302      	str	r3, [sp, #8]
 800ac88:	1beb      	subs	r3, r5, r7
 800ac8a:	3b15      	subs	r3, #21
 800ac8c:	f023 0303 	bic.w	r3, r3, #3
 800ac90:	3304      	adds	r3, #4
 800ac92:	3715      	adds	r7, #21
 800ac94:	42bd      	cmp	r5, r7
 800ac96:	bf38      	it	cc
 800ac98:	2304      	movcc	r3, #4
 800ac9a:	9301      	str	r3, [sp, #4]
 800ac9c:	9b02      	ldr	r3, [sp, #8]
 800ac9e:	9103      	str	r1, [sp, #12]
 800aca0:	428b      	cmp	r3, r1
 800aca2:	d80c      	bhi.n	800acbe <__multiply+0x9a>
 800aca4:	2e00      	cmp	r6, #0
 800aca6:	dd03      	ble.n	800acb0 <__multiply+0x8c>
 800aca8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800acac:	2b00      	cmp	r3, #0
 800acae:	d055      	beq.n	800ad5c <__multiply+0x138>
 800acb0:	6106      	str	r6, [r0, #16]
 800acb2:	b005      	add	sp, #20
 800acb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb8:	f843 2b04 	str.w	r2, [r3], #4
 800acbc:	e7d9      	b.n	800ac72 <__multiply+0x4e>
 800acbe:	f8b1 a000 	ldrh.w	sl, [r1]
 800acc2:	f1ba 0f00 	cmp.w	sl, #0
 800acc6:	d01f      	beq.n	800ad08 <__multiply+0xe4>
 800acc8:	46c4      	mov	ip, r8
 800acca:	46a1      	mov	r9, r4
 800accc:	2700      	movs	r7, #0
 800acce:	f85c 2b04 	ldr.w	r2, [ip], #4
 800acd2:	f8d9 3000 	ldr.w	r3, [r9]
 800acd6:	fa1f fb82 	uxth.w	fp, r2
 800acda:	b29b      	uxth	r3, r3
 800acdc:	fb0a 330b 	mla	r3, sl, fp, r3
 800ace0:	443b      	add	r3, r7
 800ace2:	f8d9 7000 	ldr.w	r7, [r9]
 800ace6:	0c12      	lsrs	r2, r2, #16
 800ace8:	0c3f      	lsrs	r7, r7, #16
 800acea:	fb0a 7202 	mla	r2, sl, r2, r7
 800acee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800acf2:	b29b      	uxth	r3, r3
 800acf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800acf8:	4565      	cmp	r5, ip
 800acfa:	f849 3b04 	str.w	r3, [r9], #4
 800acfe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ad02:	d8e4      	bhi.n	800acce <__multiply+0xaa>
 800ad04:	9b01      	ldr	r3, [sp, #4]
 800ad06:	50e7      	str	r7, [r4, r3]
 800ad08:	9b03      	ldr	r3, [sp, #12]
 800ad0a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ad0e:	3104      	adds	r1, #4
 800ad10:	f1b9 0f00 	cmp.w	r9, #0
 800ad14:	d020      	beq.n	800ad58 <__multiply+0x134>
 800ad16:	6823      	ldr	r3, [r4, #0]
 800ad18:	4647      	mov	r7, r8
 800ad1a:	46a4      	mov	ip, r4
 800ad1c:	f04f 0a00 	mov.w	sl, #0
 800ad20:	f8b7 b000 	ldrh.w	fp, [r7]
 800ad24:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ad28:	fb09 220b 	mla	r2, r9, fp, r2
 800ad2c:	4452      	add	r2, sl
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad34:	f84c 3b04 	str.w	r3, [ip], #4
 800ad38:	f857 3b04 	ldr.w	r3, [r7], #4
 800ad3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad40:	f8bc 3000 	ldrh.w	r3, [ip]
 800ad44:	fb09 330a 	mla	r3, r9, sl, r3
 800ad48:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ad4c:	42bd      	cmp	r5, r7
 800ad4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad52:	d8e5      	bhi.n	800ad20 <__multiply+0xfc>
 800ad54:	9a01      	ldr	r2, [sp, #4]
 800ad56:	50a3      	str	r3, [r4, r2]
 800ad58:	3404      	adds	r4, #4
 800ad5a:	e79f      	b.n	800ac9c <__multiply+0x78>
 800ad5c:	3e01      	subs	r6, #1
 800ad5e:	e7a1      	b.n	800aca4 <__multiply+0x80>
 800ad60:	0800d300 	.word	0x0800d300
 800ad64:	0800d311 	.word	0x0800d311

0800ad68 <__pow5mult>:
 800ad68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad6c:	4615      	mov	r5, r2
 800ad6e:	f012 0203 	ands.w	r2, r2, #3
 800ad72:	4607      	mov	r7, r0
 800ad74:	460e      	mov	r6, r1
 800ad76:	d007      	beq.n	800ad88 <__pow5mult+0x20>
 800ad78:	4c25      	ldr	r4, [pc, #148]	@ (800ae10 <__pow5mult+0xa8>)
 800ad7a:	3a01      	subs	r2, #1
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad82:	f7ff fea7 	bl	800aad4 <__multadd>
 800ad86:	4606      	mov	r6, r0
 800ad88:	10ad      	asrs	r5, r5, #2
 800ad8a:	d03d      	beq.n	800ae08 <__pow5mult+0xa0>
 800ad8c:	69fc      	ldr	r4, [r7, #28]
 800ad8e:	b97c      	cbnz	r4, 800adb0 <__pow5mult+0x48>
 800ad90:	2010      	movs	r0, #16
 800ad92:	f7ff fd87 	bl	800a8a4 <malloc>
 800ad96:	4602      	mov	r2, r0
 800ad98:	61f8      	str	r0, [r7, #28]
 800ad9a:	b928      	cbnz	r0, 800ada8 <__pow5mult+0x40>
 800ad9c:	4b1d      	ldr	r3, [pc, #116]	@ (800ae14 <__pow5mult+0xac>)
 800ad9e:	481e      	ldr	r0, [pc, #120]	@ (800ae18 <__pow5mult+0xb0>)
 800ada0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ada4:	f000 fbc2 	bl	800b52c <__assert_func>
 800ada8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800adac:	6004      	str	r4, [r0, #0]
 800adae:	60c4      	str	r4, [r0, #12]
 800adb0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800adb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800adb8:	b94c      	cbnz	r4, 800adce <__pow5mult+0x66>
 800adba:	f240 2171 	movw	r1, #625	@ 0x271
 800adbe:	4638      	mov	r0, r7
 800adc0:	f7ff ff1a 	bl	800abf8 <__i2b>
 800adc4:	2300      	movs	r3, #0
 800adc6:	f8c8 0008 	str.w	r0, [r8, #8]
 800adca:	4604      	mov	r4, r0
 800adcc:	6003      	str	r3, [r0, #0]
 800adce:	f04f 0900 	mov.w	r9, #0
 800add2:	07eb      	lsls	r3, r5, #31
 800add4:	d50a      	bpl.n	800adec <__pow5mult+0x84>
 800add6:	4631      	mov	r1, r6
 800add8:	4622      	mov	r2, r4
 800adda:	4638      	mov	r0, r7
 800addc:	f7ff ff22 	bl	800ac24 <__multiply>
 800ade0:	4631      	mov	r1, r6
 800ade2:	4680      	mov	r8, r0
 800ade4:	4638      	mov	r0, r7
 800ade6:	f7ff fe53 	bl	800aa90 <_Bfree>
 800adea:	4646      	mov	r6, r8
 800adec:	106d      	asrs	r5, r5, #1
 800adee:	d00b      	beq.n	800ae08 <__pow5mult+0xa0>
 800adf0:	6820      	ldr	r0, [r4, #0]
 800adf2:	b938      	cbnz	r0, 800ae04 <__pow5mult+0x9c>
 800adf4:	4622      	mov	r2, r4
 800adf6:	4621      	mov	r1, r4
 800adf8:	4638      	mov	r0, r7
 800adfa:	f7ff ff13 	bl	800ac24 <__multiply>
 800adfe:	6020      	str	r0, [r4, #0]
 800ae00:	f8c0 9000 	str.w	r9, [r0]
 800ae04:	4604      	mov	r4, r0
 800ae06:	e7e4      	b.n	800add2 <__pow5mult+0x6a>
 800ae08:	4630      	mov	r0, r6
 800ae0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae0e:	bf00      	nop
 800ae10:	0800d3c4 	.word	0x0800d3c4
 800ae14:	0800d291 	.word	0x0800d291
 800ae18:	0800d311 	.word	0x0800d311

0800ae1c <__lshift>:
 800ae1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae20:	460c      	mov	r4, r1
 800ae22:	6849      	ldr	r1, [r1, #4]
 800ae24:	6923      	ldr	r3, [r4, #16]
 800ae26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae2a:	68a3      	ldr	r3, [r4, #8]
 800ae2c:	4607      	mov	r7, r0
 800ae2e:	4691      	mov	r9, r2
 800ae30:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae34:	f108 0601 	add.w	r6, r8, #1
 800ae38:	42b3      	cmp	r3, r6
 800ae3a:	db0b      	blt.n	800ae54 <__lshift+0x38>
 800ae3c:	4638      	mov	r0, r7
 800ae3e:	f7ff fde7 	bl	800aa10 <_Balloc>
 800ae42:	4605      	mov	r5, r0
 800ae44:	b948      	cbnz	r0, 800ae5a <__lshift+0x3e>
 800ae46:	4602      	mov	r2, r0
 800ae48:	4b28      	ldr	r3, [pc, #160]	@ (800aeec <__lshift+0xd0>)
 800ae4a:	4829      	ldr	r0, [pc, #164]	@ (800aef0 <__lshift+0xd4>)
 800ae4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ae50:	f000 fb6c 	bl	800b52c <__assert_func>
 800ae54:	3101      	adds	r1, #1
 800ae56:	005b      	lsls	r3, r3, #1
 800ae58:	e7ee      	b.n	800ae38 <__lshift+0x1c>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	f100 0114 	add.w	r1, r0, #20
 800ae60:	f100 0210 	add.w	r2, r0, #16
 800ae64:	4618      	mov	r0, r3
 800ae66:	4553      	cmp	r3, sl
 800ae68:	db33      	blt.n	800aed2 <__lshift+0xb6>
 800ae6a:	6920      	ldr	r0, [r4, #16]
 800ae6c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae70:	f104 0314 	add.w	r3, r4, #20
 800ae74:	f019 091f 	ands.w	r9, r9, #31
 800ae78:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae7c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ae80:	d02b      	beq.n	800aeda <__lshift+0xbe>
 800ae82:	f1c9 0e20 	rsb	lr, r9, #32
 800ae86:	468a      	mov	sl, r1
 800ae88:	2200      	movs	r2, #0
 800ae8a:	6818      	ldr	r0, [r3, #0]
 800ae8c:	fa00 f009 	lsl.w	r0, r0, r9
 800ae90:	4310      	orrs	r0, r2
 800ae92:	f84a 0b04 	str.w	r0, [sl], #4
 800ae96:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae9a:	459c      	cmp	ip, r3
 800ae9c:	fa22 f20e 	lsr.w	r2, r2, lr
 800aea0:	d8f3      	bhi.n	800ae8a <__lshift+0x6e>
 800aea2:	ebac 0304 	sub.w	r3, ip, r4
 800aea6:	3b15      	subs	r3, #21
 800aea8:	f023 0303 	bic.w	r3, r3, #3
 800aeac:	3304      	adds	r3, #4
 800aeae:	f104 0015 	add.w	r0, r4, #21
 800aeb2:	4560      	cmp	r0, ip
 800aeb4:	bf88      	it	hi
 800aeb6:	2304      	movhi	r3, #4
 800aeb8:	50ca      	str	r2, [r1, r3]
 800aeba:	b10a      	cbz	r2, 800aec0 <__lshift+0xa4>
 800aebc:	f108 0602 	add.w	r6, r8, #2
 800aec0:	3e01      	subs	r6, #1
 800aec2:	4638      	mov	r0, r7
 800aec4:	612e      	str	r6, [r5, #16]
 800aec6:	4621      	mov	r1, r4
 800aec8:	f7ff fde2 	bl	800aa90 <_Bfree>
 800aecc:	4628      	mov	r0, r5
 800aece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aed2:	f842 0f04 	str.w	r0, [r2, #4]!
 800aed6:	3301      	adds	r3, #1
 800aed8:	e7c5      	b.n	800ae66 <__lshift+0x4a>
 800aeda:	3904      	subs	r1, #4
 800aedc:	f853 2b04 	ldr.w	r2, [r3], #4
 800aee0:	f841 2f04 	str.w	r2, [r1, #4]!
 800aee4:	459c      	cmp	ip, r3
 800aee6:	d8f9      	bhi.n	800aedc <__lshift+0xc0>
 800aee8:	e7ea      	b.n	800aec0 <__lshift+0xa4>
 800aeea:	bf00      	nop
 800aeec:	0800d300 	.word	0x0800d300
 800aef0:	0800d311 	.word	0x0800d311

0800aef4 <__mcmp>:
 800aef4:	690a      	ldr	r2, [r1, #16]
 800aef6:	4603      	mov	r3, r0
 800aef8:	6900      	ldr	r0, [r0, #16]
 800aefa:	1a80      	subs	r0, r0, r2
 800aefc:	b530      	push	{r4, r5, lr}
 800aefe:	d10e      	bne.n	800af1e <__mcmp+0x2a>
 800af00:	3314      	adds	r3, #20
 800af02:	3114      	adds	r1, #20
 800af04:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800af08:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800af0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af14:	4295      	cmp	r5, r2
 800af16:	d003      	beq.n	800af20 <__mcmp+0x2c>
 800af18:	d205      	bcs.n	800af26 <__mcmp+0x32>
 800af1a:	f04f 30ff 	mov.w	r0, #4294967295
 800af1e:	bd30      	pop	{r4, r5, pc}
 800af20:	42a3      	cmp	r3, r4
 800af22:	d3f3      	bcc.n	800af0c <__mcmp+0x18>
 800af24:	e7fb      	b.n	800af1e <__mcmp+0x2a>
 800af26:	2001      	movs	r0, #1
 800af28:	e7f9      	b.n	800af1e <__mcmp+0x2a>
	...

0800af2c <__mdiff>:
 800af2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af30:	4689      	mov	r9, r1
 800af32:	4606      	mov	r6, r0
 800af34:	4611      	mov	r1, r2
 800af36:	4648      	mov	r0, r9
 800af38:	4614      	mov	r4, r2
 800af3a:	f7ff ffdb 	bl	800aef4 <__mcmp>
 800af3e:	1e05      	subs	r5, r0, #0
 800af40:	d112      	bne.n	800af68 <__mdiff+0x3c>
 800af42:	4629      	mov	r1, r5
 800af44:	4630      	mov	r0, r6
 800af46:	f7ff fd63 	bl	800aa10 <_Balloc>
 800af4a:	4602      	mov	r2, r0
 800af4c:	b928      	cbnz	r0, 800af5a <__mdiff+0x2e>
 800af4e:	4b3f      	ldr	r3, [pc, #252]	@ (800b04c <__mdiff+0x120>)
 800af50:	f240 2137 	movw	r1, #567	@ 0x237
 800af54:	483e      	ldr	r0, [pc, #248]	@ (800b050 <__mdiff+0x124>)
 800af56:	f000 fae9 	bl	800b52c <__assert_func>
 800af5a:	2301      	movs	r3, #1
 800af5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800af60:	4610      	mov	r0, r2
 800af62:	b003      	add	sp, #12
 800af64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af68:	bfbc      	itt	lt
 800af6a:	464b      	movlt	r3, r9
 800af6c:	46a1      	movlt	r9, r4
 800af6e:	4630      	mov	r0, r6
 800af70:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800af74:	bfba      	itte	lt
 800af76:	461c      	movlt	r4, r3
 800af78:	2501      	movlt	r5, #1
 800af7a:	2500      	movge	r5, #0
 800af7c:	f7ff fd48 	bl	800aa10 <_Balloc>
 800af80:	4602      	mov	r2, r0
 800af82:	b918      	cbnz	r0, 800af8c <__mdiff+0x60>
 800af84:	4b31      	ldr	r3, [pc, #196]	@ (800b04c <__mdiff+0x120>)
 800af86:	f240 2145 	movw	r1, #581	@ 0x245
 800af8a:	e7e3      	b.n	800af54 <__mdiff+0x28>
 800af8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800af90:	6926      	ldr	r6, [r4, #16]
 800af92:	60c5      	str	r5, [r0, #12]
 800af94:	f109 0310 	add.w	r3, r9, #16
 800af98:	f109 0514 	add.w	r5, r9, #20
 800af9c:	f104 0e14 	add.w	lr, r4, #20
 800afa0:	f100 0b14 	add.w	fp, r0, #20
 800afa4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800afa8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800afac:	9301      	str	r3, [sp, #4]
 800afae:	46d9      	mov	r9, fp
 800afb0:	f04f 0c00 	mov.w	ip, #0
 800afb4:	9b01      	ldr	r3, [sp, #4]
 800afb6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800afba:	f853 af04 	ldr.w	sl, [r3, #4]!
 800afbe:	9301      	str	r3, [sp, #4]
 800afc0:	fa1f f38a 	uxth.w	r3, sl
 800afc4:	4619      	mov	r1, r3
 800afc6:	b283      	uxth	r3, r0
 800afc8:	1acb      	subs	r3, r1, r3
 800afca:	0c00      	lsrs	r0, r0, #16
 800afcc:	4463      	add	r3, ip
 800afce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800afd2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800afdc:	4576      	cmp	r6, lr
 800afde:	f849 3b04 	str.w	r3, [r9], #4
 800afe2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800afe6:	d8e5      	bhi.n	800afb4 <__mdiff+0x88>
 800afe8:	1b33      	subs	r3, r6, r4
 800afea:	3b15      	subs	r3, #21
 800afec:	f023 0303 	bic.w	r3, r3, #3
 800aff0:	3415      	adds	r4, #21
 800aff2:	3304      	adds	r3, #4
 800aff4:	42a6      	cmp	r6, r4
 800aff6:	bf38      	it	cc
 800aff8:	2304      	movcc	r3, #4
 800affa:	441d      	add	r5, r3
 800affc:	445b      	add	r3, fp
 800affe:	461e      	mov	r6, r3
 800b000:	462c      	mov	r4, r5
 800b002:	4544      	cmp	r4, r8
 800b004:	d30e      	bcc.n	800b024 <__mdiff+0xf8>
 800b006:	f108 0103 	add.w	r1, r8, #3
 800b00a:	1b49      	subs	r1, r1, r5
 800b00c:	f021 0103 	bic.w	r1, r1, #3
 800b010:	3d03      	subs	r5, #3
 800b012:	45a8      	cmp	r8, r5
 800b014:	bf38      	it	cc
 800b016:	2100      	movcc	r1, #0
 800b018:	440b      	add	r3, r1
 800b01a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b01e:	b191      	cbz	r1, 800b046 <__mdiff+0x11a>
 800b020:	6117      	str	r7, [r2, #16]
 800b022:	e79d      	b.n	800af60 <__mdiff+0x34>
 800b024:	f854 1b04 	ldr.w	r1, [r4], #4
 800b028:	46e6      	mov	lr, ip
 800b02a:	0c08      	lsrs	r0, r1, #16
 800b02c:	fa1c fc81 	uxtah	ip, ip, r1
 800b030:	4471      	add	r1, lr
 800b032:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b036:	b289      	uxth	r1, r1
 800b038:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b03c:	f846 1b04 	str.w	r1, [r6], #4
 800b040:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b044:	e7dd      	b.n	800b002 <__mdiff+0xd6>
 800b046:	3f01      	subs	r7, #1
 800b048:	e7e7      	b.n	800b01a <__mdiff+0xee>
 800b04a:	bf00      	nop
 800b04c:	0800d300 	.word	0x0800d300
 800b050:	0800d311 	.word	0x0800d311

0800b054 <__d2b>:
 800b054:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b058:	460f      	mov	r7, r1
 800b05a:	2101      	movs	r1, #1
 800b05c:	ec59 8b10 	vmov	r8, r9, d0
 800b060:	4616      	mov	r6, r2
 800b062:	f7ff fcd5 	bl	800aa10 <_Balloc>
 800b066:	4604      	mov	r4, r0
 800b068:	b930      	cbnz	r0, 800b078 <__d2b+0x24>
 800b06a:	4602      	mov	r2, r0
 800b06c:	4b23      	ldr	r3, [pc, #140]	@ (800b0fc <__d2b+0xa8>)
 800b06e:	4824      	ldr	r0, [pc, #144]	@ (800b100 <__d2b+0xac>)
 800b070:	f240 310f 	movw	r1, #783	@ 0x30f
 800b074:	f000 fa5a 	bl	800b52c <__assert_func>
 800b078:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b07c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b080:	b10d      	cbz	r5, 800b086 <__d2b+0x32>
 800b082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b086:	9301      	str	r3, [sp, #4]
 800b088:	f1b8 0300 	subs.w	r3, r8, #0
 800b08c:	d023      	beq.n	800b0d6 <__d2b+0x82>
 800b08e:	4668      	mov	r0, sp
 800b090:	9300      	str	r3, [sp, #0]
 800b092:	f7ff fd84 	bl	800ab9e <__lo0bits>
 800b096:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b09a:	b1d0      	cbz	r0, 800b0d2 <__d2b+0x7e>
 800b09c:	f1c0 0320 	rsb	r3, r0, #32
 800b0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a4:	430b      	orrs	r3, r1
 800b0a6:	40c2      	lsrs	r2, r0
 800b0a8:	6163      	str	r3, [r4, #20]
 800b0aa:	9201      	str	r2, [sp, #4]
 800b0ac:	9b01      	ldr	r3, [sp, #4]
 800b0ae:	61a3      	str	r3, [r4, #24]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	bf0c      	ite	eq
 800b0b4:	2201      	moveq	r2, #1
 800b0b6:	2202      	movne	r2, #2
 800b0b8:	6122      	str	r2, [r4, #16]
 800b0ba:	b1a5      	cbz	r5, 800b0e6 <__d2b+0x92>
 800b0bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b0c0:	4405      	add	r5, r0
 800b0c2:	603d      	str	r5, [r7, #0]
 800b0c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b0c8:	6030      	str	r0, [r6, #0]
 800b0ca:	4620      	mov	r0, r4
 800b0cc:	b003      	add	sp, #12
 800b0ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b0d2:	6161      	str	r1, [r4, #20]
 800b0d4:	e7ea      	b.n	800b0ac <__d2b+0x58>
 800b0d6:	a801      	add	r0, sp, #4
 800b0d8:	f7ff fd61 	bl	800ab9e <__lo0bits>
 800b0dc:	9b01      	ldr	r3, [sp, #4]
 800b0de:	6163      	str	r3, [r4, #20]
 800b0e0:	3020      	adds	r0, #32
 800b0e2:	2201      	movs	r2, #1
 800b0e4:	e7e8      	b.n	800b0b8 <__d2b+0x64>
 800b0e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b0ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b0ee:	6038      	str	r0, [r7, #0]
 800b0f0:	6918      	ldr	r0, [r3, #16]
 800b0f2:	f7ff fd35 	bl	800ab60 <__hi0bits>
 800b0f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b0fa:	e7e5      	b.n	800b0c8 <__d2b+0x74>
 800b0fc:	0800d300 	.word	0x0800d300
 800b100:	0800d311 	.word	0x0800d311

0800b104 <__ssputs_r>:
 800b104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b108:	688e      	ldr	r6, [r1, #8]
 800b10a:	461f      	mov	r7, r3
 800b10c:	42be      	cmp	r6, r7
 800b10e:	680b      	ldr	r3, [r1, #0]
 800b110:	4682      	mov	sl, r0
 800b112:	460c      	mov	r4, r1
 800b114:	4690      	mov	r8, r2
 800b116:	d82d      	bhi.n	800b174 <__ssputs_r+0x70>
 800b118:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b11c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b120:	d026      	beq.n	800b170 <__ssputs_r+0x6c>
 800b122:	6965      	ldr	r5, [r4, #20]
 800b124:	6909      	ldr	r1, [r1, #16]
 800b126:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b12a:	eba3 0901 	sub.w	r9, r3, r1
 800b12e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b132:	1c7b      	adds	r3, r7, #1
 800b134:	444b      	add	r3, r9
 800b136:	106d      	asrs	r5, r5, #1
 800b138:	429d      	cmp	r5, r3
 800b13a:	bf38      	it	cc
 800b13c:	461d      	movcc	r5, r3
 800b13e:	0553      	lsls	r3, r2, #21
 800b140:	d527      	bpl.n	800b192 <__ssputs_r+0x8e>
 800b142:	4629      	mov	r1, r5
 800b144:	f7ff fbd8 	bl	800a8f8 <_malloc_r>
 800b148:	4606      	mov	r6, r0
 800b14a:	b360      	cbz	r0, 800b1a6 <__ssputs_r+0xa2>
 800b14c:	6921      	ldr	r1, [r4, #16]
 800b14e:	464a      	mov	r2, r9
 800b150:	f7fe fcf5 	bl	8009b3e <memcpy>
 800b154:	89a3      	ldrh	r3, [r4, #12]
 800b156:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b15a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b15e:	81a3      	strh	r3, [r4, #12]
 800b160:	6126      	str	r6, [r4, #16]
 800b162:	6165      	str	r5, [r4, #20]
 800b164:	444e      	add	r6, r9
 800b166:	eba5 0509 	sub.w	r5, r5, r9
 800b16a:	6026      	str	r6, [r4, #0]
 800b16c:	60a5      	str	r5, [r4, #8]
 800b16e:	463e      	mov	r6, r7
 800b170:	42be      	cmp	r6, r7
 800b172:	d900      	bls.n	800b176 <__ssputs_r+0x72>
 800b174:	463e      	mov	r6, r7
 800b176:	6820      	ldr	r0, [r4, #0]
 800b178:	4632      	mov	r2, r6
 800b17a:	4641      	mov	r1, r8
 800b17c:	f7fe fc45 	bl	8009a0a <memmove>
 800b180:	68a3      	ldr	r3, [r4, #8]
 800b182:	1b9b      	subs	r3, r3, r6
 800b184:	60a3      	str	r3, [r4, #8]
 800b186:	6823      	ldr	r3, [r4, #0]
 800b188:	4433      	add	r3, r6
 800b18a:	6023      	str	r3, [r4, #0]
 800b18c:	2000      	movs	r0, #0
 800b18e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b192:	462a      	mov	r2, r5
 800b194:	f000 fa0e 	bl	800b5b4 <_realloc_r>
 800b198:	4606      	mov	r6, r0
 800b19a:	2800      	cmp	r0, #0
 800b19c:	d1e0      	bne.n	800b160 <__ssputs_r+0x5c>
 800b19e:	6921      	ldr	r1, [r4, #16]
 800b1a0:	4650      	mov	r0, sl
 800b1a2:	f7ff fb35 	bl	800a810 <_free_r>
 800b1a6:	230c      	movs	r3, #12
 800b1a8:	f8ca 3000 	str.w	r3, [sl]
 800b1ac:	89a3      	ldrh	r3, [r4, #12]
 800b1ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1b2:	81a3      	strh	r3, [r4, #12]
 800b1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b8:	e7e9      	b.n	800b18e <__ssputs_r+0x8a>
	...

0800b1bc <_svfiprintf_r>:
 800b1bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c0:	4698      	mov	r8, r3
 800b1c2:	898b      	ldrh	r3, [r1, #12]
 800b1c4:	061b      	lsls	r3, r3, #24
 800b1c6:	b09d      	sub	sp, #116	@ 0x74
 800b1c8:	4607      	mov	r7, r0
 800b1ca:	460d      	mov	r5, r1
 800b1cc:	4614      	mov	r4, r2
 800b1ce:	d510      	bpl.n	800b1f2 <_svfiprintf_r+0x36>
 800b1d0:	690b      	ldr	r3, [r1, #16]
 800b1d2:	b973      	cbnz	r3, 800b1f2 <_svfiprintf_r+0x36>
 800b1d4:	2140      	movs	r1, #64	@ 0x40
 800b1d6:	f7ff fb8f 	bl	800a8f8 <_malloc_r>
 800b1da:	6028      	str	r0, [r5, #0]
 800b1dc:	6128      	str	r0, [r5, #16]
 800b1de:	b930      	cbnz	r0, 800b1ee <_svfiprintf_r+0x32>
 800b1e0:	230c      	movs	r3, #12
 800b1e2:	603b      	str	r3, [r7, #0]
 800b1e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1e8:	b01d      	add	sp, #116	@ 0x74
 800b1ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ee:	2340      	movs	r3, #64	@ 0x40
 800b1f0:	616b      	str	r3, [r5, #20]
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1f6:	2320      	movs	r3, #32
 800b1f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b200:	2330      	movs	r3, #48	@ 0x30
 800b202:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b3a0 <_svfiprintf_r+0x1e4>
 800b206:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b20a:	f04f 0901 	mov.w	r9, #1
 800b20e:	4623      	mov	r3, r4
 800b210:	469a      	mov	sl, r3
 800b212:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b216:	b10a      	cbz	r2, 800b21c <_svfiprintf_r+0x60>
 800b218:	2a25      	cmp	r2, #37	@ 0x25
 800b21a:	d1f9      	bne.n	800b210 <_svfiprintf_r+0x54>
 800b21c:	ebba 0b04 	subs.w	fp, sl, r4
 800b220:	d00b      	beq.n	800b23a <_svfiprintf_r+0x7e>
 800b222:	465b      	mov	r3, fp
 800b224:	4622      	mov	r2, r4
 800b226:	4629      	mov	r1, r5
 800b228:	4638      	mov	r0, r7
 800b22a:	f7ff ff6b 	bl	800b104 <__ssputs_r>
 800b22e:	3001      	adds	r0, #1
 800b230:	f000 80a7 	beq.w	800b382 <_svfiprintf_r+0x1c6>
 800b234:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b236:	445a      	add	r2, fp
 800b238:	9209      	str	r2, [sp, #36]	@ 0x24
 800b23a:	f89a 3000 	ldrb.w	r3, [sl]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	f000 809f 	beq.w	800b382 <_svfiprintf_r+0x1c6>
 800b244:	2300      	movs	r3, #0
 800b246:	f04f 32ff 	mov.w	r2, #4294967295
 800b24a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b24e:	f10a 0a01 	add.w	sl, sl, #1
 800b252:	9304      	str	r3, [sp, #16]
 800b254:	9307      	str	r3, [sp, #28]
 800b256:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b25a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b25c:	4654      	mov	r4, sl
 800b25e:	2205      	movs	r2, #5
 800b260:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b264:	484e      	ldr	r0, [pc, #312]	@ (800b3a0 <_svfiprintf_r+0x1e4>)
 800b266:	f7f4 ffb3 	bl	80001d0 <memchr>
 800b26a:	9a04      	ldr	r2, [sp, #16]
 800b26c:	b9d8      	cbnz	r0, 800b2a6 <_svfiprintf_r+0xea>
 800b26e:	06d0      	lsls	r0, r2, #27
 800b270:	bf44      	itt	mi
 800b272:	2320      	movmi	r3, #32
 800b274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b278:	0711      	lsls	r1, r2, #28
 800b27a:	bf44      	itt	mi
 800b27c:	232b      	movmi	r3, #43	@ 0x2b
 800b27e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b282:	f89a 3000 	ldrb.w	r3, [sl]
 800b286:	2b2a      	cmp	r3, #42	@ 0x2a
 800b288:	d015      	beq.n	800b2b6 <_svfiprintf_r+0xfa>
 800b28a:	9a07      	ldr	r2, [sp, #28]
 800b28c:	4654      	mov	r4, sl
 800b28e:	2000      	movs	r0, #0
 800b290:	f04f 0c0a 	mov.w	ip, #10
 800b294:	4621      	mov	r1, r4
 800b296:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b29a:	3b30      	subs	r3, #48	@ 0x30
 800b29c:	2b09      	cmp	r3, #9
 800b29e:	d94b      	bls.n	800b338 <_svfiprintf_r+0x17c>
 800b2a0:	b1b0      	cbz	r0, 800b2d0 <_svfiprintf_r+0x114>
 800b2a2:	9207      	str	r2, [sp, #28]
 800b2a4:	e014      	b.n	800b2d0 <_svfiprintf_r+0x114>
 800b2a6:	eba0 0308 	sub.w	r3, r0, r8
 800b2aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	9304      	str	r3, [sp, #16]
 800b2b2:	46a2      	mov	sl, r4
 800b2b4:	e7d2      	b.n	800b25c <_svfiprintf_r+0xa0>
 800b2b6:	9b03      	ldr	r3, [sp, #12]
 800b2b8:	1d19      	adds	r1, r3, #4
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	9103      	str	r1, [sp, #12]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	bfbb      	ittet	lt
 800b2c2:	425b      	neglt	r3, r3
 800b2c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b2c8:	9307      	strge	r3, [sp, #28]
 800b2ca:	9307      	strlt	r3, [sp, #28]
 800b2cc:	bfb8      	it	lt
 800b2ce:	9204      	strlt	r2, [sp, #16]
 800b2d0:	7823      	ldrb	r3, [r4, #0]
 800b2d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2d4:	d10a      	bne.n	800b2ec <_svfiprintf_r+0x130>
 800b2d6:	7863      	ldrb	r3, [r4, #1]
 800b2d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2da:	d132      	bne.n	800b342 <_svfiprintf_r+0x186>
 800b2dc:	9b03      	ldr	r3, [sp, #12]
 800b2de:	1d1a      	adds	r2, r3, #4
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	9203      	str	r2, [sp, #12]
 800b2e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b2e8:	3402      	adds	r4, #2
 800b2ea:	9305      	str	r3, [sp, #20]
 800b2ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b3b0 <_svfiprintf_r+0x1f4>
 800b2f0:	7821      	ldrb	r1, [r4, #0]
 800b2f2:	2203      	movs	r2, #3
 800b2f4:	4650      	mov	r0, sl
 800b2f6:	f7f4 ff6b 	bl	80001d0 <memchr>
 800b2fa:	b138      	cbz	r0, 800b30c <_svfiprintf_r+0x150>
 800b2fc:	9b04      	ldr	r3, [sp, #16]
 800b2fe:	eba0 000a 	sub.w	r0, r0, sl
 800b302:	2240      	movs	r2, #64	@ 0x40
 800b304:	4082      	lsls	r2, r0
 800b306:	4313      	orrs	r3, r2
 800b308:	3401      	adds	r4, #1
 800b30a:	9304      	str	r3, [sp, #16]
 800b30c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b310:	4824      	ldr	r0, [pc, #144]	@ (800b3a4 <_svfiprintf_r+0x1e8>)
 800b312:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b316:	2206      	movs	r2, #6
 800b318:	f7f4 ff5a 	bl	80001d0 <memchr>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d036      	beq.n	800b38e <_svfiprintf_r+0x1d2>
 800b320:	4b21      	ldr	r3, [pc, #132]	@ (800b3a8 <_svfiprintf_r+0x1ec>)
 800b322:	bb1b      	cbnz	r3, 800b36c <_svfiprintf_r+0x1b0>
 800b324:	9b03      	ldr	r3, [sp, #12]
 800b326:	3307      	adds	r3, #7
 800b328:	f023 0307 	bic.w	r3, r3, #7
 800b32c:	3308      	adds	r3, #8
 800b32e:	9303      	str	r3, [sp, #12]
 800b330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b332:	4433      	add	r3, r6
 800b334:	9309      	str	r3, [sp, #36]	@ 0x24
 800b336:	e76a      	b.n	800b20e <_svfiprintf_r+0x52>
 800b338:	fb0c 3202 	mla	r2, ip, r2, r3
 800b33c:	460c      	mov	r4, r1
 800b33e:	2001      	movs	r0, #1
 800b340:	e7a8      	b.n	800b294 <_svfiprintf_r+0xd8>
 800b342:	2300      	movs	r3, #0
 800b344:	3401      	adds	r4, #1
 800b346:	9305      	str	r3, [sp, #20]
 800b348:	4619      	mov	r1, r3
 800b34a:	f04f 0c0a 	mov.w	ip, #10
 800b34e:	4620      	mov	r0, r4
 800b350:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b354:	3a30      	subs	r2, #48	@ 0x30
 800b356:	2a09      	cmp	r2, #9
 800b358:	d903      	bls.n	800b362 <_svfiprintf_r+0x1a6>
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d0c6      	beq.n	800b2ec <_svfiprintf_r+0x130>
 800b35e:	9105      	str	r1, [sp, #20]
 800b360:	e7c4      	b.n	800b2ec <_svfiprintf_r+0x130>
 800b362:	fb0c 2101 	mla	r1, ip, r1, r2
 800b366:	4604      	mov	r4, r0
 800b368:	2301      	movs	r3, #1
 800b36a:	e7f0      	b.n	800b34e <_svfiprintf_r+0x192>
 800b36c:	ab03      	add	r3, sp, #12
 800b36e:	9300      	str	r3, [sp, #0]
 800b370:	462a      	mov	r2, r5
 800b372:	4b0e      	ldr	r3, [pc, #56]	@ (800b3ac <_svfiprintf_r+0x1f0>)
 800b374:	a904      	add	r1, sp, #16
 800b376:	4638      	mov	r0, r7
 800b378:	f7fd fe56 	bl	8009028 <_printf_float>
 800b37c:	1c42      	adds	r2, r0, #1
 800b37e:	4606      	mov	r6, r0
 800b380:	d1d6      	bne.n	800b330 <_svfiprintf_r+0x174>
 800b382:	89ab      	ldrh	r3, [r5, #12]
 800b384:	065b      	lsls	r3, r3, #25
 800b386:	f53f af2d 	bmi.w	800b1e4 <_svfiprintf_r+0x28>
 800b38a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b38c:	e72c      	b.n	800b1e8 <_svfiprintf_r+0x2c>
 800b38e:	ab03      	add	r3, sp, #12
 800b390:	9300      	str	r3, [sp, #0]
 800b392:	462a      	mov	r2, r5
 800b394:	4b05      	ldr	r3, [pc, #20]	@ (800b3ac <_svfiprintf_r+0x1f0>)
 800b396:	a904      	add	r1, sp, #16
 800b398:	4638      	mov	r0, r7
 800b39a:	f7fe f8dd 	bl	8009558 <_printf_i>
 800b39e:	e7ed      	b.n	800b37c <_svfiprintf_r+0x1c0>
 800b3a0:	0800d36a 	.word	0x0800d36a
 800b3a4:	0800d374 	.word	0x0800d374
 800b3a8:	08009029 	.word	0x08009029
 800b3ac:	0800b105 	.word	0x0800b105
 800b3b0:	0800d370 	.word	0x0800d370

0800b3b4 <__sflush_r>:
 800b3b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3bc:	0716      	lsls	r6, r2, #28
 800b3be:	4605      	mov	r5, r0
 800b3c0:	460c      	mov	r4, r1
 800b3c2:	d454      	bmi.n	800b46e <__sflush_r+0xba>
 800b3c4:	684b      	ldr	r3, [r1, #4]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	dc02      	bgt.n	800b3d0 <__sflush_r+0x1c>
 800b3ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	dd48      	ble.n	800b462 <__sflush_r+0xae>
 800b3d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3d2:	2e00      	cmp	r6, #0
 800b3d4:	d045      	beq.n	800b462 <__sflush_r+0xae>
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b3dc:	682f      	ldr	r7, [r5, #0]
 800b3de:	6a21      	ldr	r1, [r4, #32]
 800b3e0:	602b      	str	r3, [r5, #0]
 800b3e2:	d030      	beq.n	800b446 <__sflush_r+0x92>
 800b3e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b3e6:	89a3      	ldrh	r3, [r4, #12]
 800b3e8:	0759      	lsls	r1, r3, #29
 800b3ea:	d505      	bpl.n	800b3f8 <__sflush_r+0x44>
 800b3ec:	6863      	ldr	r3, [r4, #4]
 800b3ee:	1ad2      	subs	r2, r2, r3
 800b3f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b3f2:	b10b      	cbz	r3, 800b3f8 <__sflush_r+0x44>
 800b3f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b3f6:	1ad2      	subs	r2, r2, r3
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b3fc:	6a21      	ldr	r1, [r4, #32]
 800b3fe:	4628      	mov	r0, r5
 800b400:	47b0      	blx	r6
 800b402:	1c43      	adds	r3, r0, #1
 800b404:	89a3      	ldrh	r3, [r4, #12]
 800b406:	d106      	bne.n	800b416 <__sflush_r+0x62>
 800b408:	6829      	ldr	r1, [r5, #0]
 800b40a:	291d      	cmp	r1, #29
 800b40c:	d82b      	bhi.n	800b466 <__sflush_r+0xb2>
 800b40e:	4a2a      	ldr	r2, [pc, #168]	@ (800b4b8 <__sflush_r+0x104>)
 800b410:	40ca      	lsrs	r2, r1
 800b412:	07d6      	lsls	r6, r2, #31
 800b414:	d527      	bpl.n	800b466 <__sflush_r+0xb2>
 800b416:	2200      	movs	r2, #0
 800b418:	6062      	str	r2, [r4, #4]
 800b41a:	04d9      	lsls	r1, r3, #19
 800b41c:	6922      	ldr	r2, [r4, #16]
 800b41e:	6022      	str	r2, [r4, #0]
 800b420:	d504      	bpl.n	800b42c <__sflush_r+0x78>
 800b422:	1c42      	adds	r2, r0, #1
 800b424:	d101      	bne.n	800b42a <__sflush_r+0x76>
 800b426:	682b      	ldr	r3, [r5, #0]
 800b428:	b903      	cbnz	r3, 800b42c <__sflush_r+0x78>
 800b42a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b42c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b42e:	602f      	str	r7, [r5, #0]
 800b430:	b1b9      	cbz	r1, 800b462 <__sflush_r+0xae>
 800b432:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b436:	4299      	cmp	r1, r3
 800b438:	d002      	beq.n	800b440 <__sflush_r+0x8c>
 800b43a:	4628      	mov	r0, r5
 800b43c:	f7ff f9e8 	bl	800a810 <_free_r>
 800b440:	2300      	movs	r3, #0
 800b442:	6363      	str	r3, [r4, #52]	@ 0x34
 800b444:	e00d      	b.n	800b462 <__sflush_r+0xae>
 800b446:	2301      	movs	r3, #1
 800b448:	4628      	mov	r0, r5
 800b44a:	47b0      	blx	r6
 800b44c:	4602      	mov	r2, r0
 800b44e:	1c50      	adds	r0, r2, #1
 800b450:	d1c9      	bne.n	800b3e6 <__sflush_r+0x32>
 800b452:	682b      	ldr	r3, [r5, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d0c6      	beq.n	800b3e6 <__sflush_r+0x32>
 800b458:	2b1d      	cmp	r3, #29
 800b45a:	d001      	beq.n	800b460 <__sflush_r+0xac>
 800b45c:	2b16      	cmp	r3, #22
 800b45e:	d11e      	bne.n	800b49e <__sflush_r+0xea>
 800b460:	602f      	str	r7, [r5, #0]
 800b462:	2000      	movs	r0, #0
 800b464:	e022      	b.n	800b4ac <__sflush_r+0xf8>
 800b466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b46a:	b21b      	sxth	r3, r3
 800b46c:	e01b      	b.n	800b4a6 <__sflush_r+0xf2>
 800b46e:	690f      	ldr	r7, [r1, #16]
 800b470:	2f00      	cmp	r7, #0
 800b472:	d0f6      	beq.n	800b462 <__sflush_r+0xae>
 800b474:	0793      	lsls	r3, r2, #30
 800b476:	680e      	ldr	r6, [r1, #0]
 800b478:	bf08      	it	eq
 800b47a:	694b      	ldreq	r3, [r1, #20]
 800b47c:	600f      	str	r7, [r1, #0]
 800b47e:	bf18      	it	ne
 800b480:	2300      	movne	r3, #0
 800b482:	eba6 0807 	sub.w	r8, r6, r7
 800b486:	608b      	str	r3, [r1, #8]
 800b488:	f1b8 0f00 	cmp.w	r8, #0
 800b48c:	dde9      	ble.n	800b462 <__sflush_r+0xae>
 800b48e:	6a21      	ldr	r1, [r4, #32]
 800b490:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b492:	4643      	mov	r3, r8
 800b494:	463a      	mov	r2, r7
 800b496:	4628      	mov	r0, r5
 800b498:	47b0      	blx	r6
 800b49a:	2800      	cmp	r0, #0
 800b49c:	dc08      	bgt.n	800b4b0 <__sflush_r+0xfc>
 800b49e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4a6:	81a3      	strh	r3, [r4, #12]
 800b4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4b0:	4407      	add	r7, r0
 800b4b2:	eba8 0800 	sub.w	r8, r8, r0
 800b4b6:	e7e7      	b.n	800b488 <__sflush_r+0xd4>
 800b4b8:	20400001 	.word	0x20400001

0800b4bc <_fflush_r>:
 800b4bc:	b538      	push	{r3, r4, r5, lr}
 800b4be:	690b      	ldr	r3, [r1, #16]
 800b4c0:	4605      	mov	r5, r0
 800b4c2:	460c      	mov	r4, r1
 800b4c4:	b913      	cbnz	r3, 800b4cc <_fflush_r+0x10>
 800b4c6:	2500      	movs	r5, #0
 800b4c8:	4628      	mov	r0, r5
 800b4ca:	bd38      	pop	{r3, r4, r5, pc}
 800b4cc:	b118      	cbz	r0, 800b4d6 <_fflush_r+0x1a>
 800b4ce:	6a03      	ldr	r3, [r0, #32]
 800b4d0:	b90b      	cbnz	r3, 800b4d6 <_fflush_r+0x1a>
 800b4d2:	f7fe f9eb 	bl	80098ac <__sinit>
 800b4d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d0f3      	beq.n	800b4c6 <_fflush_r+0xa>
 800b4de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b4e0:	07d0      	lsls	r0, r2, #31
 800b4e2:	d404      	bmi.n	800b4ee <_fflush_r+0x32>
 800b4e4:	0599      	lsls	r1, r3, #22
 800b4e6:	d402      	bmi.n	800b4ee <_fflush_r+0x32>
 800b4e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4ea:	f7fe fb26 	bl	8009b3a <__retarget_lock_acquire_recursive>
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	4621      	mov	r1, r4
 800b4f2:	f7ff ff5f 	bl	800b3b4 <__sflush_r>
 800b4f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4f8:	07da      	lsls	r2, r3, #31
 800b4fa:	4605      	mov	r5, r0
 800b4fc:	d4e4      	bmi.n	800b4c8 <_fflush_r+0xc>
 800b4fe:	89a3      	ldrh	r3, [r4, #12]
 800b500:	059b      	lsls	r3, r3, #22
 800b502:	d4e1      	bmi.n	800b4c8 <_fflush_r+0xc>
 800b504:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b506:	f7fe fb19 	bl	8009b3c <__retarget_lock_release_recursive>
 800b50a:	e7dd      	b.n	800b4c8 <_fflush_r+0xc>

0800b50c <_sbrk_r>:
 800b50c:	b538      	push	{r3, r4, r5, lr}
 800b50e:	4d06      	ldr	r5, [pc, #24]	@ (800b528 <_sbrk_r+0x1c>)
 800b510:	2300      	movs	r3, #0
 800b512:	4604      	mov	r4, r0
 800b514:	4608      	mov	r0, r1
 800b516:	602b      	str	r3, [r5, #0]
 800b518:	f7f7 fa2a 	bl	8002970 <_sbrk>
 800b51c:	1c43      	adds	r3, r0, #1
 800b51e:	d102      	bne.n	800b526 <_sbrk_r+0x1a>
 800b520:	682b      	ldr	r3, [r5, #0]
 800b522:	b103      	cbz	r3, 800b526 <_sbrk_r+0x1a>
 800b524:	6023      	str	r3, [r4, #0]
 800b526:	bd38      	pop	{r3, r4, r5, pc}
 800b528:	20005344 	.word	0x20005344

0800b52c <__assert_func>:
 800b52c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b52e:	4614      	mov	r4, r2
 800b530:	461a      	mov	r2, r3
 800b532:	4b09      	ldr	r3, [pc, #36]	@ (800b558 <__assert_func+0x2c>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4605      	mov	r5, r0
 800b538:	68d8      	ldr	r0, [r3, #12]
 800b53a:	b14c      	cbz	r4, 800b550 <__assert_func+0x24>
 800b53c:	4b07      	ldr	r3, [pc, #28]	@ (800b55c <__assert_func+0x30>)
 800b53e:	9100      	str	r1, [sp, #0]
 800b540:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b544:	4906      	ldr	r1, [pc, #24]	@ (800b560 <__assert_func+0x34>)
 800b546:	462b      	mov	r3, r5
 800b548:	f000 f870 	bl	800b62c <fiprintf>
 800b54c:	f000 f880 	bl	800b650 <abort>
 800b550:	4b04      	ldr	r3, [pc, #16]	@ (800b564 <__assert_func+0x38>)
 800b552:	461c      	mov	r4, r3
 800b554:	e7f3      	b.n	800b53e <__assert_func+0x12>
 800b556:	bf00      	nop
 800b558:	20000034 	.word	0x20000034
 800b55c:	0800d385 	.word	0x0800d385
 800b560:	0800d392 	.word	0x0800d392
 800b564:	0800d3c0 	.word	0x0800d3c0

0800b568 <_calloc_r>:
 800b568:	b570      	push	{r4, r5, r6, lr}
 800b56a:	fba1 5402 	umull	r5, r4, r1, r2
 800b56e:	b934      	cbnz	r4, 800b57e <_calloc_r+0x16>
 800b570:	4629      	mov	r1, r5
 800b572:	f7ff f9c1 	bl	800a8f8 <_malloc_r>
 800b576:	4606      	mov	r6, r0
 800b578:	b928      	cbnz	r0, 800b586 <_calloc_r+0x1e>
 800b57a:	4630      	mov	r0, r6
 800b57c:	bd70      	pop	{r4, r5, r6, pc}
 800b57e:	220c      	movs	r2, #12
 800b580:	6002      	str	r2, [r0, #0]
 800b582:	2600      	movs	r6, #0
 800b584:	e7f9      	b.n	800b57a <_calloc_r+0x12>
 800b586:	462a      	mov	r2, r5
 800b588:	4621      	mov	r1, r4
 800b58a:	f7fe fa58 	bl	8009a3e <memset>
 800b58e:	e7f4      	b.n	800b57a <_calloc_r+0x12>

0800b590 <__ascii_mbtowc>:
 800b590:	b082      	sub	sp, #8
 800b592:	b901      	cbnz	r1, 800b596 <__ascii_mbtowc+0x6>
 800b594:	a901      	add	r1, sp, #4
 800b596:	b142      	cbz	r2, 800b5aa <__ascii_mbtowc+0x1a>
 800b598:	b14b      	cbz	r3, 800b5ae <__ascii_mbtowc+0x1e>
 800b59a:	7813      	ldrb	r3, [r2, #0]
 800b59c:	600b      	str	r3, [r1, #0]
 800b59e:	7812      	ldrb	r2, [r2, #0]
 800b5a0:	1e10      	subs	r0, r2, #0
 800b5a2:	bf18      	it	ne
 800b5a4:	2001      	movne	r0, #1
 800b5a6:	b002      	add	sp, #8
 800b5a8:	4770      	bx	lr
 800b5aa:	4610      	mov	r0, r2
 800b5ac:	e7fb      	b.n	800b5a6 <__ascii_mbtowc+0x16>
 800b5ae:	f06f 0001 	mvn.w	r0, #1
 800b5b2:	e7f8      	b.n	800b5a6 <__ascii_mbtowc+0x16>

0800b5b4 <_realloc_r>:
 800b5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5b8:	4607      	mov	r7, r0
 800b5ba:	4614      	mov	r4, r2
 800b5bc:	460d      	mov	r5, r1
 800b5be:	b921      	cbnz	r1, 800b5ca <_realloc_r+0x16>
 800b5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5c4:	4611      	mov	r1, r2
 800b5c6:	f7ff b997 	b.w	800a8f8 <_malloc_r>
 800b5ca:	b92a      	cbnz	r2, 800b5d8 <_realloc_r+0x24>
 800b5cc:	f7ff f920 	bl	800a810 <_free_r>
 800b5d0:	4625      	mov	r5, r4
 800b5d2:	4628      	mov	r0, r5
 800b5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5d8:	f000 f841 	bl	800b65e <_malloc_usable_size_r>
 800b5dc:	4284      	cmp	r4, r0
 800b5de:	4606      	mov	r6, r0
 800b5e0:	d802      	bhi.n	800b5e8 <_realloc_r+0x34>
 800b5e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5e6:	d8f4      	bhi.n	800b5d2 <_realloc_r+0x1e>
 800b5e8:	4621      	mov	r1, r4
 800b5ea:	4638      	mov	r0, r7
 800b5ec:	f7ff f984 	bl	800a8f8 <_malloc_r>
 800b5f0:	4680      	mov	r8, r0
 800b5f2:	b908      	cbnz	r0, 800b5f8 <_realloc_r+0x44>
 800b5f4:	4645      	mov	r5, r8
 800b5f6:	e7ec      	b.n	800b5d2 <_realloc_r+0x1e>
 800b5f8:	42b4      	cmp	r4, r6
 800b5fa:	4622      	mov	r2, r4
 800b5fc:	4629      	mov	r1, r5
 800b5fe:	bf28      	it	cs
 800b600:	4632      	movcs	r2, r6
 800b602:	f7fe fa9c 	bl	8009b3e <memcpy>
 800b606:	4629      	mov	r1, r5
 800b608:	4638      	mov	r0, r7
 800b60a:	f7ff f901 	bl	800a810 <_free_r>
 800b60e:	e7f1      	b.n	800b5f4 <_realloc_r+0x40>

0800b610 <__ascii_wctomb>:
 800b610:	4603      	mov	r3, r0
 800b612:	4608      	mov	r0, r1
 800b614:	b141      	cbz	r1, 800b628 <__ascii_wctomb+0x18>
 800b616:	2aff      	cmp	r2, #255	@ 0xff
 800b618:	d904      	bls.n	800b624 <__ascii_wctomb+0x14>
 800b61a:	228a      	movs	r2, #138	@ 0x8a
 800b61c:	601a      	str	r2, [r3, #0]
 800b61e:	f04f 30ff 	mov.w	r0, #4294967295
 800b622:	4770      	bx	lr
 800b624:	700a      	strb	r2, [r1, #0]
 800b626:	2001      	movs	r0, #1
 800b628:	4770      	bx	lr
	...

0800b62c <fiprintf>:
 800b62c:	b40e      	push	{r1, r2, r3}
 800b62e:	b503      	push	{r0, r1, lr}
 800b630:	4601      	mov	r1, r0
 800b632:	ab03      	add	r3, sp, #12
 800b634:	4805      	ldr	r0, [pc, #20]	@ (800b64c <fiprintf+0x20>)
 800b636:	f853 2b04 	ldr.w	r2, [r3], #4
 800b63a:	6800      	ldr	r0, [r0, #0]
 800b63c:	9301      	str	r3, [sp, #4]
 800b63e:	f000 f83f 	bl	800b6c0 <_vfiprintf_r>
 800b642:	b002      	add	sp, #8
 800b644:	f85d eb04 	ldr.w	lr, [sp], #4
 800b648:	b003      	add	sp, #12
 800b64a:	4770      	bx	lr
 800b64c:	20000034 	.word	0x20000034

0800b650 <abort>:
 800b650:	b508      	push	{r3, lr}
 800b652:	2006      	movs	r0, #6
 800b654:	f000 fa08 	bl	800ba68 <raise>
 800b658:	2001      	movs	r0, #1
 800b65a:	f7f7 f911 	bl	8002880 <_exit>

0800b65e <_malloc_usable_size_r>:
 800b65e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b662:	1f18      	subs	r0, r3, #4
 800b664:	2b00      	cmp	r3, #0
 800b666:	bfbc      	itt	lt
 800b668:	580b      	ldrlt	r3, [r1, r0]
 800b66a:	18c0      	addlt	r0, r0, r3
 800b66c:	4770      	bx	lr

0800b66e <__sfputc_r>:
 800b66e:	6893      	ldr	r3, [r2, #8]
 800b670:	3b01      	subs	r3, #1
 800b672:	2b00      	cmp	r3, #0
 800b674:	b410      	push	{r4}
 800b676:	6093      	str	r3, [r2, #8]
 800b678:	da08      	bge.n	800b68c <__sfputc_r+0x1e>
 800b67a:	6994      	ldr	r4, [r2, #24]
 800b67c:	42a3      	cmp	r3, r4
 800b67e:	db01      	blt.n	800b684 <__sfputc_r+0x16>
 800b680:	290a      	cmp	r1, #10
 800b682:	d103      	bne.n	800b68c <__sfputc_r+0x1e>
 800b684:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b688:	f000 b932 	b.w	800b8f0 <__swbuf_r>
 800b68c:	6813      	ldr	r3, [r2, #0]
 800b68e:	1c58      	adds	r0, r3, #1
 800b690:	6010      	str	r0, [r2, #0]
 800b692:	7019      	strb	r1, [r3, #0]
 800b694:	4608      	mov	r0, r1
 800b696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <__sfputs_r>:
 800b69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69e:	4606      	mov	r6, r0
 800b6a0:	460f      	mov	r7, r1
 800b6a2:	4614      	mov	r4, r2
 800b6a4:	18d5      	adds	r5, r2, r3
 800b6a6:	42ac      	cmp	r4, r5
 800b6a8:	d101      	bne.n	800b6ae <__sfputs_r+0x12>
 800b6aa:	2000      	movs	r0, #0
 800b6ac:	e007      	b.n	800b6be <__sfputs_r+0x22>
 800b6ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6b2:	463a      	mov	r2, r7
 800b6b4:	4630      	mov	r0, r6
 800b6b6:	f7ff ffda 	bl	800b66e <__sfputc_r>
 800b6ba:	1c43      	adds	r3, r0, #1
 800b6bc:	d1f3      	bne.n	800b6a6 <__sfputs_r+0xa>
 800b6be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6c0 <_vfiprintf_r>:
 800b6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	460d      	mov	r5, r1
 800b6c6:	b09d      	sub	sp, #116	@ 0x74
 800b6c8:	4614      	mov	r4, r2
 800b6ca:	4698      	mov	r8, r3
 800b6cc:	4606      	mov	r6, r0
 800b6ce:	b118      	cbz	r0, 800b6d8 <_vfiprintf_r+0x18>
 800b6d0:	6a03      	ldr	r3, [r0, #32]
 800b6d2:	b90b      	cbnz	r3, 800b6d8 <_vfiprintf_r+0x18>
 800b6d4:	f7fe f8ea 	bl	80098ac <__sinit>
 800b6d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b6da:	07d9      	lsls	r1, r3, #31
 800b6dc:	d405      	bmi.n	800b6ea <_vfiprintf_r+0x2a>
 800b6de:	89ab      	ldrh	r3, [r5, #12]
 800b6e0:	059a      	lsls	r2, r3, #22
 800b6e2:	d402      	bmi.n	800b6ea <_vfiprintf_r+0x2a>
 800b6e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b6e6:	f7fe fa28 	bl	8009b3a <__retarget_lock_acquire_recursive>
 800b6ea:	89ab      	ldrh	r3, [r5, #12]
 800b6ec:	071b      	lsls	r3, r3, #28
 800b6ee:	d501      	bpl.n	800b6f4 <_vfiprintf_r+0x34>
 800b6f0:	692b      	ldr	r3, [r5, #16]
 800b6f2:	b99b      	cbnz	r3, 800b71c <_vfiprintf_r+0x5c>
 800b6f4:	4629      	mov	r1, r5
 800b6f6:	4630      	mov	r0, r6
 800b6f8:	f000 f938 	bl	800b96c <__swsetup_r>
 800b6fc:	b170      	cbz	r0, 800b71c <_vfiprintf_r+0x5c>
 800b6fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b700:	07dc      	lsls	r4, r3, #31
 800b702:	d504      	bpl.n	800b70e <_vfiprintf_r+0x4e>
 800b704:	f04f 30ff 	mov.w	r0, #4294967295
 800b708:	b01d      	add	sp, #116	@ 0x74
 800b70a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b70e:	89ab      	ldrh	r3, [r5, #12]
 800b710:	0598      	lsls	r0, r3, #22
 800b712:	d4f7      	bmi.n	800b704 <_vfiprintf_r+0x44>
 800b714:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b716:	f7fe fa11 	bl	8009b3c <__retarget_lock_release_recursive>
 800b71a:	e7f3      	b.n	800b704 <_vfiprintf_r+0x44>
 800b71c:	2300      	movs	r3, #0
 800b71e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b720:	2320      	movs	r3, #32
 800b722:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b726:	f8cd 800c 	str.w	r8, [sp, #12]
 800b72a:	2330      	movs	r3, #48	@ 0x30
 800b72c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b8dc <_vfiprintf_r+0x21c>
 800b730:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b734:	f04f 0901 	mov.w	r9, #1
 800b738:	4623      	mov	r3, r4
 800b73a:	469a      	mov	sl, r3
 800b73c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b740:	b10a      	cbz	r2, 800b746 <_vfiprintf_r+0x86>
 800b742:	2a25      	cmp	r2, #37	@ 0x25
 800b744:	d1f9      	bne.n	800b73a <_vfiprintf_r+0x7a>
 800b746:	ebba 0b04 	subs.w	fp, sl, r4
 800b74a:	d00b      	beq.n	800b764 <_vfiprintf_r+0xa4>
 800b74c:	465b      	mov	r3, fp
 800b74e:	4622      	mov	r2, r4
 800b750:	4629      	mov	r1, r5
 800b752:	4630      	mov	r0, r6
 800b754:	f7ff ffa2 	bl	800b69c <__sfputs_r>
 800b758:	3001      	adds	r0, #1
 800b75a:	f000 80a7 	beq.w	800b8ac <_vfiprintf_r+0x1ec>
 800b75e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b760:	445a      	add	r2, fp
 800b762:	9209      	str	r2, [sp, #36]	@ 0x24
 800b764:	f89a 3000 	ldrb.w	r3, [sl]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f000 809f 	beq.w	800b8ac <_vfiprintf_r+0x1ec>
 800b76e:	2300      	movs	r3, #0
 800b770:	f04f 32ff 	mov.w	r2, #4294967295
 800b774:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b778:	f10a 0a01 	add.w	sl, sl, #1
 800b77c:	9304      	str	r3, [sp, #16]
 800b77e:	9307      	str	r3, [sp, #28]
 800b780:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b784:	931a      	str	r3, [sp, #104]	@ 0x68
 800b786:	4654      	mov	r4, sl
 800b788:	2205      	movs	r2, #5
 800b78a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b78e:	4853      	ldr	r0, [pc, #332]	@ (800b8dc <_vfiprintf_r+0x21c>)
 800b790:	f7f4 fd1e 	bl	80001d0 <memchr>
 800b794:	9a04      	ldr	r2, [sp, #16]
 800b796:	b9d8      	cbnz	r0, 800b7d0 <_vfiprintf_r+0x110>
 800b798:	06d1      	lsls	r1, r2, #27
 800b79a:	bf44      	itt	mi
 800b79c:	2320      	movmi	r3, #32
 800b79e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7a2:	0713      	lsls	r3, r2, #28
 800b7a4:	bf44      	itt	mi
 800b7a6:	232b      	movmi	r3, #43	@ 0x2b
 800b7a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b7ac:	f89a 3000 	ldrb.w	r3, [sl]
 800b7b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b7b2:	d015      	beq.n	800b7e0 <_vfiprintf_r+0x120>
 800b7b4:	9a07      	ldr	r2, [sp, #28]
 800b7b6:	4654      	mov	r4, sl
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	f04f 0c0a 	mov.w	ip, #10
 800b7be:	4621      	mov	r1, r4
 800b7c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7c4:	3b30      	subs	r3, #48	@ 0x30
 800b7c6:	2b09      	cmp	r3, #9
 800b7c8:	d94b      	bls.n	800b862 <_vfiprintf_r+0x1a2>
 800b7ca:	b1b0      	cbz	r0, 800b7fa <_vfiprintf_r+0x13a>
 800b7cc:	9207      	str	r2, [sp, #28]
 800b7ce:	e014      	b.n	800b7fa <_vfiprintf_r+0x13a>
 800b7d0:	eba0 0308 	sub.w	r3, r0, r8
 800b7d4:	fa09 f303 	lsl.w	r3, r9, r3
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	9304      	str	r3, [sp, #16]
 800b7dc:	46a2      	mov	sl, r4
 800b7de:	e7d2      	b.n	800b786 <_vfiprintf_r+0xc6>
 800b7e0:	9b03      	ldr	r3, [sp, #12]
 800b7e2:	1d19      	adds	r1, r3, #4
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	9103      	str	r1, [sp, #12]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	bfbb      	ittet	lt
 800b7ec:	425b      	neglt	r3, r3
 800b7ee:	f042 0202 	orrlt.w	r2, r2, #2
 800b7f2:	9307      	strge	r3, [sp, #28]
 800b7f4:	9307      	strlt	r3, [sp, #28]
 800b7f6:	bfb8      	it	lt
 800b7f8:	9204      	strlt	r2, [sp, #16]
 800b7fa:	7823      	ldrb	r3, [r4, #0]
 800b7fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b7fe:	d10a      	bne.n	800b816 <_vfiprintf_r+0x156>
 800b800:	7863      	ldrb	r3, [r4, #1]
 800b802:	2b2a      	cmp	r3, #42	@ 0x2a
 800b804:	d132      	bne.n	800b86c <_vfiprintf_r+0x1ac>
 800b806:	9b03      	ldr	r3, [sp, #12]
 800b808:	1d1a      	adds	r2, r3, #4
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	9203      	str	r2, [sp, #12]
 800b80e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b812:	3402      	adds	r4, #2
 800b814:	9305      	str	r3, [sp, #20]
 800b816:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b8ec <_vfiprintf_r+0x22c>
 800b81a:	7821      	ldrb	r1, [r4, #0]
 800b81c:	2203      	movs	r2, #3
 800b81e:	4650      	mov	r0, sl
 800b820:	f7f4 fcd6 	bl	80001d0 <memchr>
 800b824:	b138      	cbz	r0, 800b836 <_vfiprintf_r+0x176>
 800b826:	9b04      	ldr	r3, [sp, #16]
 800b828:	eba0 000a 	sub.w	r0, r0, sl
 800b82c:	2240      	movs	r2, #64	@ 0x40
 800b82e:	4082      	lsls	r2, r0
 800b830:	4313      	orrs	r3, r2
 800b832:	3401      	adds	r4, #1
 800b834:	9304      	str	r3, [sp, #16]
 800b836:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b83a:	4829      	ldr	r0, [pc, #164]	@ (800b8e0 <_vfiprintf_r+0x220>)
 800b83c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b840:	2206      	movs	r2, #6
 800b842:	f7f4 fcc5 	bl	80001d0 <memchr>
 800b846:	2800      	cmp	r0, #0
 800b848:	d03f      	beq.n	800b8ca <_vfiprintf_r+0x20a>
 800b84a:	4b26      	ldr	r3, [pc, #152]	@ (800b8e4 <_vfiprintf_r+0x224>)
 800b84c:	bb1b      	cbnz	r3, 800b896 <_vfiprintf_r+0x1d6>
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	3307      	adds	r3, #7
 800b852:	f023 0307 	bic.w	r3, r3, #7
 800b856:	3308      	adds	r3, #8
 800b858:	9303      	str	r3, [sp, #12]
 800b85a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b85c:	443b      	add	r3, r7
 800b85e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b860:	e76a      	b.n	800b738 <_vfiprintf_r+0x78>
 800b862:	fb0c 3202 	mla	r2, ip, r2, r3
 800b866:	460c      	mov	r4, r1
 800b868:	2001      	movs	r0, #1
 800b86a:	e7a8      	b.n	800b7be <_vfiprintf_r+0xfe>
 800b86c:	2300      	movs	r3, #0
 800b86e:	3401      	adds	r4, #1
 800b870:	9305      	str	r3, [sp, #20]
 800b872:	4619      	mov	r1, r3
 800b874:	f04f 0c0a 	mov.w	ip, #10
 800b878:	4620      	mov	r0, r4
 800b87a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b87e:	3a30      	subs	r2, #48	@ 0x30
 800b880:	2a09      	cmp	r2, #9
 800b882:	d903      	bls.n	800b88c <_vfiprintf_r+0x1cc>
 800b884:	2b00      	cmp	r3, #0
 800b886:	d0c6      	beq.n	800b816 <_vfiprintf_r+0x156>
 800b888:	9105      	str	r1, [sp, #20]
 800b88a:	e7c4      	b.n	800b816 <_vfiprintf_r+0x156>
 800b88c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b890:	4604      	mov	r4, r0
 800b892:	2301      	movs	r3, #1
 800b894:	e7f0      	b.n	800b878 <_vfiprintf_r+0x1b8>
 800b896:	ab03      	add	r3, sp, #12
 800b898:	9300      	str	r3, [sp, #0]
 800b89a:	462a      	mov	r2, r5
 800b89c:	4b12      	ldr	r3, [pc, #72]	@ (800b8e8 <_vfiprintf_r+0x228>)
 800b89e:	a904      	add	r1, sp, #16
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	f7fd fbc1 	bl	8009028 <_printf_float>
 800b8a6:	4607      	mov	r7, r0
 800b8a8:	1c78      	adds	r0, r7, #1
 800b8aa:	d1d6      	bne.n	800b85a <_vfiprintf_r+0x19a>
 800b8ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8ae:	07d9      	lsls	r1, r3, #31
 800b8b0:	d405      	bmi.n	800b8be <_vfiprintf_r+0x1fe>
 800b8b2:	89ab      	ldrh	r3, [r5, #12]
 800b8b4:	059a      	lsls	r2, r3, #22
 800b8b6:	d402      	bmi.n	800b8be <_vfiprintf_r+0x1fe>
 800b8b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8ba:	f7fe f93f 	bl	8009b3c <__retarget_lock_release_recursive>
 800b8be:	89ab      	ldrh	r3, [r5, #12]
 800b8c0:	065b      	lsls	r3, r3, #25
 800b8c2:	f53f af1f 	bmi.w	800b704 <_vfiprintf_r+0x44>
 800b8c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b8c8:	e71e      	b.n	800b708 <_vfiprintf_r+0x48>
 800b8ca:	ab03      	add	r3, sp, #12
 800b8cc:	9300      	str	r3, [sp, #0]
 800b8ce:	462a      	mov	r2, r5
 800b8d0:	4b05      	ldr	r3, [pc, #20]	@ (800b8e8 <_vfiprintf_r+0x228>)
 800b8d2:	a904      	add	r1, sp, #16
 800b8d4:	4630      	mov	r0, r6
 800b8d6:	f7fd fe3f 	bl	8009558 <_printf_i>
 800b8da:	e7e4      	b.n	800b8a6 <_vfiprintf_r+0x1e6>
 800b8dc:	0800d36a 	.word	0x0800d36a
 800b8e0:	0800d374 	.word	0x0800d374
 800b8e4:	08009029 	.word	0x08009029
 800b8e8:	0800b69d 	.word	0x0800b69d
 800b8ec:	0800d370 	.word	0x0800d370

0800b8f0 <__swbuf_r>:
 800b8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8f2:	460e      	mov	r6, r1
 800b8f4:	4614      	mov	r4, r2
 800b8f6:	4605      	mov	r5, r0
 800b8f8:	b118      	cbz	r0, 800b902 <__swbuf_r+0x12>
 800b8fa:	6a03      	ldr	r3, [r0, #32]
 800b8fc:	b90b      	cbnz	r3, 800b902 <__swbuf_r+0x12>
 800b8fe:	f7fd ffd5 	bl	80098ac <__sinit>
 800b902:	69a3      	ldr	r3, [r4, #24]
 800b904:	60a3      	str	r3, [r4, #8]
 800b906:	89a3      	ldrh	r3, [r4, #12]
 800b908:	071a      	lsls	r2, r3, #28
 800b90a:	d501      	bpl.n	800b910 <__swbuf_r+0x20>
 800b90c:	6923      	ldr	r3, [r4, #16]
 800b90e:	b943      	cbnz	r3, 800b922 <__swbuf_r+0x32>
 800b910:	4621      	mov	r1, r4
 800b912:	4628      	mov	r0, r5
 800b914:	f000 f82a 	bl	800b96c <__swsetup_r>
 800b918:	b118      	cbz	r0, 800b922 <__swbuf_r+0x32>
 800b91a:	f04f 37ff 	mov.w	r7, #4294967295
 800b91e:	4638      	mov	r0, r7
 800b920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b922:	6823      	ldr	r3, [r4, #0]
 800b924:	6922      	ldr	r2, [r4, #16]
 800b926:	1a98      	subs	r0, r3, r2
 800b928:	6963      	ldr	r3, [r4, #20]
 800b92a:	b2f6      	uxtb	r6, r6
 800b92c:	4283      	cmp	r3, r0
 800b92e:	4637      	mov	r7, r6
 800b930:	dc05      	bgt.n	800b93e <__swbuf_r+0x4e>
 800b932:	4621      	mov	r1, r4
 800b934:	4628      	mov	r0, r5
 800b936:	f7ff fdc1 	bl	800b4bc <_fflush_r>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d1ed      	bne.n	800b91a <__swbuf_r+0x2a>
 800b93e:	68a3      	ldr	r3, [r4, #8]
 800b940:	3b01      	subs	r3, #1
 800b942:	60a3      	str	r3, [r4, #8]
 800b944:	6823      	ldr	r3, [r4, #0]
 800b946:	1c5a      	adds	r2, r3, #1
 800b948:	6022      	str	r2, [r4, #0]
 800b94a:	701e      	strb	r6, [r3, #0]
 800b94c:	6962      	ldr	r2, [r4, #20]
 800b94e:	1c43      	adds	r3, r0, #1
 800b950:	429a      	cmp	r2, r3
 800b952:	d004      	beq.n	800b95e <__swbuf_r+0x6e>
 800b954:	89a3      	ldrh	r3, [r4, #12]
 800b956:	07db      	lsls	r3, r3, #31
 800b958:	d5e1      	bpl.n	800b91e <__swbuf_r+0x2e>
 800b95a:	2e0a      	cmp	r6, #10
 800b95c:	d1df      	bne.n	800b91e <__swbuf_r+0x2e>
 800b95e:	4621      	mov	r1, r4
 800b960:	4628      	mov	r0, r5
 800b962:	f7ff fdab 	bl	800b4bc <_fflush_r>
 800b966:	2800      	cmp	r0, #0
 800b968:	d0d9      	beq.n	800b91e <__swbuf_r+0x2e>
 800b96a:	e7d6      	b.n	800b91a <__swbuf_r+0x2a>

0800b96c <__swsetup_r>:
 800b96c:	b538      	push	{r3, r4, r5, lr}
 800b96e:	4b29      	ldr	r3, [pc, #164]	@ (800ba14 <__swsetup_r+0xa8>)
 800b970:	4605      	mov	r5, r0
 800b972:	6818      	ldr	r0, [r3, #0]
 800b974:	460c      	mov	r4, r1
 800b976:	b118      	cbz	r0, 800b980 <__swsetup_r+0x14>
 800b978:	6a03      	ldr	r3, [r0, #32]
 800b97a:	b90b      	cbnz	r3, 800b980 <__swsetup_r+0x14>
 800b97c:	f7fd ff96 	bl	80098ac <__sinit>
 800b980:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b984:	0719      	lsls	r1, r3, #28
 800b986:	d422      	bmi.n	800b9ce <__swsetup_r+0x62>
 800b988:	06da      	lsls	r2, r3, #27
 800b98a:	d407      	bmi.n	800b99c <__swsetup_r+0x30>
 800b98c:	2209      	movs	r2, #9
 800b98e:	602a      	str	r2, [r5, #0]
 800b990:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b994:	81a3      	strh	r3, [r4, #12]
 800b996:	f04f 30ff 	mov.w	r0, #4294967295
 800b99a:	e033      	b.n	800ba04 <__swsetup_r+0x98>
 800b99c:	0758      	lsls	r0, r3, #29
 800b99e:	d512      	bpl.n	800b9c6 <__swsetup_r+0x5a>
 800b9a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b9a2:	b141      	cbz	r1, 800b9b6 <__swsetup_r+0x4a>
 800b9a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b9a8:	4299      	cmp	r1, r3
 800b9aa:	d002      	beq.n	800b9b2 <__swsetup_r+0x46>
 800b9ac:	4628      	mov	r0, r5
 800b9ae:	f7fe ff2f 	bl	800a810 <_free_r>
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	6363      	str	r3, [r4, #52]	@ 0x34
 800b9b6:	89a3      	ldrh	r3, [r4, #12]
 800b9b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b9bc:	81a3      	strh	r3, [r4, #12]
 800b9be:	2300      	movs	r3, #0
 800b9c0:	6063      	str	r3, [r4, #4]
 800b9c2:	6923      	ldr	r3, [r4, #16]
 800b9c4:	6023      	str	r3, [r4, #0]
 800b9c6:	89a3      	ldrh	r3, [r4, #12]
 800b9c8:	f043 0308 	orr.w	r3, r3, #8
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	6923      	ldr	r3, [r4, #16]
 800b9d0:	b94b      	cbnz	r3, 800b9e6 <__swsetup_r+0x7a>
 800b9d2:	89a3      	ldrh	r3, [r4, #12]
 800b9d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b9d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b9dc:	d003      	beq.n	800b9e6 <__swsetup_r+0x7a>
 800b9de:	4621      	mov	r1, r4
 800b9e0:	4628      	mov	r0, r5
 800b9e2:	f000 f883 	bl	800baec <__smakebuf_r>
 800b9e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9ea:	f013 0201 	ands.w	r2, r3, #1
 800b9ee:	d00a      	beq.n	800ba06 <__swsetup_r+0x9a>
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	60a2      	str	r2, [r4, #8]
 800b9f4:	6962      	ldr	r2, [r4, #20]
 800b9f6:	4252      	negs	r2, r2
 800b9f8:	61a2      	str	r2, [r4, #24]
 800b9fa:	6922      	ldr	r2, [r4, #16]
 800b9fc:	b942      	cbnz	r2, 800ba10 <__swsetup_r+0xa4>
 800b9fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ba02:	d1c5      	bne.n	800b990 <__swsetup_r+0x24>
 800ba04:	bd38      	pop	{r3, r4, r5, pc}
 800ba06:	0799      	lsls	r1, r3, #30
 800ba08:	bf58      	it	pl
 800ba0a:	6962      	ldrpl	r2, [r4, #20]
 800ba0c:	60a2      	str	r2, [r4, #8]
 800ba0e:	e7f4      	b.n	800b9fa <__swsetup_r+0x8e>
 800ba10:	2000      	movs	r0, #0
 800ba12:	e7f7      	b.n	800ba04 <__swsetup_r+0x98>
 800ba14:	20000034 	.word	0x20000034

0800ba18 <_raise_r>:
 800ba18:	291f      	cmp	r1, #31
 800ba1a:	b538      	push	{r3, r4, r5, lr}
 800ba1c:	4605      	mov	r5, r0
 800ba1e:	460c      	mov	r4, r1
 800ba20:	d904      	bls.n	800ba2c <_raise_r+0x14>
 800ba22:	2316      	movs	r3, #22
 800ba24:	6003      	str	r3, [r0, #0]
 800ba26:	f04f 30ff 	mov.w	r0, #4294967295
 800ba2a:	bd38      	pop	{r3, r4, r5, pc}
 800ba2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba2e:	b112      	cbz	r2, 800ba36 <_raise_r+0x1e>
 800ba30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba34:	b94b      	cbnz	r3, 800ba4a <_raise_r+0x32>
 800ba36:	4628      	mov	r0, r5
 800ba38:	f000 f830 	bl	800ba9c <_getpid_r>
 800ba3c:	4622      	mov	r2, r4
 800ba3e:	4601      	mov	r1, r0
 800ba40:	4628      	mov	r0, r5
 800ba42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba46:	f000 b817 	b.w	800ba78 <_kill_r>
 800ba4a:	2b01      	cmp	r3, #1
 800ba4c:	d00a      	beq.n	800ba64 <_raise_r+0x4c>
 800ba4e:	1c59      	adds	r1, r3, #1
 800ba50:	d103      	bne.n	800ba5a <_raise_r+0x42>
 800ba52:	2316      	movs	r3, #22
 800ba54:	6003      	str	r3, [r0, #0]
 800ba56:	2001      	movs	r0, #1
 800ba58:	e7e7      	b.n	800ba2a <_raise_r+0x12>
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ba60:	4620      	mov	r0, r4
 800ba62:	4798      	blx	r3
 800ba64:	2000      	movs	r0, #0
 800ba66:	e7e0      	b.n	800ba2a <_raise_r+0x12>

0800ba68 <raise>:
 800ba68:	4b02      	ldr	r3, [pc, #8]	@ (800ba74 <raise+0xc>)
 800ba6a:	4601      	mov	r1, r0
 800ba6c:	6818      	ldr	r0, [r3, #0]
 800ba6e:	f7ff bfd3 	b.w	800ba18 <_raise_r>
 800ba72:	bf00      	nop
 800ba74:	20000034 	.word	0x20000034

0800ba78 <_kill_r>:
 800ba78:	b538      	push	{r3, r4, r5, lr}
 800ba7a:	4d07      	ldr	r5, [pc, #28]	@ (800ba98 <_kill_r+0x20>)
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	4604      	mov	r4, r0
 800ba80:	4608      	mov	r0, r1
 800ba82:	4611      	mov	r1, r2
 800ba84:	602b      	str	r3, [r5, #0]
 800ba86:	f7f6 feeb 	bl	8002860 <_kill>
 800ba8a:	1c43      	adds	r3, r0, #1
 800ba8c:	d102      	bne.n	800ba94 <_kill_r+0x1c>
 800ba8e:	682b      	ldr	r3, [r5, #0]
 800ba90:	b103      	cbz	r3, 800ba94 <_kill_r+0x1c>
 800ba92:	6023      	str	r3, [r4, #0]
 800ba94:	bd38      	pop	{r3, r4, r5, pc}
 800ba96:	bf00      	nop
 800ba98:	20005344 	.word	0x20005344

0800ba9c <_getpid_r>:
 800ba9c:	f7f6 bed8 	b.w	8002850 <_getpid>

0800baa0 <__swhatbuf_r>:
 800baa0:	b570      	push	{r4, r5, r6, lr}
 800baa2:	460c      	mov	r4, r1
 800baa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baa8:	2900      	cmp	r1, #0
 800baaa:	b096      	sub	sp, #88	@ 0x58
 800baac:	4615      	mov	r5, r2
 800baae:	461e      	mov	r6, r3
 800bab0:	da0d      	bge.n	800bace <__swhatbuf_r+0x2e>
 800bab2:	89a3      	ldrh	r3, [r4, #12]
 800bab4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bab8:	f04f 0100 	mov.w	r1, #0
 800babc:	bf14      	ite	ne
 800babe:	2340      	movne	r3, #64	@ 0x40
 800bac0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bac4:	2000      	movs	r0, #0
 800bac6:	6031      	str	r1, [r6, #0]
 800bac8:	602b      	str	r3, [r5, #0]
 800baca:	b016      	add	sp, #88	@ 0x58
 800bacc:	bd70      	pop	{r4, r5, r6, pc}
 800bace:	466a      	mov	r2, sp
 800bad0:	f000 f848 	bl	800bb64 <_fstat_r>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	dbec      	blt.n	800bab2 <__swhatbuf_r+0x12>
 800bad8:	9901      	ldr	r1, [sp, #4]
 800bada:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bade:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bae2:	4259      	negs	r1, r3
 800bae4:	4159      	adcs	r1, r3
 800bae6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800baea:	e7eb      	b.n	800bac4 <__swhatbuf_r+0x24>

0800baec <__smakebuf_r>:
 800baec:	898b      	ldrh	r3, [r1, #12]
 800baee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800baf0:	079d      	lsls	r5, r3, #30
 800baf2:	4606      	mov	r6, r0
 800baf4:	460c      	mov	r4, r1
 800baf6:	d507      	bpl.n	800bb08 <__smakebuf_r+0x1c>
 800baf8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bafc:	6023      	str	r3, [r4, #0]
 800bafe:	6123      	str	r3, [r4, #16]
 800bb00:	2301      	movs	r3, #1
 800bb02:	6163      	str	r3, [r4, #20]
 800bb04:	b003      	add	sp, #12
 800bb06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb08:	ab01      	add	r3, sp, #4
 800bb0a:	466a      	mov	r2, sp
 800bb0c:	f7ff ffc8 	bl	800baa0 <__swhatbuf_r>
 800bb10:	9f00      	ldr	r7, [sp, #0]
 800bb12:	4605      	mov	r5, r0
 800bb14:	4639      	mov	r1, r7
 800bb16:	4630      	mov	r0, r6
 800bb18:	f7fe feee 	bl	800a8f8 <_malloc_r>
 800bb1c:	b948      	cbnz	r0, 800bb32 <__smakebuf_r+0x46>
 800bb1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb22:	059a      	lsls	r2, r3, #22
 800bb24:	d4ee      	bmi.n	800bb04 <__smakebuf_r+0x18>
 800bb26:	f023 0303 	bic.w	r3, r3, #3
 800bb2a:	f043 0302 	orr.w	r3, r3, #2
 800bb2e:	81a3      	strh	r3, [r4, #12]
 800bb30:	e7e2      	b.n	800baf8 <__smakebuf_r+0xc>
 800bb32:	89a3      	ldrh	r3, [r4, #12]
 800bb34:	6020      	str	r0, [r4, #0]
 800bb36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb3a:	81a3      	strh	r3, [r4, #12]
 800bb3c:	9b01      	ldr	r3, [sp, #4]
 800bb3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb42:	b15b      	cbz	r3, 800bb5c <__smakebuf_r+0x70>
 800bb44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb48:	4630      	mov	r0, r6
 800bb4a:	f000 f81d 	bl	800bb88 <_isatty_r>
 800bb4e:	b128      	cbz	r0, 800bb5c <__smakebuf_r+0x70>
 800bb50:	89a3      	ldrh	r3, [r4, #12]
 800bb52:	f023 0303 	bic.w	r3, r3, #3
 800bb56:	f043 0301 	orr.w	r3, r3, #1
 800bb5a:	81a3      	strh	r3, [r4, #12]
 800bb5c:	89a3      	ldrh	r3, [r4, #12]
 800bb5e:	431d      	orrs	r5, r3
 800bb60:	81a5      	strh	r5, [r4, #12]
 800bb62:	e7cf      	b.n	800bb04 <__smakebuf_r+0x18>

0800bb64 <_fstat_r>:
 800bb64:	b538      	push	{r3, r4, r5, lr}
 800bb66:	4d07      	ldr	r5, [pc, #28]	@ (800bb84 <_fstat_r+0x20>)
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	4611      	mov	r1, r2
 800bb70:	602b      	str	r3, [r5, #0]
 800bb72:	f7f6 fed5 	bl	8002920 <_fstat>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	d102      	bne.n	800bb80 <_fstat_r+0x1c>
 800bb7a:	682b      	ldr	r3, [r5, #0]
 800bb7c:	b103      	cbz	r3, 800bb80 <_fstat_r+0x1c>
 800bb7e:	6023      	str	r3, [r4, #0]
 800bb80:	bd38      	pop	{r3, r4, r5, pc}
 800bb82:	bf00      	nop
 800bb84:	20005344 	.word	0x20005344

0800bb88 <_isatty_r>:
 800bb88:	b538      	push	{r3, r4, r5, lr}
 800bb8a:	4d06      	ldr	r5, [pc, #24]	@ (800bba4 <_isatty_r+0x1c>)
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	4604      	mov	r4, r0
 800bb90:	4608      	mov	r0, r1
 800bb92:	602b      	str	r3, [r5, #0]
 800bb94:	f7f6 fed4 	bl	8002940 <_isatty>
 800bb98:	1c43      	adds	r3, r0, #1
 800bb9a:	d102      	bne.n	800bba2 <_isatty_r+0x1a>
 800bb9c:	682b      	ldr	r3, [r5, #0]
 800bb9e:	b103      	cbz	r3, 800bba2 <_isatty_r+0x1a>
 800bba0:	6023      	str	r3, [r4, #0]
 800bba2:	bd38      	pop	{r3, r4, r5, pc}
 800bba4:	20005344 	.word	0x20005344

0800bba8 <sqrtf>:
 800bba8:	b508      	push	{r3, lr}
 800bbaa:	ed2d 8b02 	vpush	{d8}
 800bbae:	eeb0 8a40 	vmov.f32	s16, s0
 800bbb2:	f000 f817 	bl	800bbe4 <__ieee754_sqrtf>
 800bbb6:	eeb4 8a48 	vcmp.f32	s16, s16
 800bbba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbbe:	d60c      	bvs.n	800bbda <sqrtf+0x32>
 800bbc0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bbe0 <sqrtf+0x38>
 800bbc4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bbc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bbcc:	d505      	bpl.n	800bbda <sqrtf+0x32>
 800bbce:	f7fd ff89 	bl	8009ae4 <__errno>
 800bbd2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bbd6:	2321      	movs	r3, #33	@ 0x21
 800bbd8:	6003      	str	r3, [r0, #0]
 800bbda:	ecbd 8b02 	vpop	{d8}
 800bbde:	bd08      	pop	{r3, pc}
 800bbe0:	00000000 	.word	0x00000000

0800bbe4 <__ieee754_sqrtf>:
 800bbe4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bbe8:	4770      	bx	lr
	...

0800bbec <_init>:
 800bbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbee:	bf00      	nop
 800bbf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbf2:	bc08      	pop	{r3}
 800bbf4:	469e      	mov	lr, r3
 800bbf6:	4770      	bx	lr

0800bbf8 <_fini>:
 800bbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfa:	bf00      	nop
 800bbfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbfe:	bc08      	pop	{r3}
 800bc00:	469e      	mov	lr, r3
 800bc02:	4770      	bx	lr
