// Seed: 2156468382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always if (id_1) #id_9 id_2 = id_9;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2
);
  wire id_4;
  wire id_5 = ~1;
  wire id_6;
  integer id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_5, id_6, id_7
  );
endmodule
