// Seed: 204489246
module module_0 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output wire id_8
);
  assign id_3 = 1'b0;
  tri0 id_10 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  assign id_2 = id_4;
  module_0(
      id_5, id_4, id_6, id_2, id_3, id_2, id_6, id_0, id_2
  );
endmodule
