bank_utilization {PLRAM_MEM00 DDR4_MEM00 M00_AXI_MEM00 DDR4_MEM01 PLRAM_MEM01} dsa_info {excluded_board_components { xilinx.com:au200:ddr4_sdram_c1:1.0 } axi_passthrough { xilinx.com:au200:ddr4_sdram_c1:1.0 { offset 0x5000000000 range 16G slr SLR1 } } board_component_slr_map {xilinx.com:au200:ddr4_sdram_c0:1.0 SLR0 xilinx.com:au200:ddr4_sdram_c2:1.0 SLR1 xilinx.com:au200:ddr4_sdram_c3:1.0 SLR2} slr_pblock_map {SLR0 pblock_dynamic_SLR0 SLR1 pblock_dynamic_SLR1 SLR2 pblock_dynamic_SLR2}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_S00_AXI SLR0 interconnect_S02_AXI SLR1 interconnect_DDR4_MEM00 SLR0 interconnect_DDR4_MEM01 SLR1 interconnect_M00_AXI_MEM00 SLR1 interconnect_PLRAM_MEM00 SLR0 interconnect_PLRAM_MEM01 SLR1} ctrl_cc {ddr4_mem00_ctrl_cc SLR0 ddr4_mem01_ctrl_cc SLR1} slr_crossings {interconnect_S00_AXI {S00_AXI {source_slr SLR0 target_slr SLR0 depth 1} M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} M01_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_S02_AXI {S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} M01_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_DDR4_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S01_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_DDR4_MEM01 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S01_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_M00_AXI_MEM00 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S01_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_PLRAM_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S01_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_PLRAM_MEM01 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S01_AXI {source_slr SLR1 target_slr SLR1 depth 1}}}
