vhdl xil_defaultlib  \
"../../../bd/dma_test/ip/dma_test_rst_ps8_0_99M_0/sim/dma_test_rst_ps8_0_99M_0.vhd" \
"../../../bd/dma_test/ip/dma_test_axi_dma_0_0/sim/dma_test_axi_dma_0_0.vhd" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_bdd3_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
