/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  reg [4:0] _03_;
  wire [34:0] _04_;
  reg [12:0] _05_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_5z[3] ? _00_ : celloutsig_0_12z;
  assign celloutsig_0_19z = celloutsig_0_11z ? celloutsig_0_3z[1] : celloutsig_0_10z;
  assign celloutsig_0_22z = celloutsig_0_8z[4] ? celloutsig_0_8z[6] : celloutsig_0_19z;
  assign celloutsig_0_31z = ~(celloutsig_0_29z & celloutsig_0_10z);
  assign celloutsig_0_16z = ~(celloutsig_0_14z & celloutsig_0_2z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_9z[2] | celloutsig_1_1z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[3] | in_data[92]);
  assign celloutsig_0_11z = ~(celloutsig_0_5z[1] | in_data[86]);
  assign celloutsig_1_3z = { in_data[138:131], celloutsig_1_0z } + { celloutsig_1_2z[6], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[119:118], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z } + { in_data[165:143], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[13:11] + in_data[37:35];
  reg [14:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 15'h0000;
    else _17_ <= { in_data[72:67], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign { _02_[14:1], _00_ } = _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 5'h00;
    else _03_ <= _02_[13:9];
  reg [34:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 35'h000000000;
    else _19_ <= { in_data[49:36], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_14z };
  assign { _04_[34:21], _01_, _04_[19:0] } = _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 13'h0000;
    else _05_ <= { celloutsig_0_3z[0], celloutsig_0_18z, celloutsig_0_24z };
  assign celloutsig_0_3z = in_data[60:58] / { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_35z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_34z } / { 1'h1, celloutsig_0_0z[12], in_data[0] };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_4z } / { 1'h1, celloutsig_1_9z[11:7], celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[71:66] / { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_8z = { in_data[90:79], celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z[4:0], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_21z = { in_data[33:31], celloutsig_0_14z } / { 1'h1, celloutsig_0_3z[1], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_13z = { celloutsig_0_10z, _03_ } / { 1'h1, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_9z[3:0], _02_[14:1], _00_, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z } == { celloutsig_0_0z[7:0], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_19z = celloutsig_1_3z[4:0] === celloutsig_1_13z[5:1];
  assign celloutsig_0_12z = celloutsig_0_2z[2:0] === _02_[9:7];
  assign celloutsig_0_18z = { celloutsig_0_0z[13:1], celloutsig_0_11z } === { celloutsig_0_8z[15:3], celloutsig_0_10z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_1z } === _05_[8:0];
  assign celloutsig_1_6z = in_data[142:127] && in_data[184:169];
  assign celloutsig_1_4z = { celloutsig_1_2z[6:2], celloutsig_1_1z } % { 1'h1, in_data[144:140] };
  assign celloutsig_1_1z = { in_data[99:98], celloutsig_1_0z, celloutsig_1_0z } !== in_data[159:156];
  assign celloutsig_0_25z = { _02_[14:1], _00_ } !== { _04_[21], _01_, _04_[19:11], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_0_9z = ~ { in_data[90:86], celloutsig_0_7z };
  assign celloutsig_0_20z = & celloutsig_0_9z;
  assign celloutsig_1_0z = | in_data[181:174];
  assign celloutsig_0_29z = | { _02_[12:4], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_25z };
  assign celloutsig_0_7z = in_data[26] & celloutsig_0_3z[0];
  assign celloutsig_0_34z = ^ { _02_[13:8], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_31z };
  assign celloutsig_0_2z = celloutsig_0_0z[13:8] >> in_data[86:81];
  assign celloutsig_0_0z = in_data[27:14] << in_data[42:29];
  assign celloutsig_0_36z = { celloutsig_0_24z[6:2], celloutsig_0_12z, celloutsig_0_27z } >> { celloutsig_0_5z[4:0], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_1_2z = { in_data[184:181], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } ~^ in_data[116:109];
  assign celloutsig_1_9z = celloutsig_1_7z[20:8] ~^ { celloutsig_1_7z[8], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_24z = { _02_[9:7], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_13z } ~^ { in_data[65:62], celloutsig_0_1z, celloutsig_0_21z };
  assign _02_[0] = _00_;
  assign _04_[20] = _01_;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
