{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613071258002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613071258003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 16:20:57 2021 " "Processing started: Thu Feb 11 16:20:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613071258003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613071258003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte3 -c parte3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613071258003 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613071259434 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "parte3.v(84) " "Verilog HDL information at parte3.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1613071259624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte3.v 2 2 " "Found 2 design units, including 2 entities, in source file parte3.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_data " "Found entity 1: choose_data" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613071259628 ""} { "Info" "ISGN_ENTITY_NAME" "2 parte3 " "Found entity 2: parte3" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613071259628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613071259628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte3 " "Elaborating entity \"parte3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1613071259758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LRU parte3.v(34) " "Verilog HDL or VHDL warning at parte3.v(34): object \"LRU\" assigned a value but never read" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1613071259762 "|parte3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dirty parte3.v(35) " "Verilog HDL or VHDL warning at parte3.v(35): object \"dirty\" assigned a value but never read" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1613071259762 "|parte3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "via0 parte3.v(27) " "Output port \"via0\" at parte3.v(27) has no driver" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1613071259786 "|parte3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "via1 parte3.v(27) " "Output port \"via1\" at parte3.v(27) has no driver" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1613071259787 "|parte3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "via2 parte3.v(27) " "Output port \"via2\" at parte3.v(27) has no driver" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1613071259787 "|parte3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "via3 parte3.v(27) " "Output port \"via3\" at parte3.v(27) has no driver" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1613071259787 "|parte3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_data choose_data:mux_boladao " "Elaborating entity \"choose_data\" for hierarchy \"choose_data:mux_boladao\"" {  } { { "parte3.v" "mux_boladao" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1613071259995 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "parte3.v(18) " "Verilog HDL Case Statement warning at parte3.v(18): incomplete case statement has no default case item" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1613071259996 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "parte3.v(18) " "Verilog HDL Case Statement information at parte3.v(18): all case item expressions in this case statement are onehot" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1613071259996 "|parte3|choose_data:mux_boladao"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s parte3.v(14) " "Verilog HDL Always Construct warning at parte3.v(14): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1613071259996 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] parte3.v(14) " "Inferred latch for \"s\[0\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259996 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] parte3.v(14) " "Inferred latch for \"s\[1\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] parte3.v(14) " "Inferred latch for \"s\[2\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] parte3.v(14) " "Inferred latch for \"s\[3\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] parte3.v(14) " "Inferred latch for \"s\[4\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] parte3.v(14) " "Inferred latch for \"s\[5\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] parte3.v(14) " "Inferred latch for \"s\[6\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] parte3.v(14) " "Inferred latch for \"s\[7\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] parte3.v(14) " "Inferred latch for \"s\[8\]\" at parte3.v(14)" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1613071259997 "|parte3|choose_data:mux_boladao"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1613071262221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "choose_data:mux_boladao\|s\[0\] " "Latch choose_data:mux_boladao\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[1\] " "Ports D and ENA on the latch are fed by the same signal address\[1\]" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1613071262253 ""}  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1613071262253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "choose_data:mux_boladao\|s\[1\] " "Latch choose_data:mux_boladao\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[0\] " "Ports D and ENA on the latch are fed by the same signal address\[0\]" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1613071262253 ""}  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1613071262253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "choose_data:mux_boladao\|s\[2\] " "Latch choose_data:mux_boladao\|s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA address\[1\] " "Ports D and ENA on the latch are fed by the same signal address\[1\]" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1613071262254 ""}  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1613071262254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "via0 GND " "Pin \"via0\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613071262954 "|parte3|via0"} { "Warning" "WMLS_MLS_STUCK_PIN" "via1 GND " "Pin \"via1\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613071262954 "|parte3|via1"} { "Warning" "WMLS_MLS_STUCK_PIN" "via2 GND " "Pin \"via2\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613071262954 "|parte3|via2"} { "Warning" "WMLS_MLS_STUCK_PIN" "via3 GND " "Pin \"via3\" is stuck at GND" {  } { { "parte3.v" "" { Text "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/parte3.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1613071262954 "|parte3|via3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1613071262954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/output_files/parte3.map.smsg " "Generated suppressed messages file C:/Users/Cristhian/Documents/CEFET/6 Semestre (ERE)/LAOC II/Prática 01/Prática 01_3/BrunoRochaRibeiro_CristhianMinoves/parte3/output_files/parte3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1613071264664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1613071264995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1613071264995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "431 " "Implemented 431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1613071265278 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1613071265278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1613071265278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1613071265278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613071265372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 16:21:05 2021 " "Processing ended: Thu Feb 11 16:21:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613071265372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613071265372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613071265372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613071265372 ""}
