Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/VIVADO/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 961352f0f2c144dc989453ac34c05b45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_4bit_tb_behav xil_defaultlib.counter_4bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA Lab/Lab2/counter_4bit/counter_4bit.srcs/sources_1/new/counter_4bit.v" Line 22. Module counter_4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/FPGA Lab/Lab2/counter_4bit/counter_4bit.srcs/sources_1/new/counter_4bit.v" Line 22. Module counter_4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.counter_4bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_4bit_tb_behav
