<html>

<head>
<meta http-equiv="Content-Language" content="zh-cn">
<meta http-equiv="Content-Type" content="text/html; charset=gb2312">
<title>Journal Papers - Publications - Fei Qiao</title>
<meta name="description" content="Created by Fei Qiao, 2006.10.01, CAS, EE, Tsinghua Univ.">
<base target="_blank">
<style>
<!--
span.Char
	{font-family:黑体;
	}
span.Char0
	{}
span.abstractChar
	{font-family:"Times New Roman","serif";
	font-weight:bold;
	}
-->
</style>
</head>

<body>

<p>　</p>

<table border="0" width="100%" id="table1" cellspacing="0">
	<tr>
		<td width="98%" bgcolor="#3872AB" colspan="3" background="../banner_bg.gif">　</td>
	</tr>
	<tr>
		<td width="100%" colspan="3"><b><font face="Times New Roman" size="6">Publications - 
		Journal Papers&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </font></b><font face="Times New Roman" size="4"><b>
		<a href="../index.html">&lt;&lt;HOME</a></b></font></td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><hr SIZE="3" color="#000000" noshade></td>
	</tr>
	<tr>
		<td width="99%" colspan="3">
		　</td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<a name="JP_020_2012_EENG"></a></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J20] 2012 </font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">Wei Qi, <b>Fei Qiao</b>, Huazhong 
					Yang, &quot;<font color="#0000FF"><b><span lang="EN-US">Distributed 
				Smart Camera Network</span>,</b></font>&quot; </font>
					<span style="background: #C0C0C0 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black" lang="EN-US">
					<b>Recent Patents on Electrical Engineering</b>, </span>
					<span style="background-position: 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black; background-image:none; background-repeat:repeat; background-attachment:scroll" lang="EN-US">
					2012.04, 5(1): 
					20-25.</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="04-abstract" style="margin-bottom:6.0pt">
		<font face="Times New Roman"><b><span lang="EN-US">Abstract:</span></b><span lang="EN-US"> 
		Distributed Smart Camera Network can be seen as a network with smart 
		camera <a name="OLE_LINK11">around every corner</a>. Smart Camera is an 
		embedded vision system which integrates Sensing Unit, Processing Unit 
		and Communication Unit in one single box. The goal of smart camera is to<span style="color:red">
		</span>observe what is happening in the surveillance scene, extract 
		specific information and then transform it to the host or take 
		appropriate action automatically. This paper aims to provide an 
		introduction of smart camera first, including its architecture, 
		platform, challenge etc. We then describe the difficulties when coming 
		to<span style="color:red"> </span>the reality environment, including 
		calibration to get camera topology, camera selection and hand-off for 
		tracking, information fusion, distributed video coding, privacy and 
		security etc.&nbsp; A summary of work on these topics is also given before 
		the conclusion. This paper reviews some promising patents on distributed 
		smart camera network.</span></font></p>
		<b>
		<span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman">
		Keywords: </span></b>
		<span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman">
		Smart Camera, Distributed smart camera, camera selection and hand-off, 
		camera topology, data fusion, distributed video coding, privacy and 
		security</span></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;DOWNLOAD 
				LINK</font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<a name="JP_019_2012_MMTA"></a></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J19]
				2012</font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">
					<span style="background-color: #C0C0C0;">Hongli 
					Gao, <b>Fei Qiao</b>, Huazhong Yang<span lang="en-us">, and 
					Hui Wang, 
					</span>&quot;<font color="#0000ff"><b>Design 
					and Implementation of Motion Compensator in Memory Reduced 
					HDTV Decoder with Embedded Compression Engine</b></font>,&quot; <b>
					MULTIMEDIA TOOLS AND APPLICATIONS</b>, 2012, 56(3): 597-614.</span></font></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="justify"><font face="Times New Roman">Abstract In this paper, 
		a low-cost compatible motion compensator is implemented and integrated 
		into a macroblock-level three-stage-pipelined HDTV decoder, in which an 
		embedded compression (EC) engine is realized as well. The decoder with 
		EC engine is designed to reduce the power consumption and memory 
		bandwidth requirement since memory accesses are reduced. In the motion 
		compensator, a boundary judgment scheme for reference pixel fetching is 
		proposed to provide seamless integration in HDTV video decoder for the 
		block-based EC engines. Furthermore, a buffer sharing mechanism is 
		adopted to reduce extra memory requirement involved by EC. The reference 
		pixel fetching unit costs only 17.3 K logic gates when the working 
		frequency is set to 166.7 MHz. On average, when decoding HD1080 video 
		sequence, 30% memory access reduction and 24% memory power consumption 
		saving are achieved when a near lossless EC algorithm is integrated in 
		the video decoder. In other words, the proposed motion compensator makes 
		the EC engine an integral part of a memory reduced decoder without extra 
		cost. Additionally, since the work in this paper is based on EC schemes, 
		the EC design criterion are discussed, and several useful rules on the 
		selection of EC algorithm are addressed for the video decoder of 
		corresponding VLSI architecture. </font></p>
		<p align="justify"><font face="Times New Roman">Keywords Video decoder 
		・Reference pixel fetching ・Motion compensation ・ Embedded compression 
		・Memory optimization</font></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;DOWNLOAD 
				LINK</font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<a name="JP_018_2011_EENG"></a></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J18]
				2011</font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">S<span style="background-color: #C0C0C0;">isi 
					Tan, <b>Fei 
					Qiao</b>, Huazhong Yang<span lang="en-us">, and Hui Wang, "</span><font color="#0000ff"><b>Design 
					of Reconfigurable Architectures for &nbsp;Multi-Sandards Video 
					Decoder</b></font></span><span style="background-color: #C0C0C0;" lang="en-us">," 
					</span></font>
					<span style="background: #C0C0C0 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black" lang="EN-US">
					<b>Recent Patents on Electrical Engineering</b></span><span style="background-position: 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black; background-image:none; background-repeat:repeat; background-attachment:scroll" lang="EN-US"><span style="background-color: #C0C0C0">, 
					2011, 4(1</span>): 
					63-70.</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="Abstract" style="margin-left: 36.0pt; margin-right: 27.7pt; margin-top: 0cm; margin-bottom: 10.0pt">
		<font face="Times New Roman"><span lang="EN-US">Abstract</span></font><span style="font-family: Times New Roman">：</span><font face="Times New Roman"><span lang="EN-US" style="font-weight: normal">Digital 
		video decoding is a typical data-intensive video processing application. 
		Currently, high throughput and real time processing are the fundamental 
		demands of performance for video processing systems. With the 
		development of various video standards, multi-standard applications have 
		become another key feature. Thus, the high performance, low area cost 
		and low power consumption make up of the most important design targets 
		when realizing video processing chips. Reconfigurable hardware 
		architectures have been reviewed in this paper, which could meet the 
		above requirements for multi-standard video decoders. Traditional 
		reconfiguration methods usually decrease area cost by reconfiguring the 
		interconnections among function units. A relatively new approach is 
		dynamic reconfiguration, which could reconfigure hardware resources at 
		runtime. Recently, a new method called Reconfigurable Video Coding (RVC) 
		comes up, which is a library-based method to design a reconfigurable 
		system for multi-standard video decoders. An overview of the 
		methodologies for reconfigurable video processing system is shown in the 
		paper, as well as case studies, which demonstrate the effectiveness of 
		the design flow.</span></font></p>
		<b>
		<span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman">
		Keywords:</span></b><span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman"> 
		Reconfigurable Hardware Architecture; Video Decoder; Multi-Standard; 
		Dynamic Reconfiguration; Reconfigurable Interconnection; Reconfigurable 
		Video Coding (RVC).</span><p>　</td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://www.benthamscience.com">DOWNLOAD 
				LINK</a></font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<a name="JP_017_2011_EENG"></a></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J17]
				2011</font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">
					Qi Wei, <b>Fei Qiao</b>, Huazhong 
					Yang, &quot;<font color="#0000FF"><b>New Development of Analog-to-Digital Converters,</b></font>&quot; </font>
					<span style="background: #C0C0C0 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black" lang="EN-US">
					<b>Recent Patents on Electrical Engineering</b>, </span>
					<span style="background-position: 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black; background-image:none; background-repeat:repeat; background-attachment:scroll" lang="EN-US">
					2011.09, 4(3): 
					214-220.</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="justify"><font face="Times New Roman">Abstract: The 
		operational amplifier is one of the most significant performance 
		bottlenecks in traditional Analog-to-<br>
		Digital Converters. CMOS technology down-scaling results in lower 
		voltage swings and transistor intrinsic gain. This <br>
		trend increases the challenges in designing analog and mixed-signal 
		circuits. This paper reviews a few promising patents <br>
		on new development of analog-to-digital converters. The challenges in 
		traditional operational amplifier based ADCs are <br>
		analyzed. <br>
		Keywords: SAR ADC, pipelined ADC, operational amplifier. </font></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://www.benthamscience.com">DOWNLOAD 
				LINK</a></font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_016_2010_EENG"></a>
		</font></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J16]
				2010</font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">
					<span style="background-color: #C0C0C0">Bingbing 
					Xia, <b>Fei 
					Qiao</b>, Huazhong Yang<span lang="en-us">, and Hui Wang, &quot;<b><font color="#0000FF">Heterogeneous 
					Multi-core Systems for Video Processing</font></b>,&quot; 
					</span></span></font>
					<span lang="EN-US" style="font-family: 'Times New Roman'; color: black; background: #C0C0C0">
					<b>Recent Patents on Electrical Engineering</b>, 2010, </span>
					<span style="font-family: 'Times New Roman'; background-position: 0% 0%; background-color:#C0C0C0" lang="en-us">
					3</span><span lang="EN-US" style="background:#C0C0C0; font-family: 'Times New Roman'; color: black">(3): 
					200-210.</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="MsoNormal" align="justify"><font face="Times New Roman"><b>
		Abstract: </b>Multi-core system is the future of the embedded processor 
		design for its power efficiency, multi-thread parallelization and 
		flexibility. Meanwhile, with the improvement of the video processing 
		algorithm, the processing capability requirement is also on the increase 
		to meet such high processing capability requirement, the embedded 
		multi-core processor is developed as an appropriate choice. To better 
		improve the performance of such systems, heterogeneous multi-core is 
		preferred than homogeneous multi-core. For the design of such 
		heterogeneous multi-core systems for video processing, the first and the 
		most important step is to implement the system-level design and this 
		paper gives an overview of such system-level design methodologies and 
		some new methods for both cycle-approximate transaction-level modeling 
		and cycle-accurate transaction-level modeling are given in detail. In 
		addition, the system-level design framework for such systems is proposed 
		and a case study of a heterogeneous multi-core h.264 video decoder shows 
		that it can be used to design such systems effectively. The recent 
		patents used for such designs are also listed accordingly. </font></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://www.benthamscience.com">DOWNLOAD 
				LINK</a> </font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<font face="Times New Roman"><a name="JP_015_2010_EENG"></a></font></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J15]
				2010</font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">
					<span style="background-color: #C0C0C0;">Ni Zhou, <b>Fei 
					Qiao</b>, Huazhong Yang<span lang="en-us">, and Hui Wang, "<font color="#0000ff"><b>Effective 
					Memory Architectures of Multi-Processor Systems-on-Chip</b></font>," 
					</span></span></font>
					<span style="background: #C0C0C0 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black" lang="EN-US">
					<b>Recent Patents on Electrical Engineering</b>, 
					2010, </span>
					<span style="font-family: 'Times New Roman'; background-position: 0% 50%; background-color: #C0C0C0;" lang="en-us">
					3</span><span style="background: #C0C0C0 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; font-family: 'Times New Roman'; color: black" lang="EN-US">(3): 
					218-231.</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="Abstract" style="margin-left: 20.0pt">
		<font face="Times New Roman"><i>
		<span lang="EN-US" style="font-size: 10.0pt; letter-spacing: -.05pt; font-weight: normal">
		Abstrac</span></i><span lang="EN-US" style="font-size: 10.0pt; letter-spacing: -.05pt; font-weight: normal">t―MPSoC 
		is becoming popular in all computing domains. However, the speed gap 
		between processor and &nbsp;memory is increasing due to heavy access 
		contention from multiple processors. Therefore, in MPSoC systems, one of 
		the most critical components is memory systems, which dominate the 
		speed, power, cost,and area. In order to narrow the gap and reduce the 
		costs, two effective memory architectures are adopted in MPSoC-based 
		platforms.rchitecture: cache-based and </span>
		<span lang="EN-US" style="font-size: 10.0pt; font-weight: normal">
		scratch-pad-memory</span><span lang="EN-US" style="font-size: 10.0pt; letter-spacing: -.05pt; font-weight: normal">-based 
		architectures. Cache-based hierarchy, as a traditional technique, is 
		widely employed in general-purpose systems. However, in embedded 
		systems, to meet the rigorous power and cost constraints, </span>
		<span lang="EN-US" style="font-size: 10.0pt; font-weight: normal">
		scratch-pad-memory</span><span lang="EN-US" style="font-size: 10.0pt; letter-spacing: -.05pt; font-weight: normal">-based 
		architecture is preferred due to its flexibility and higher power 
		efficiency. A short review is presented to introduce these two types of 
		memory systems with some useful patents and researches in the field of 
		MPSoC systems.</span></font></p>
		<i>
		<span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman; letter-spacing: -.05pt">
		Keywords</span></i><span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman; letter-spacing: -.05pt">―MPSoC, 
		memory architecture, cache, </span>
		<span lang="EN-US" style="font-size: 10.0pt; font-family: Times New Roman">
		scratch pad memory</span></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://www.benthamscience.com">DOWNLOAD 
				LINK</a></font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<font face="Times New Roman"><a name="JP_014_2010_MicroE"></a></font></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J14]
				2010</font></td>
				<td bgcolor="#C0C0C0">
					<font face="Times New Roman">Zhou Ni, QIAO Fei, Tan Sisi, 
					Li Chang, YANG Huazhong, "<font color="#0000ff"><b>Implementation 
					and Design for Test of a 32-bit MIPS Processor,</b></font>"
					<b>Microelectronics</b>,
					vol. 40, No. 6, pp. 
					782-786, 2010.<font color="#990000"><b>(Chinese 
					Version)</b></font></font><p><font face="Times New Roman">周妮，乔飞，谭斯斯，李常，杨华中. 
					32位MIPS处理器可测性设计与实现. 微电子学, 2010,
					40（6）: 782～786</font></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="MsoNormal" style="margin-left:20.95pt;layout-grid-mode:char">
		<span class="Char"><b>
		<span lang="EN-US" style="font-family: Times New Roman">Abstract</span></b><span lang="EN-US" style="font-family: Times New Roman">:
		</span>
		<span lang="EN-US" style="font-size: 9.0pt; font-family: Times New Roman">
		This paper presents a 32-bit MIPS processor. To realize load balance and 
		increase system efficiency, custom five-stage pipeline is employed. 
		Furthermore, data bypass and branch prediction based on history records 
		are adopted to solve the hazards of pipelined processor. In order to 
		ensure the reliability and testability, stage decomposition checking is 
		used. Key signals of the pipeline stages are extracted as output 
		signals. Meanwhile, multiple modes are proposed to reduce the area, 
		achieving reusing of pads. In </span></span>
		<font face="Times New Roman"><span lang="EN-US" style="font-size:9.0pt">
		0.18-μm</span></font><span class="Char"><span lang="EN-US" style="font-size: 9.0pt; font-family: Times New Roman"> 
		CMOS technology, Post-layout simulation indicates that the processor 
		achieves a maximum frequency of 60MHz. The die size of processor is
		</span></span><font face="Times New Roman">
		<span lang="EN-US" style="font-size:9.0pt">1.15*2.25mm<sup>2</sup></span></font><span class="Char"><span lang="EN-US" style="font-size: 9.0pt; font-family: Times New Roman">, 
		including 135k gates. And the total power consumption is 2.8mW/MHz. The 
		chip functions perfectly and switches between multiple modes 
		successfully.</span></span><span class="Char0"></span></p>
		<span class="abstractChar"><span lang="SV" style="font-size: 14.0pt">
		<font face="Times New Roman">Key words: </font></span></span>
		<span class="Char0">
		<span lang="EN-US" style="font-size: 9.0pt; font-family: Times New Roman">
		MIPS processor, data bypass, branch prediction, design for test</span></span></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://www.benthamscience.com">DOWNLOAD 
				LINK</a></font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_013_2010_JTAG"></a>
		</font></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J13]
				2010</font></td>
				<td bgcolor="#C0C0C0">
					<span lang="SV" style="font-family: 'Times New Roman'">
					Fucheng Liao, Fei Qiao, Ni Zhou, Sisi Tan, and Huazhong 
					Yang, </span>
					<span style="font-family: 'Times New Roman'">
					&quot;</span><span lang="SV" style="font-family: 'Times New Roman'">
					</span>
					<font color="#0000FF"><b>
					<span style="font-family: 'Times New Roman'">
					Testability Design of MPEG-2 Decoder Chip Based on Module 
					Partition</span></b></font><span lang="SV" style="font-family: 'Times New Roman'">,</span><span style="font-family: 'Times New Roman'">&quot;</span><span lang="SV" style="font-family: 'Times New Roman'">
					</span>
					<span style="font-family: 'Times New Roman'">
					<b>Video Engineering</b>, vol. 34, No. 11, pp. 35-39, 2010</span><span lang="SV" style="font-family: 'Times New Roman'; ">.</span><font face="Times New Roman"> </font>
					<span lang="EN-US" style="font-family: Times New Roman"><b>
					<font color="#990000">(Chinese Version)</font></b></span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="MsoNormal"><font face="Times New Roman"><b><span lang="EN-US">
		Abstract</span>-</b><span lang="EN-US">This paper presents a 
		module-based methodology to enhance the testability of the MPEG-2 
		decoder, with JTAG and Built-in Self-Test (BIST) technology employed. 
		Based on the features of the architecture of MPEG-2 decoder, modules are 
		divided into three categories: memory modules, signal-correlated 
		modules, and signal-non-correlated modules.</span></font><span lang="EN-US" style="font-family: Times New Roman; color: black; background: white">
		</span><font face="Times New Roman"><span lang="EN-US">Based on the 
		characteristics of modules, different test pattern generators are 
		proposed, and different modules are tested in parallel. The test results 
		show that the presented design can promote the fault coverage rate from 
		81% to 95.1%, meanwhile the test time is decreased to 0.625%, comparing 
		with the same decoder system without thinking about testability. 
		Finally, the design for test has passed the verification FPGA 
		verification.</span></font></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;DOWNLOAD 
				LINK </font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman">
		<a name="JP_012_2010_CJE"></a></font></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J12]
				2010</font></td>
				<td bgcolor="#C0C0C0">
				<font face="Times New Roman"><b>Fei Qiao</b>, Dingli 
					Wei, Huazhong Yang, and Hui Wang, &quot;<font color="#0000FF"><b>Design 
					of a Highly Parallel and Double-Level Pipelined CAVLC 
					Encoder for H.264</b></font>,&quot;&nbsp; ACTA ELECTRONICA 
				SINICA, 2010, 38(7): 1705-1710.</font></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p class="MsoNormal" style="text-indent:21.0pt">
		<font face="Times New Roman"><b><span lang="EN-US">Abstract</span></b><span lang="EN-US">: 
		This paper presents the design of a CAVLC encoder for H.264 featuring a 
		highly parallel and double-level pipelined architecture.In order to 
		overcome the speed bottleneck of one coefficient per cycle during 
		scanning, the proposed design uses four-channel parallel processing 
		instead of serial scanning. And the delays of all stages in the 
		pipelined architecture are averaged by FIFOs, which achieves a high 
		efficiency for the entire pipeline. The pipelined structure is also 
		widely used in sub-modules for higher throughput. Based on 0.18&micro;m CMOS 
		technology, the proposed architecture is synthesized into 20685 logic 
		gates and achieved average 27M blocks/s at 166.7MHz frequency, and even 
		meets the requirements of real-time processing of digital cinema video 
		(4096×2048@30fp). The date throughput of the proposed architecture is 
		3.46 times of that of the previous reported work with acceptable 
		increase in area.)</span></font></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://ieeexplore.ieee.org">DOWNLOAD 
				LINK</a> </font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman">
		<a name="JP_011_2009_MR"></a></font></td>
		</tr>
	<tr>
				<td bgcolor="#C0C0C0" width="4%">　</td>
				<td width="12%" bgcolor="#C0C0C0"><font face="Times New Roman">
				[J11]
				2009</font></td>
				<td bgcolor="#C0C0C0">
				<font face="Times New Roman">Hongli Gao, <b>Fei Qia</b>o, Huazhong 
				Yang, and Hui Wang, &quot;<font color="#0000FF"><b>Memory Reduction Techniques for HDTV Video 
				Decoders</b></font>,&quot; Recent Patents on Electrical Engineering, 2009, 
				2(3): 215-225.</font></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="justify"><font face="Times New Roman"><b>Abstract:</b> In this work, 
		two schemes are proposed to improve the memory performance in video 
		decoder systems. A novel lossless frame recompression method and an effcient frame storage mapping strategy are employed to reduce the 
		Read/Write and Row Activation operations of the external memory during 
		video decoding processes. Verified with MPEG-2 based HDTV video decoder, 
		the number of bytes writing to the memory is reduced by about 50% in 
		comparison with the conventional decoder using the embedded frame 
		recompression algorithm, without video<br>
		quality degradation. Moreover, the reading bytes from on-chip memory for 
		motion compensation are not increased.Additionally, by storing the luma 
		and chroma components of one macroblock in one row of different banks, 
		as well as the ten neighboring macroblocks, the logic Row Activation 
		number can be cut down to nearly 5% of the conventional linear storage 
		scheme.</font></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="center"><sub><font face="Times New Roman"><b>
				<font color="#0000ff">&gt;&gt;<a href="http://www.benthamscience.com">DOWNLOAD 
				LINK</a> </font></b></font></sub></td>
		</tr>
	<tr>
		<td width="99%" colspan="3">
		<font face="Times New Roman">
		<a name="JP_010_2009_IJE_DFF"></a></font></td>
	</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J10] <span lang="en-us">200</span></font><span lang="en-us"><font face="Times New Roman">9</font></span></td>
				<td bgcolor="#C0C0C0">
				<p align="justify">
				<font face="Times New Roman">
					<span style="background-color: #C0C0C0"><b>Fei 
					Qiao</b>, Huazhong Yang<span lang="en-us">, </span></span></font>
				<span lang="EN-US" style="font-family: Times New Roman; background-color:#C0C0C0">
					WANG Hui, </span><font face="Times New Roman">
					<span lang="en-us" style="background-color: #C0C0C0">&quot;<font color="#0000FF"><b>Low-standby-current 
					and high-speed SAFF with improved conditional-precharge 
					modules</b></font>,&quot;
					<b>International Journal of Electronics</b>, </span></font>
				<span lang="en-us" style="background-color: #C0C0C0">
				<font face="Times New Roman">June 2009, 96(6): 639C656.</font></span></td>
			</tr>
	<tr>
				<td colspan="3">
				<p align="justify"><font face="Times New Roman"><b>Abstract:</b> 
				A new low-power and high-speed sense-ampli&#64257;er-based &#64258;ip-&#64258;op with 
				improved conditional-precharge modules (LSCP-SAFF) is proposed. 
				By employing a<br>
				modi&#64257;ed differential latch with one shared output holder for the 
				2nd-stage and taking a novel clocked NMOS transistor to improve 
				timing performance, the LSCP-SAFF can achieve a much shorter 
				static CLK-to-Q delay and D-to-Q delay than those of the 
				original conditional-precharge sense-ampli&#64257;er-based &#64258;ip-&#64258;op (CP-SAFF). 
				Rather than the traditional CP-SAFF, a novel conditional-precharge 
				scheme is adopted in the present study so that the standby power 
				reduction ratio has reached 69%. Post-layout simulation results 
				show that the LSCP-SAFF, compared with the conventional DFF of a 
				modern industrial CMOS standard cell library, suffer from neither 
				timing nor area penalties. Not only so, it has achieved up to 
				38%of the dynamic power reduction ratio and 42% of 
				power-delay-product (PDP) reduction ratio, respectively. In 
				addition, driven by low swing clock signals, the LSCP-SAFF is 
				superior in both the timing performance and the standby power. 
				Last, the reliability analysis shows that the LSCP-SAFF is less 
				noise sensitive because of its fully differential structure.</font></p>
				<p align="justify"><font face="Times New Roman"><br>
				<b>Keywords</b>: low power; standby power; low swing clock; 
				conditional-precharge; SAFF; DFF; digital electronics</font></p></td>
				</tr>
	<tr>
		<td width="99%" colspan="3">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.informaworld.com/smpp/title~content=t713599654">&gt;&gt;DOWNLOAD 
				LINK<span lang="en-us"> </span></a></font></sub></b></td>
	</tr>
	<tr>
		<td width="99%" colspan="3">
		<font face="Times New Roman">
		<a name="JP_009_2009_JAS_MediaStorage_GaoHongli"></a></font></td>
	</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J9] <span lang="en-us">200</span></font><span lang="en-us"><font face="Times New Roman">9</font></span></td>
				<td bgcolor="#C0C0C0">
				<p align="justify">
				<font face="Times New Roman">
					<span style="background-color: #C0C0C0">Hongli Gao, <b>Fei 
					Qiao</b>, Huazhong Yang<span lang="en-us">, &quot;</span><font color="#0000FF"><b>A 
					Lossless Memory Reduction and Efficient Frame Storage 
					Architecture for HDTV Video Decoder</b></font><span lang="en-us">,&quot;
					</span></span>
					<b>
					<span style="font-size: 12pt; line-height: 150%">Journal of 
					Applied Sciences - Electronics and Information Engineering</span></b><span lang="en-us">, 
					2009, 27(1): 67-73.</span></font></td>
			</tr>
	<tr>
				<td colspan="3">
				<p align="justify"><font face="Times New Roman"><b>Abstract:</b> 
				In this work, two schemes are proposed to improve the memory 
				performance in video decoder systems. A novel lossless frame 
				recompression method and an effcient frame storage mapping 
				strategy are employed to reduce the Read/Write and Row 
				Activation operations of the external memory during video 
				decoding processes. Veri&#64257;ed with MPEG-2 based HDTV video 
				decoder, the number of bytes writing to the memory is reduced by 
				about 50% in comparison with the conventional decoder using the 
				embedded frame recompression algorithm, without video quality 
				degradation. Moreover, the reading bytes from on-chip memory for 
				motion compensation are not increased. Additionally, by storing 
				the luma and chroma components of one macroblock in one row of 
				different banks, as well as the ten neighboring macroblocks, the 
				logic Row Activation number can be cut down to nearly 5% of the 
				conventional linear storage scheme. <br>
				<br>
				<b>Keywords: </b>video decoder, memory optimization, memory 
				compression, lossless frame recompression, frame storage mapping</font></p>
				<p align="justify"><b>
				<font face="Times New Roman" color="#990000">A modi&#64257;ed and/or 
				expanded version of a paper originally published at the 
				International Conference on Audio, Language and Image Processing 
				held in July 2008, Shanghai, China, selected based on further 
				evaluation and peer-review.</font></b></td>
				</tr>
	<tr>
		<td width="99%" colspan="3">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.jas.shu.edu.cn/cn/dqml.asp">&gt;&gt;DOWNLOAD 
				LINK</a><span lang="en-us"> </span></font></sub></b></td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_008_2008_JEIT_DbFilter_LiJian">
		</a></font></td>
	</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J8] <span lang="en-us">2008</span></font></td>
				<td bgcolor="#C0C0C0">
				<p align="justify">
				<font face="Times New Roman">Li Jian, <b>Qiao Fei</b>, Luo Rong, 
				Yang Huazhong, &quot;<b><font color="#0000FF">A SRAM-less Deblocking 
				Filter in H.264/AVC</font></b>,&quot; <b>Journal of Electronics &amp; 
				Information Technology</b>, 2008, 30(8): 2012-2016.</font></td>
			</tr>
	<tr>
				<td colspan="3">
				<p align="justify"><span lang="EN-US"><b>
				<font face="Times New Roman">Abstract:</font></b></span><font face="Times New Roman">
				</font><font LANG="ZH-CN" face="Times New Roman">A new VLSI 
				architecture of deblocking filter is developed for H．264／AVC 
				system． In the presented architecture， a novel filter scheduling 
				is proposed to reduce the size of local data buffer， and an 
				enhanced data reuse technology is adopted to reduce the number 
				of external memory access， thus the speed of filtering process 
				is significantly improved well． What’s more， this architecture 
				employs no on-chip SRAM， SO there is no on-chip SRAM 
				acce88．Simulation results show that the new filter can support 
				real-time deblocking for HDTV videoapplication when it works at 
				100 MHz． The synthesized logic gate count is only 16．8k with 
				0．18um CMOS technology．</p>
				<p ALIGN="justify"><b>Key words：</b>H．264／AVC； Deblocking 
				filter； Data reuse； SRAM (Static Random Access Memory)； VLSI 
				design</font></td>
				</tr>
	<tr>
		<td width="99%" colspan="3">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.cqvip.com/">&gt;&gt;DOWNLOAD 
				LINK</a><span lang="en-us"> </span></font></sub></b></td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_007_2008_JEIT_AHB_ZhangDi"></a>
		</font></td>
	</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J7] <span lang="en-us">2008</span></font></td>
				<td bgcolor="#C0C0C0">
				<p align="justify">
				<font face="Times New Roman">Zhang Di, Quan Jinguo, <b>Qiao Fei</b>, 
				Luo Rong, Yang Huazhong, &quot;<font color="#0000FF"><b>A 
				Reconfigurable AHB Interface Component for SOC</b></font>,&quot; <b>
				Journal of Electronics &amp; Information Technology</b>, 2008, 
				30(8): 2008-2011.</font></td>
			</tr>
	<tr>
				<td colspan="3">
				<font face="Times New Roman"><b><span lang="EN-US">Abstract: </span></b></font>
				<font LANG="ZH-CN" face="Times New Roman">In this paper， a 
				reconfigurable AHB interface component wag designed． This 
				component is for AHB slave devices in SOC． Various types of data 
				interfaces such as register， interrupt， SRAM and FIFO are 
				provided with high configurability． The performance and 
				reusability are both considered． This AHB interface component 
				was successfully applied to chips for DAB and DRM receivers． A 
				typical application of this component in DRM receiver has an 
				area of 0．078ram2 in 0．18um CMOS process．<p ALIGN="LEFT"><b>Key 
				words：</b> SOC； Interface component； AMBA； AHB</font></td>
				</tr>
	<tr>
		<td width="99%" colspan="3">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.cqvip.com/">&gt;&gt;DOWNLOAD 
				LINK</a><span lang="en-us"> </span></font></sub></b></td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_005_2007_SCIChina_LSITest"></a>
		</font></td>
	</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J6] <span lang="en-us">2008</span></font></td>
				<td bgcolor="#C0C0C0">
				<b>
					<span style="font-family: Times New Roman;" lang="EN-US">QIAO 
				Fei</span></b><span style="font-family: Times New Roman;" lang="EN-US">, 
				YANG Huazhong, HUANG Gang and WANG Hui, &ldquo;<b><font color="#0000ff">Implementation of 
				Low-Swing Differential Interface Circuits for High-Speed On-Chip 
				Asynchronous Interconnection</font></b>,&rdquo; <b>Science in China Ser. 
				F: Information Science</b>, 2008, 51(7): 975-984.</span></td>
			</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J5] <span lang="en-us">2008</span></font></td>
				<td bgcolor="#C0C0C0">
				<p align="justify">
				<b>
					<span lang="EN-US" style="font-family: Times New Roman">QIAO 
				Fei</span></b><span lang="EN-US" style="font-family: Times New Roman">, 
				YANG Huazhong, HUANG Gang and WANG Hui, “<b><font color="#0000FF">Implementation of 
				Low-Swing Differential Interface Circuits for High-Speed On-Chip 
				Asynchronous Interconnection</font></b>,” <b>Science in China Ser. 
					E: Information Science</b>, 2008, 38(4):627-636&nbsp; <b><font color="#990000"> (Chinese Version)</font></b></span></td>
			</tr>
	<tr>
				<td colspan="2">
				<font face="Times New Roman">
				<img border="0" src="layoutfull_a_20060113_2.gif" width="295" height="73"></font></td>
				<td>
				<p class="MsoNormal" style="line-height: 20.0pt; text-autospace: none">
				<font face="Times New Roman"><b><span lang="EN-US">Abstract:</span></b><span lang="EN-US" style="font-family: Times-Bold">
				</span></font>
				<span lang="EN-US" style="font-family: Times New Roman">A novel 
				low-swing interface circuit for high-speed on-chip asynchronous 
				interconnection is proposed in this paper. It takes a 
				differential level-triggered latch to recover digital signal 
				with ultra low-swing voltage less than 50mV, and the driver part 
				of the interface circuit is optimized for low power using the 
				Driver-Array method. With a capacity to work up to 500MHz, the 
				proposed circuit, which is simulated and fabricated using SMIC 
				0.18-μm 1.8-V digital CMOS technology, consumes less power than 
				previously reported designs.</span></p>
				<b><span lang="EN-US" style="font-family: Times New Roman">Key 
				words:</span></b><span lang="EN-US" style="font-family: Times New Roman"> 
				low power circuit, low-swing interface, differential signaling, 
				tapered-buffer, interconnect, asynchronous circuit</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.cnki.net/index.htm">&gt;&gt;DOWNLOAD 
				LINK</a><span lang="en-us"> </span></font></sub></b></td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_004_2007_CJE_DFF"></a>
		</font></td>
	</tr>
	<tr>
				<td width="6%" bgcolor="#C0C0C0">　</td>
				<td width="157" bgcolor="#C0C0C0">
				<font face="Times New Roman">
				[J4] <span lang="en-us">2007</span></font></td>
				<td bgcolor="#C0C0C0">
				<p align="justify">
				<b><span lang="EN-US" style="font-family: Times New Roman">Qiao 
				Fei</span></b><span lang="EN-US" style="font-family: Times New Roman">, 
				Yang Huazhong, Gao Hongli and Wang Hui, “<b><font color="#0000FF">Timing 
				Improvements of Conditional-Precharge Sense-Amplifier-Based 
				Flip-Flop</font></b>,” Chinese Journal of Electronics (CJE), 
				2007,16(2):231-235</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="justify"><font face="Times New Roman"><b>Abstract:</b> A new 
		low-power and high-speed conditional-precharge sense-amplifier-based 
		flip-flop<span lang="en-us"> </span>(nCP-SAFF) is proposed. By using the 
		differential clocked CMOS (C2MOS) latch and a novel<span lang="en-us">
		</span>timing improvement method to improve timing performance, the 
		nCP-SAFFs can achieve a much<span lang="en-us"> </span>shorter input to 
		output delay (D-to-Q delay) and more symmetrical rising/falling delays 
		than those<span lang="en-us"> </span>of the original 
		conditional-precharge sense-amplifier-based flip-flops (CP-SAFF). 
		Post-layout<span lang="en-us"> </span>simulation results show that the 
		nCP-SAFFs, compared with the widely used conventional DFF,do not suffer 
		neither timing nor area penalties and have achieved up to 34% of power 
		reduction<span lang="en-us"> </span>ratio and 38% of power-delay-product 
		(PDP) reduction ratio, respectively. And the nCP-SAFF is<span lang="en-us">
		</span>less noise sensitive because of its differential<span lang="en-us">
		</span>structure.</font></p>
		<p align="justify"><font face="Times New Roman"><b>Keywords:</b> Low 
		power, timing constraints, conditional-precharge, DFF</font></td>
	</tr>
	<tr>
		<td width="99%" colspan="3">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.cqvip.com">&gt;&gt;DOWNLOAD 
				LINK</a></font></sub></b></td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><font face="Times New Roman"><a name="JP_003_2007_JCSC_DFF"></a>
		</font></td>
	</tr>
	<tr>
				<td width="9%" bgcolor="#C0C0C0" height="48">　</td>
				<td width="13%" bgcolor="#C0C0C0" height="48">
				<font face="Times New Roman">
				[J3] <span lang="en-us">2007</span></font></td>
				<td bgcolor="#C0C0C0" height="48">
				<p align="justify">
				<b><span lang="EN-US" style="font-family: Times New Roman">Fei 
				Qiao</span></b><span lang="EN-US" style="font-family: Times New Roman">, 
				Huazhong Yang, Dingli Wei, Hui Wang, &quot;<font color="#0000FF"><b>MODIFIED 
				CONDITIONAL-PRECHARGE SENSE-AMPLIFIER-BASED FLIP-FLOP WITH 
				IMPROVED SPEED</b></font>,&quot; Journal of Circuits, Systems and 
				Computers (JCSC), 2007, 16(2): 199-210.</span></td>
			</tr>
	<tr>
		<td width="99%" colspan="3">
		<p align="justify"><font face="Times New Roman"><b>Abstract:<span lang="en-us">
		</span></b>A modified version of conditional-precharge 
		sense-amplifier-based flip-flop (mCP-SAFF)is proposed. By using the 
		differential clocked CMOS (C2MOS) latch with one shared output<span lang="en-us">
		</span>holder and the conditional-precharge modules to simplify the 
		sense-amplifier latch,the mCP-SAFF can achieve a much shorter input to 
		output delay (D-to-Q delay) and<span lang="en-us"> </span>more 
		symmetrical rising/falling delays than those of the original 
		conditional-precharge<span lang="en-us"> </span>sense-amplifier-based 
		flip-flops (CP-SAFF). Post-layout simulation results show that the<span lang="en-us">
		</span>mCP-SAFF, compared with the widely used conventional DFF, does 
		not suffer neither<span lang="en-us"> </span>timing nor area penalties 
		and have achieved up to 34% of power reduction ratio and<span lang="en-us">
		</span>33% of power-delay-product (PDP) reduction ratio, respectively. 
		And the mCP-SAFF<span lang="en-us"> </span>is comparable to the 
		prevailing DFFs with regard to noise immunity performance.</font></p>
		<p align="justify"><font face="Times New Roman"><b>Keywords:</b> Low 
		power; timing constraints; conditional-precharge; DFF.</font></td>
	</tr>
	<tr>
		<td width="99%" colspan="3">
		<table border="0" width="100%" id="table2" cellspacing="0" cellpadding="0">
			<tr>
				<td height="19" colspan="4">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">
				<a href="http://www.worldscinet.com/jcsc/jcsc.shtml">&gt;&gt;DOWNLOAD 
				LINK</a></font></sub></b></td>
			</tr>
			<tr>
				<td height="19" colspan="4"><font face="Times New Roman"><a name="JP_002_2006_ACPSC"></a>
				</font></td>
			</tr>
			<tr>
				<td bgcolor="#C0C0C0" width="5%">　</td>
				<td bgcolor="#C0C0C0" width="10%" colspan="2"><font face="Times New Roman">
				[J2]
				2006</font></td>
				<td bgcolor="#C0C0C0" width="84%">
				<p align="justify"><font face="Times New Roman">
				<b>Fei Qiao</b>, Huazhong Yang, Hui Wang, &quot;</font><font color="#0000FF"><b><font face="Times New Roman"><span lang="EN-US">Low 
				Power Switched-Capacitor Circuits</span></font><span lang="EN-US" style="font-family: Times New Roman"> 
				Powered by AC-Power Supply,</span></b></font><font face="Times New Roman">&quot;
				<b>Chinese Journal of Semiconductors</b>, vol. 27, No. 12, pp. 
				2203-2208, 2006.</font></td>
			</tr>
			<tr>
				<td colspan="2">
				<p>
				<font face="Times New Roman">
				<img border="0" src="ACPSC.gif" width="241" height="238"></font></td>
				<td colspan="2">
				<p class="MsoNormal" style="line-height: 20.0pt; text-autospace: none">
				<font face="Times New Roman"><b><span lang="EN-US">Abstract:</span></b><span lang="EN-US" style="font-family: Times-Bold">
				</span><span lang="EN-US">A novel design method for low power 
				switched-capacitor (SC) circuits is presented. The new SC 
				circuits make the best of the characteristics of 
				switched-capacitor circuits and can be directly powered by 
				alternative-current (AC) power supply; the power consuming OTA 
				is powered OFF during sampling phase. Compared with the 
				traditional direct-current-powered SC (DCPSC) circuits, 
				AC-powered SC (ACPSC) circuits achieve a power saving ratio up 
				to 40% without obvious damage to the settling behavior, which is 
				simulated with CSMC 5-V 0.6-μm technology. Also, the 
				functionality of ACPSC circuits is proven by fabricated chips.</span></font></p>
				<b><span lang="EN-US" style="font-family: Times New Roman">Key 
				words:</span></b><span lang="EN-US" style="font-family: Times New Roman"> 
				Low power circuits</span><span style="font-family: Times New Roman">；</span><span lang="EN-US" style="font-family: Times New Roman">switched-capacitor 
				circuits</span><span style="font-family: Times New Roman">；</span><span lang="EN-US" style="font-family: Times New Roman">AC-Power 
				Supply</span></td>
			</tr>
			<tr>
				<td colspan="4">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">&gt;&gt;<a href="http://www.cnki.net/index.htm">DOWNLOAD 
				LINK</a></font></sub></b></td>
			</tr>
			<tr>
				<td colspan="4"><font face="Times New Roman"><a name="JP_001_2003_LowPowerOPA"></a>
				</font></td>
			</tr>
			<tr>
				<td bgcolor="#C0C0C0" width="5%">　</td>
				<td bgcolor="#C0C0C0" width="10%" colspan="2"><font face="Times New Roman">
				[J1]
				2004</font></td>
				<td bgcolor="#C0C0C0" width="84%">
				<p align="justify">
				<span lang="EN-US" style="font-family: Times New Roman"><b>QIAO 
				Fei,</b> YANG Huazhong, LUO Rong, WANG Hui, &quot;<font color="#0000ff"><b>A 
				Single-Power-Supply CMOS Error Amplifier with Wide Power Supply 
				Range</b>,</font>&quot;</span><span lang="zh-cn" style="font-family: Times New Roman">
				</span><b>
				<span lang="EN-US" style="font-family: Times New Roman">
				Microelectronics</span></b><span lang="EN-US" style="font-family: Times New Roman"><b><font color="#990000"> (Chinese Version)</font></b></span><span lang="zh-cn" style="font-family: Times New Roman"><b>,</b> 
				vol. 34, No. 1, pp. 85-90, Feb. 2004.</span></td>
			</tr>
			<tr>
				<td colspan="4">
				<table border="0" width="100%" id="table3" cellspacing="0" cellpadding="0">
					<tr>
						<td width="250">
						<p align="center">
						<font face="Times New Roman">
						<img border="0" src="PWMOPA.gif" width="250" height="250"></font></td>
						<td><font face="Times New Roman"><b>Abstract:</b> An 
						error amplifier of a system dynamic voltage Scaling chip 
						with single power supply is simulated and fabricated 
						using 
						<img border="0" src="PWMOPA_F1.gif" width="46" height="21"> 
						standard CMOS technology</font><font lang="ZH-CN" face="Times New Roman">（</font><font face="Times New Roman">V<sub>TN0</sub></font><sub><font face="Times New Roman">=0.836V, 
						VTP0=-0.930V</font><font lang="ZH-CN" face="Times New Roman">）</font><font face="Times New Roman">. 
						In addition, the design of the error amplifier is suite 
						to low voltage operations and insensitive to process 
						variations.The amplifier can operate under a large power 
						supply range from 3V to 6V. With the same work loads, 
						the circuit parameters AD=83.1dB</font><font lang="ZH-CN" face="Times New Roman">，</font><font face="Times New Roman">GB=2.4MHz</font><font lang="ZH-CN" face="Times New Roman">，Φ</font><font face="Times New Roman">=</font><font lang="ZH-CN" face="Times New Roman"><img border="0" src="PWMOPA_F2.gif" width="35" height="21">，</font><font face="Times New Roman">PSRR=154.0dB</font><font lang="ZH-CN" face="Times New Roman">，</font><font face="Times New Roman">Sr=<img border="0" src="PWMOPA_F3.gif" width="62" height="21"> 
						are achieved when 
						<img border="0" src="PWMOPA_F4.gif" width="26" height="24">=3V 
						as well as AD=85.1dB</font><font lang="ZH-CN" face="Times New Roman">，</font><font face="Times New Roman">GB=2.4MHz</font><font lang="ZH-CN" face="Times New Roman">，Φ</font><font face="Times New Roman">=</font><font lang="ZH-CN" face="Times New Roman"><img border="0" src="PWMOPA_F5.gif" width="35" height="21">，</font><font face="Times New Roman">PSRR=160.0dB</font><font lang="ZH-CN" face="Times New Roman">，</font><font face="Times New Roman">Sr=<img border="0" src="PWMOPA_F6.gif" width="62" height="21"> 
						when 
						<img border="0" src="PWMOPA_F4.gif" width="26" height="24">=6V</font></sub><p>
						<sub><font face="Times New Roman"><b>Keywords:</b> 
						Analog integrated circuits IP cores, Low voltage, CMOS 
						operational amplifier</font><font lang="ZH-CN" face="Times New Roman">，</font><font face="Times New Roman">PWM 
						chip</font></sub></td>
					</tr>
				</table>
				</td>
			</tr>
			<tr>
				<td colspan="4">
				<p align="center"><b><sub>
				<font color="#0000ff" face="Times New Roman">&gt;&gt;<a href="http://www.cnki.net/index.htm">DOWNLOAD 
				LINK</a></font></sub></b></td>
			</tr>
			<tr>
				<td colspan="4">　</td>
			</tr>
		</table>
		</td>
	</tr>
	<tr>
		<td width="99%" colspan="3"><hr SIZE="3" color="#000000" noshade></td>
	</tr>
	<tr>
		<td colspan="3">
		<p align="center"><b><font size="4" face="Times New Roman">
		<span lang="en-us">Copyright </span>&copy;<span lang="en-us"> 2006 - 2008&nbsp;&nbsp;
		</span>Fei Qiao,<span lang="en-us"> </span>Tsinghua University, Beijing, 
		P<span lang="en-us">.</span>R<span lang="en-us">.</span>C<span lang="en-us">.</span> 
		All rights reserved</font></b><p align="center"><b>
		<font size="4" face="Times New Roman">Last Update :
		<!--webbot bot="Timestamp" S-Type="EDITED" S-Format="%Y-%m-%d" startspan -->2012-04-30<!--webbot bot="Timestamp" endspan i-checksum="12233" --></font></b></td>
	</tr>
	<tr>
		<td bgcolor="#3872AB" colspan="3" background="../banner_bg.gif">　</td>
	</tr>
</table>

</body>

</html>
