{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 16:58:33 2022 " "Info: Processing started: Sun Jun 05 16:58:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yaoping -c yaoping " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yaoping -c yaoping" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 32 104 272 48 "clk" "" } } } } { "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fre_divide:inst1\|divide_25 " "Info: Detected ripple clock \"fre_divide:inst1\|divide_25\" as buffer" {  } { { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } } { "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fre_divide:inst1\|divide_25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fre_divide:inst1\|divide_125 " "Info: Detected ripple clock \"fre_divide:inst1\|divide_125\" as buffer" {  } { { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } } { "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fre_divide:inst1\|divide_125" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fre_divide:inst1\|divide_0 " "Info: Detected ripple clock \"fre_divide:inst1\|divide_0\" as buffer" {  } { { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } } { "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/_tools/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fre_divide:inst1\|divide_0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register t_bottles:inst2\|lpm_counter:cur_h_rtl_2\|dffs\[3\] register t_bottles:inst2\|s_full 40.0 MHz 25.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.0 MHz between source register \"t_bottles:inst2\|lpm_counter:cur_h_rtl_2\|dffs\[3\]\" and destination register \"t_bottles:inst2\|s_full\" (period= 25.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.000 ns + Longest register register " "Info: + Longest register to register delay is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t_bottles:inst2\|lpm_counter:cur_h_rtl_2\|dffs\[3\] 1 REG LC26 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC26; Fanout = 21; REG Node = 't_bottles:inst2\|lpm_counter:cur_h_rtl_2\|dffs\[3\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/_tools/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns t_bottles:inst2\|s_full~21 2 COMB LC21 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC21; Fanout = 1; COMB Node = 't_bottles:inst2\|s_full~21'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] t_bottles:inst2|s_full~21 } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns t_bottles:inst2\|s_full~25 3 COMB LC22 1 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC22; Fanout = 1; COMB Node = 't_bottles:inst2\|s_full~25'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.000 ns" { t_bottles:inst2|s_full~21 t_bottles:inst2|s_full~25 } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 10.000 ns t_bottles:inst2\|s_full~31 4 COMB LC23 1 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 10.000 ns; Loc. = LC23; Fanout = 1; COMB Node = 't_bottles:inst2\|s_full~31'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.000 ns" { t_bottles:inst2|s_full~25 t_bottles:inst2|s_full~31 } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 12.000 ns t_bottles:inst2\|s_full~14 5 COMB LC24 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 12.000 ns; Loc. = LC24; Fanout = 1; COMB Node = 't_bottles:inst2\|s_full~14'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.000 ns" { t_bottles:inst2|s_full~31 t_bottles:inst2|s_full~14 } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 20.000 ns t_bottles:inst2\|s_full 6 REG LC25 2 " "Info: 6: + IC(2.000 ns) + CELL(6.000 ns) = 20.000 ns; Loc. = LC25; Fanout = 2; REG Node = 't_bottles:inst2\|s_full'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { t_bottles:inst2|s_full~14 t_bottles:inst2|s_full } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 80.00 % ) " "Info: Total cell delay = 16.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "20.000 ns" { t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] t_bottles:inst2|s_full~21 t_bottles:inst2|s_full~25 t_bottles:inst2|s_full~31 t_bottles:inst2|s_full~14 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "20.000 ns" { t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] {} t_bottles:inst2|s_full~21 {} t_bottles:inst2|s_full~25 {} t_bottles:inst2|s_full~31 {} t_bottles:inst2|s_full~14 {} t_bottles:inst2|s_full {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 1.000ns 1.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_56 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 32 104 272 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns fre_divide:inst1\|divide_125 2 REG LC92 21 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 21; REG Node = 'fre_divide:inst1\|divide_125'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { clk fre_divide:inst1|divide_125 } "NODE_NAME" } } { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns t_bottles:inst2\|s_full 3 REG LC25 2 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC25; Fanout = 2; REG Node = 't_bottles:inst2\|s_full'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_56 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 32 104 272 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns fre_divide:inst1\|divide_125 2 REG LC92 21 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 21; REG Node = 'fre_divide:inst1\|divide_125'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { clk fre_divide:inst1|divide_125 } "NODE_NAME" } } { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns t_bottles:inst2\|lpm_counter:cur_h_rtl_2\|dffs\[3\] 3 REG LC26 21 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC26; Fanout = 21; REG Node = 't_bottles:inst2\|lpm_counter:cur_h_rtl_2\|dffs\[3\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { fre_divide:inst1|divide_125 t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/_tools/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/_tools/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "20.000 ns" { t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] t_bottles:inst2|s_full~21 t_bottles:inst2|s_full~25 t_bottles:inst2|s_full~31 t_bottles:inst2|s_full~14 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "20.000 ns" { t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] {} t_bottles:inst2|s_full~21 {} t_bottles:inst2|s_full~25 {} t_bottles:inst2|s_full~31 {} t_bottles:inst2|s_full~14 {} t_bottles:inst2|s_full {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 6.000ns 1.000ns 1.000ns 2.000ns 6.000ns } "" } } { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|lpm_counter:cur_h_rtl_2|dffs[3] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "t_bottles:inst2\|s_full bottle_l\[2\] clk 12.000 ns register " "Info: tsu for register \"t_bottles:inst2\|s_full\" (data pin = \"bottle_l\[2\]\", clock pin = \"clk\") is 12.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.000 ns + Longest pin register " "Info: + Longest pin to register delay is 27.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns bottle_l\[2\] 1 PIN PIN_76 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_76; Fanout = 17; PIN Node = 'bottle_l\[2\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bottle_l[2] } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 24 744 912 40 "bottle_l\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns t_bottles:inst2\|s_full~7 2 COMB SEXP18 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP18; Fanout = 1; COMB Node = 't_bottles:inst2\|s_full~7'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.000 ns" { bottle_l[2] t_bottles:inst2|s_full~7 } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns t_bottles:inst2\|s_full~14 3 COMB LC24 1 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC24; Fanout = 1; COMB Node = 't_bottles:inst2\|s_full~14'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.000 ns" { t_bottles:inst2|s_full~7 t_bottles:inst2|s_full~14 } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 27.000 ns t_bottles:inst2\|s_full 4 REG LC25 2 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC25; Fanout = 2; REG Node = 't_bottles:inst2\|s_full'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { t_bottles:inst2|s_full~14 t_bottles:inst2|s_full } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 85.19 % ) " "Info: Total cell delay = 23.000 ns ( 85.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.81 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "27.000 ns" { bottle_l[2] t_bottles:inst2|s_full~7 t_bottles:inst2|s_full~14 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "27.000 ns" { bottle_l[2] {} bottle_l[2]~out {} t_bottles:inst2|s_full~7 {} t_bottles:inst2|s_full~14 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_56 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 32 104 272 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns fre_divide:inst1\|divide_125 2 REG LC92 21 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC92; Fanout = 21; REG Node = 'fre_divide:inst1\|divide_125'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { clk fre_divide:inst1|divide_125 } "NODE_NAME" } } { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns t_bottles:inst2\|s_full 3 REG LC25 2 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC25; Fanout = 2; REG Node = 't_bottles:inst2\|s_full'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "t_bottles.vhd" "" { Text "D:/_Codes/Quartus/project/t_bottles.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "27.000 ns" { bottle_l[2] t_bottles:inst2|s_full~7 t_bottles:inst2|s_full~14 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "27.000 ns" { bottle_l[2] {} bottle_l[2]~out {} t_bottles:inst2|s_full~7 {} t_bottles:inst2|s_full~14 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 6.000ns } "" } } { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_125 t_bottles:inst2|s_full } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_125 {} t_bottles:inst2|s_full {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led3\[3\] switch:inst6\|led3\[0\] 33.000 ns register " "Info: tco from clock \"clk\" to destination pin \"led3\[3\]\" through register \"switch:inst6\|led3\[0\]\" is 33.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_56 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 32 104 272 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns fre_divide:inst1\|divide_25 2 REG LC83 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC83; Fanout = 12; REG Node = 'fre_divide:inst1\|divide_25'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { clk fre_divide:inst1|divide_25 } "NODE_NAME" } } { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns switch:inst6\|led3\[0\] 3 REG LC60 13 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC60; Fanout = 13; REG Node = 'switch:inst6\|led3\[0\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { fre_divide:inst1|divide_25 switch:inst6|led3[0] } "NODE_NAME" } } { "switch.vhd" "" { Text "D:/_Codes/Quartus/project/switch.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_25 switch:inst6|led3[0] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_25 {} switch:inst6|led3[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "switch.vhd" "" { Text "D:/_Codes/Quartus/project/switch.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch:inst6\|led3\[0\] 1 REG LC60 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC60; Fanout = 13; REG Node = 'switch:inst6\|led3\[0\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switch:inst6|led3[0] } "NODE_NAME" } } { "switch.vhd" "" { Text "D:/_Codes/Quartus/project/switch.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns led_7:inst10\|Mux3~14 2 COMB LC109 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC109; Fanout = 1; COMB Node = 'led_7:inst10\|Mux3~14'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { switch:inst6|led3[0] led_7:inst10|Mux3~14 } "NODE_NAME" } } { "led_7.vhd" "" { Text "D:/_Codes/Quartus/project/led_7.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns led3\[3\] 3 PIN PIN_70 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 'led3\[3\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.000 ns" { led_7:inst10|Mux3~14 led3[3] } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { -32 1672 1848 -16 "led3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "13.000 ns" { switch:inst6|led3[0] led_7:inst10|Mux3~14 led3[3] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "13.000 ns" { switch:inst6|led3[0] {} led_7:inst10|Mux3~14 {} led3[3] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_25 switch:inst6|led3[0] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_25 {} switch:inst6|led3[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "13.000 ns" { switch:inst6|led3[0] led_7:inst10|Mux3~14 led3[3] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "13.000 ns" { switch:inst6|led3[0] {} led_7:inst10|Mux3~14 {} led3[3] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "switch:inst6\|led1\[0\] mode\[0\] clk 13.000 ns register " "Info: th for register \"switch:inst6\|led1\[0\]\" (data pin = \"mode\[0\]\", clock pin = \"clk\") is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 19.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_56 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_56; Fanout = 17; CLK Node = 'clk'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 32 104 272 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns fre_divide:inst1\|divide_25 2 REG LC83 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC83; Fanout = 12; REG Node = 'fre_divide:inst1\|divide_25'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.000 ns" { clk fre_divide:inst1|divide_25 } "NODE_NAME" } } { "fre_divide.vhd" "" { Text "D:/_Codes/Quartus/project/fre_divide.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns switch:inst6\|led1\[0\] 3 REG LC20 13 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC20; Fanout = 13; REG Node = 'switch:inst6\|led1\[0\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { fre_divide:inst1|divide_25 switch:inst6|led1[0] } "NODE_NAME" } } { "switch.vhd" "" { Text "D:/_Codes/Quartus/project/switch.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_25 switch:inst6|led1[0] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_25 {} switch:inst6|led1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "switch.vhd" "" { Text "D:/_Codes/Quartus/project/switch.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns mode\[0\] 1 PIN PIN_4 40 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_4; Fanout = 40; PIN Node = 'mode\[0\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "Block.bdf" "" { Schematic "D:/_Codes/Quartus/project/Block.bdf" { { 120 992 1160 136 "mode\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns switch:inst6\|led1\[0\] 2 REG LC20 13 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC20; Fanout = 13; REG Node = 'switch:inst6\|led1\[0\]'" {  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "8.000 ns" { mode[0] switch:inst6|led1[0] } "NODE_NAME" } } { "switch.vhd" "" { Text "D:/_Codes/Quartus/project/switch.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.000 ns" { mode[0] switch:inst6|led1[0] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "10.000 ns" { mode[0] {} mode[0]~out {} switch:inst6|led1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "19.000 ns" { clk fre_divide:inst1|divide_25 switch:inst6|led1[0] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "19.000 ns" { clk {} clk~out {} fre_divide:inst1|divide_25 {} switch:inst6|led1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/_tools/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "10.000 ns" { mode[0] switch:inst6|led1[0] } "NODE_NAME" } } { "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/_tools/quartus/quartus/bin64/Technology_Viewer.qrui" "10.000 ns" { mode[0] {} mode[0]~out {} switch:inst6|led1[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4358 " "Info: Peak virtual memory: 4358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 16:58:34 2022 " "Info: Processing ended: Sun Jun 05 16:58:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
