#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Mar  2 23:02:24 2016
# Process ID: 7601
# Log file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_2/planAhead.log
# Journal file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/cyrille/projetS4/clock_vhdl/pa.fromNcd.tcl
# create_project -name projetS4 -dir "/home/cyrille/projetS4/clock_vhdl/planAhead_run_2" -part xc3s100ecp132-4
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/cyrille/projetS4/clock_vhdl/principal.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/cyrille/projetS4/clock_vhdl} }
# set_property target_constrs_file "principal.ucf" [current_fileset -constrset]
Adding file '/home/cyrille/projetS4/clock_vhdl/principal.ucf' to fileset 'constrs_1'
# add_files [list {principal.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design principal.ngc ...
WARNING:NetListWriters:298 - No output is written to principal.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file principal.edif ...
ngc2edif: Total memory usage is 104220 kilobytes

Parsing EDIF File [./planAhead_run_2/projetS4.data/cache/principal_ngc_85280110.edif]
Finished Parsing EDIF File [./planAhead_run_2/projetS4.data/cache/principal_ngc_85280110.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/cyrille/projetS4/clock_vhdl/principal.ucf]
Finished Parsing UCF File [/home/cyrille/projetS4/clock_vhdl/principal.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ef92564d
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2785.742 ; gain = 103.602
# read_xdl -file "/home/cyrille/projetS4/clock_vhdl/principal.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s100e.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "principal" is an NCD, version 3.2, device xc3s100e, package cp132, speed -4
Successfully converted design '/home/cyrille/projetS4/clock_vhdl/principal.ncd' to '/home/cyrille/projetS4/clock_vhdl/principal.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /home/cyrille/projetS4/clock_vhdl/principal.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/cyrille/projetS4/clock_vhdl/principal.ncd
INFO: [Designutils 20-671] Placed 340 instances
read_xdl: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2785.742 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "/home/cyrille/projetS4/clock_vhdl/principal.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/cyrille/projetS4/clock_vhdl/principal.twx\": $eInfo"
# }
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/cyrille/projetS4/clock_vhdl/planAhead_pid7601.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar  2 23:05:08 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
