INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab2/lab2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab2/lab2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/quick/Desktop/UTSAfall2024/DSD/projects/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
