read_verilog ../top_if.v
synth -top top
stat
