{
  "DESIGN_NAME": "column_decoder",
  "VERILOG_FILES": [
    "../column_decoder.v"
  ],

  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 300 300",
  "CORE_AREA": "10 10 290 290"
}

