0.7
2020.2
May 21 2025
22:59:56
/home/intern/FPGA_Projects/Refactor_top_level.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/intern/FPGA_Projects/Refactor_top_level.srcs/sim_1/new/testbench.v,1756491330,verilog,,,,testbench,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/coordinator.v,1756495602,verilog,,/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/root_coordinator.v,,coordinator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/root_coordinator.v,1756490450,verilog,,/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/simulator.v,,root_coordinator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/simulator.v,1756490665,verilog,,/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/top_level.v,,simulator,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
/home/intern/FPGA_Projects/Refactor_top_level.srcs/sources_1/new/top_level.v,1756490453,verilog,,/home/intern/FPGA_Projects/Refactor_top_level.srcs/sim_1/new/testbench.v,,top_level,,,../../../../../Xilinx/2025.1/data/rsb/busdef,,,,,
