xst -intstyle ise -filter "F:/jiaweiwei/Project/complex_abs_power2_18/iseconfig/filter.filter" -ifn "F:/jiaweiwei/Project/complex_abs_power2_18/complex_abs_power2_18.xst" -ofn "F:/jiaweiwei/Project/complex_abs_power2_18/complex_abs_power2_18.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ip -nt timestamp -i -p xc6slx100t-fgg484-3 complex_abs_power2_18.ngc complex_abs_power2_18.ngd  
map -filter "iseconfig/filter.filter" -intstyle ise -p xc6slx100t-fgg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o complex_abs_power2_18_map.ncd complex_abs_power2_18.ngd complex_abs_power2_18.pcf 
par -filter "iseconfig/filter.filter" -w -intstyle ise -ol high -mt off complex_abs_power2_18_map.ncd complex_abs_power2_18.ncd complex_abs_power2_18.pcf 
trce -filter F:/jiaweiwei/Project/complex_abs_power2_18/iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml complex_abs_power2_18.twx complex_abs_power2_18.ncd -o complex_abs_power2_18.twr complex_abs_power2_18.pcf 
xst -intstyle ise -filter "F:/jiaweiwei/Project/complex_abs_power2_18/iseconfig/filter.filter" -ifn "F:/jiaweiwei/Project/complex_abs_power2_18/complex_abs_power2_18.xst" -ofn "F:/jiaweiwei/Project/complex_abs_power2_18/complex_abs_power2_18.syr" 
xst -intstyle ise -filter "D:/Verilog/complex_abs_power2_18/iseconfig/filter.filter" -ifn "D:/Verilog/complex_abs_power2_18/complex_abs_power2_18.xst" -ofn "D:/Verilog/complex_abs_power2_18/complex_abs_power2_18.syr" 
xst -intstyle ise -filter "D:/Verilog/complex_abs_power2_18/iseconfig/filter.filter" -ifn "D:/Verilog/complex_abs_power2_18/complex_abs_power2_18.xst" -ofn "D:/Verilog/complex_abs_power2_18/complex_abs_power2_18.syr" 
