{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575327138001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575327138003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 19:52:17 2019 " "Processing started: Mon Dec  2 19:52:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575327138003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327138003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327138003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575327138276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575327138277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_final-arq_projeto_final " "Found design unit 1: projeto_final-arq_projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154914 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_final " "Found entity 1: projeto_final" {  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_operacoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada_operacoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada_operacoes-arq_entrada_operacoes " "Found design unit 1: entrada_operacoes-arq_entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154915 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada_operacoes " "Found entity 1: entrada_operacoes" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-arq_saida " "Found design unit 1: saida-arq_saida" {  } { { "saida.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154916 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arq_ula " "Found design unit 1: ula-arq_ula" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154917 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154917 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acesso_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acesso_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acesso_ram-arq_acesso_ram " "Found design unit 1: acesso_ram-arq_acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154918 ""} { "Info" "ISGN_ENTITY_NAME" "1 acesso_ram " "Found entity 1: acesso_ram" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-arq_display " "Found design unit 1: display-arq_display" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154919 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arq_decodificador " "Found design unit 1: decodificador-arq_decodificador" {  } { { "decodificador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154920 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-arq_banco_regs " "Found design unit 1: banco_regs-arq_banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154921 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-arq_regs " "Found design unit 1: registrador-arq_regs" {  } { { "registrador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154921 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327154921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327154921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_final " "Elaborating entity \"projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575327155000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_operacoes entrada_operacoes:entrada " "Elaborating entity \"entrada_operacoes\" for hierarchy \"entrada_operacoes:entrada\"" {  } { { "projeto_final.vhd" "entrada" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acesso_ram acesso_ram:acesso " "Elaborating entity \"acesso_ram\" for hierarchy \"acesso_ram:acesso\"" {  } { { "projeto_final.vhd" "acesso" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155006 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor_reg acesso_ram.vhd(83) " "VHDL Process Statement warning at acesso_ram.vhd(83): signal \"seletor_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor_reg acesso_ram.vhd(85) " "VHDL Process Statement warning at acesso_ram.vhd(85): signal \"seletor_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor_reg acesso_ram.vhd(87) " "VHDL Process Statement warning at acesso_ram.vhd(87): signal \"seletor_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada acesso_ram.vhd(93) " "VHDL Process Statement warning at acesso_ram.vhd(93): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada acesso_ram.vhd(94) " "VHDL Process Statement warning at acesso_ram.vhd(94): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operacao acesso_ram.vhd(100) " "VHDL Process Statement warning at acesso_ram.vhd(100): signal \"operacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operacao acesso_ram.vhd(101) " "VHDL Process Statement warning at acesso_ram.vhd(101): signal \"operacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb acesso_ram.vhd(105) " "VHDL Process Statement warning at acesso_ram.vhd(105): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(106) " "VHDL Process Statement warning at acesso_ram.vhd(106): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(107) " "VHDL Process Statement warning at acesso_ram.vhd(107): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rc acesso_ram.vhd(110) " "VHDL Process Statement warning at acesso_ram.vhd(110): signal \"rc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(111) " "VHDL Process Statement warning at acesso_ram.vhd(111): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(112) " "VHDL Process Statement warning at acesso_ram.vhd(112): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155009 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra acesso_ram.vhd(115) " "VHDL Process Statement warning at acesso_ram.vhd(115): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(116) " "VHDL Process Statement warning at acesso_ram.vhd(116): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(118) " "VHDL Process Statement warning at acesso_ram.vhd(118): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operacao acesso_ram.vhd(120) " "VHDL Process Statement warning at acesso_ram.vhd(120): signal \"operacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb acesso_ram.vhd(124) " "VHDL Process Statement warning at acesso_ram.vhd(124): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(125) " "VHDL Process Statement warning at acesso_ram.vhd(125): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(126) " "VHDL Process Statement warning at acesso_ram.vhd(126): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante acesso_ram.vhd(128) " "VHDL Process Statement warning at acesso_ram.vhd(128): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante acesso_ram.vhd(129) " "VHDL Process Statement warning at acesso_ram.vhd(129): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra acesso_ram.vhd(132) " "VHDL Process Statement warning at acesso_ram.vhd(132): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(133) " "VHDL Process Statement warning at acesso_ram.vhd(133): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(135) " "VHDL Process Statement warning at acesso_ram.vhd(135): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operacao acesso_ram.vhd(137) " "VHDL Process Statement warning at acesso_ram.vhd(137): signal \"operacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb acesso_ram.vhd(141) " "VHDL Process Statement warning at acesso_ram.vhd(141): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(142) " "VHDL Process Statement warning at acesso_ram.vhd(142): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(143) " "VHDL Process Statement warning at acesso_ram.vhd(143): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra acesso_ram.vhd(146) " "VHDL Process Statement warning at acesso_ram.vhd(146): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(147) " "VHDL Process Statement warning at acesso_ram.vhd(147): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(149) " "VHDL Process Statement warning at acesso_ram.vhd(149): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operacao acesso_ram.vhd(151) " "VHDL Process Statement warning at acesso_ram.vhd(151): signal \"operacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155010 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb acesso_ram.vhd(155) " "VHDL Process Statement warning at acesso_ram.vhd(155): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(156) " "VHDL Process Statement warning at acesso_ram.vhd(156): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(157) " "VHDL Process Statement warning at acesso_ram.vhd(157): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante acesso_ram.vhd(159) " "VHDL Process Statement warning at acesso_ram.vhd(159): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante acesso_ram.vhd(160) " "VHDL Process Statement warning at acesso_ram.vhd(160): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(163) " "VHDL Process Statement warning at acesso_ram.vhd(163): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra acesso_ram.vhd(165) " "VHDL Process Statement warning at acesso_ram.vhd(165): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_ram acesso_ram.vhd(166) " "VHDL Process Statement warning at acesso_ram.vhd(166): signal \"data_out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_ram acesso_ram.vhd(168) " "VHDL Process Statement warning at acesso_ram.vhd(168): signal \"data_out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operacao acesso_ram.vhd(170) " "VHDL Process Statement warning at acesso_ram.vhd(170): signal \"operacao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ra acesso_ram.vhd(174) " "VHDL Process Statement warning at acesso_ram.vhd(174): signal \"ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(175) " "VHDL Process Statement warning at acesso_ram.vhd(175): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(176) " "VHDL Process Statement warning at acesso_ram.vhd(176): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante acesso_ram.vhd(178) " "VHDL Process Statement warning at acesso_ram.vhd(178): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "constante acesso_ram.vhd(179) " "VHDL Process Statement warning at acesso_ram.vhd(179): signal \"constante\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(181) " "VHDL Process Statement warning at acesso_ram.vhd(181): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ula acesso_ram.vhd(182) " "VHDL Process Statement warning at acesso_ram.vhd(182): signal \"s_ula\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb acesso_ram.vhd(185) " "VHDL Process Statement warning at acesso_ram.vhd(185): signal \"rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(186) " "VHDL Process Statement warning at acesso_ram.vhd(186): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saida_brg acesso_ram.vhd(188) " "VHDL Process Statement warning at acesso_ram.vhd(188): signal \"saida_brg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seletor_brg acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"seletor_brg\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155011 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "entrada_brg acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"entrada_brg\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor_display acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"valor_display\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ler_escrever_brg acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"ler_escrever_brg\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_ula acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"a_ula\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_ula acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"b_ula\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_ram acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"addr_ram\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren_ram acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"wren_ram\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in_ram acesso_ram.vhd(69) " "VHDL Process Statement warning at acesso_ram.vhd(69): inferring latch(es) for signal or variable \"data_in_ram\", which holds its previous value in one or more paths through the process" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[0\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[1\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[2\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[3\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[3\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[4\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[4\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[5\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[5\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[6\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[6\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[7\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[7\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[8\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[8\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[9\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[9\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[10\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[10\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[11\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[11\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[12\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[12\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[13\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[13\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[14\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[14\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in_ram\[15\] acesso_ram.vhd(69) " "Inferred latch for \"data_in_ram\[15\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren_ram acesso_ram.vhd(69) " "Inferred latch for \"wren_ram\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155012 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[0\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[1\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[2\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[3\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[3\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[4\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[4\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[5\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[5\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[6\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[6\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[7\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[7\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[8\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[8\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[9\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[9\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[10\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[10\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[11\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[11\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[12\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[12\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[13\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[13\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[14\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[14\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_ram\[15\] acesso_ram.vhd(69) " "Inferred latch for \"addr_ram\[15\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[0\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[1\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[2\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[3\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[3\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[4\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[4\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[5\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[5\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[6\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[6\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[7\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[7\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[8\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[8\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155013 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[9\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[9\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[10\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[10\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[11\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[11\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[12\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[12\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[13\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[13\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[14\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[14\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_ula\[15\] acesso_ram.vhd(69) " "Inferred latch for \"b_ula\[15\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[0\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[1\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[2\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[3\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[3\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[4\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[4\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[5\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[5\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[6\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[6\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[7\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[7\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[8\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[8\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[9\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[9\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[10\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[10\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[11\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[11\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[12\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[12\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[13\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[13\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[14\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[14\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ula\[15\] acesso_ram.vhd(69) " "Inferred latch for \"a_ula\[15\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ler_escrever_brg acesso_ram.vhd(69) " "Inferred latch for \"ler_escrever_brg\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[0\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[1\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[2\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155014 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[3\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[3\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[4\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[4\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[5\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[5\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[6\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[6\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[7\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[7\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[8\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[8\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[9\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[9\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[10\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[10\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[11\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[11\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[12\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[12\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[13\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[13\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[14\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[14\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_display\[15\] acesso_ram.vhd(69) " "Inferred latch for \"valor_display\[15\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[0\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[1\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[2\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[3\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[3\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[4\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[4\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[5\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[5\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[6\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[6\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[7\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[7\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[8\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[8\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[9\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[9\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[10\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[10\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[11\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[11\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[12\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[12\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155015 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[13\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[13\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[14\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[14\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "entrada_brg\[15\] acesso_ram.vhd(69) " "Inferred latch for \"entrada_brg\[15\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor_brg\[0\] acesso_ram.vhd(69) " "Inferred latch for \"seletor_brg\[0\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor_brg\[1\] acesso_ram.vhd(69) " "Inferred latch for \"seletor_brg\[1\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 "|projeto_final|acesso_ram:acesso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seletor_brg\[2\] acesso_ram.vhd(69) " "Inferred latch for \"seletor_brg\[2\]\" at acesso_ram.vhd(69)" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 "|projeto_final|acesso_ram:acesso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram acesso_ram:acesso\|ram:map_ram " "Elaborating entity \"ram\" for hierarchy \"acesso_ram:acesso\|ram:map_ram\"" {  } { { "acesso_ram.vhd" "map_ram" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula acesso_ram:acesso\|ula:map_ula " "Elaborating entity \"ula\" for hierarchy \"acesso_ram:acesso\|ula:map_ula\"" {  } { { "acesso_ram.vhd" "map_ula" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ula.vhd(17) " "VHDL Process Statement warning at ula.vhd(17): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] ula.vhd(17) " "Inferred latch for \"s\[0\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] ula.vhd(17) " "Inferred latch for \"s\[1\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] ula.vhd(17) " "Inferred latch for \"s\[2\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] ula.vhd(17) " "Inferred latch for \"s\[3\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ula.vhd(17) " "Inferred latch for \"s\[4\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ula.vhd(17) " "Inferred latch for \"s\[5\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ula.vhd(17) " "Inferred latch for \"s\[6\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ula.vhd(17) " "Inferred latch for \"s\[7\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] ula.vhd(17) " "Inferred latch for \"s\[8\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] ula.vhd(17) " "Inferred latch for \"s\[9\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] ula.vhd(17) " "Inferred latch for \"s\[10\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] ula.vhd(17) " "Inferred latch for \"s\[11\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] ula.vhd(17) " "Inferred latch for \"s\[12\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] ula.vhd(17) " "Inferred latch for \"s\[13\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] ula.vhd(17) " "Inferred latch for \"s\[14\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] ula.vhd(17) " "Inferred latch for \"s\[15\]\" at ula.vhd(17)" {  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155020 "|projeto_final|acesso_ram:acesso|ula:map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs acesso_ram:acesso\|banco_regs:map_banco_regs " "Elaborating entity \"banco_regs\" for hierarchy \"acesso_ram:acesso\|banco_regs:map_banco_regs\"" {  } { { "acesso_ram.vhd" "map_banco_regs" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(52) " "VHDL Process Statement warning at banco_regs.vhd(52): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1 banco_regs.vhd(56) " "VHDL Process Statement warning at banco_regs.vhd(56): signal \"reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(58) " "VHDL Process Statement warning at banco_regs.vhd(58): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2 banco_regs.vhd(62) " "VHDL Process Statement warning at banco_regs.vhd(62): signal \"reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(64) " "VHDL Process Statement warning at banco_regs.vhd(64): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg3 banco_regs.vhd(68) " "VHDL Process Statement warning at banco_regs.vhd(68): signal \"reg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(70) " "VHDL Process Statement warning at banco_regs.vhd(70): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg4 banco_regs.vhd(74) " "VHDL Process Statement warning at banco_regs.vhd(74): signal \"reg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(76) " "VHDL Process Statement warning at banco_regs.vhd(76): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg5 banco_regs.vhd(80) " "VHDL Process Statement warning at banco_regs.vhd(80): signal \"reg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(82) " "VHDL Process Statement warning at banco_regs.vhd(82): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg6 banco_regs.vhd(86) " "VHDL Process Statement warning at banco_regs.vhd(86): signal \"reg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(88) " "VHDL Process Statement warning at banco_regs.vhd(88): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg7 banco_regs.vhd(92) " "VHDL Process Statement warning at banco_regs.vhd(92): signal \"reg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seletor banco_regs.vhd(94) " "VHDL Process Statement warning at banco_regs.vhd(94): signal \"seletor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg8 banco_regs.vhd(98) " "VHDL Process Statement warning at banco_regs.vhd(98): signal \"reg8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registrador_escolhido banco_regs.vhd(45) " "VHDL Process Statement warning at banco_regs.vhd(45): inferring latch(es) for signal or variable \"registrador_escolhido\", which holds its previous value in one or more paths through the process" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida banco_regs.vhd(45) " "VHDL Process Statement warning at banco_regs.vhd(45): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] banco_regs.vhd(45) " "Inferred latch for \"saida\[0\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] banco_regs.vhd(45) " "Inferred latch for \"saida\[1\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] banco_regs.vhd(45) " "Inferred latch for \"saida\[2\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155023 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] banco_regs.vhd(45) " "Inferred latch for \"saida\[3\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] banco_regs.vhd(45) " "Inferred latch for \"saida\[4\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] banco_regs.vhd(45) " "Inferred latch for \"saida\[5\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] banco_regs.vhd(45) " "Inferred latch for \"saida\[6\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] banco_regs.vhd(45) " "Inferred latch for \"saida\[7\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] banco_regs.vhd(45) " "Inferred latch for \"saida\[8\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] banco_regs.vhd(45) " "Inferred latch for \"saida\[9\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] banco_regs.vhd(45) " "Inferred latch for \"saida\[10\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] banco_regs.vhd(45) " "Inferred latch for \"saida\[11\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] banco_regs.vhd(45) " "Inferred latch for \"saida\[12\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] banco_regs.vhd(45) " "Inferred latch for \"saida\[13\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] banco_regs.vhd(45) " "Inferred latch for \"saida\[14\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] banco_regs.vhd(45) " "Inferred latch for \"saida\[15\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[0\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[0\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[1\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[1\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[2\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[2\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[3\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[3\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[4\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[4\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[5\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[5\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[6\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[6\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_escolhido\[7\] banco_regs.vhd(45) " "Inferred latch for \"registrador_escolhido\[7\]\" at banco_regs.vhd(45)" {  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327155024 "|projeto_final|acesso_ram:acesso|banco_regs:map_banco_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador:r1 " "Elaborating entity \"registrador\" for hierarchy \"acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador:r1\"" {  } { { "banco_regs.vhd" "r1" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida saida:s " "Elaborating entity \"saida\" for hierarchy \"saida:s\"" {  } { { "projeto_final.vhd" "s" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador saida:s\|decodificador:decod " "Elaborating entity \"decodificador\" for hierarchy \"saida:s\|decodificador:decod\"" {  } { { "saida.vhd" "decod" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/saida.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display saida:s\|decodificador:decod\|display:display1 " "Elaborating entity \"display\" for hierarchy \"saida:s\|decodificador:decod\|display:display1\"" {  } { { "decodificador.vhd" "display1" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/decodificador.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155040 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(54) " "VHDL Process Statement warning at display.vhd(54): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(55) " "VHDL Process Statement warning at display.vhd(55): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(56) " "VHDL Process Statement warning at display.vhd(56): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(57) " "VHDL Process Statement warning at display.vhd(57): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(58) " "VHDL Process Statement warning at display.vhd(58): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(59) " "VHDL Process Statement warning at display.vhd(59): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s display.vhd(60) " "VHDL Process Statement warning at display.vhd(60): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/display.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575327155041 "|projeto_final|saida:s|decodificador:decod|display:display1"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "acesso_ram:acesso\|ram:map_ram\|ram_image_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"acesso_ram:acesso\|ram:map_ram\|ram_image_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/projeto_final.ram0_ram_ee9e295a.hdl.mif " "Parameter INIT_FILE set to db/projeto_final.ram0_ram_ee9e295a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575327155837 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575327155837 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575327155837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0 " "Elaborated megafunction instantiation \"acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327155924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0 " "Instantiated megafunction \"acesso_ram:acesso\|ram:map_ram\|altsyncram:ram_image_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/projeto_final.ram0_ram_ee9e295a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/projeto_final.ram0_ram_ee9e295a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575327155925 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575327155925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fd1 " "Found entity 1: altsyncram_2fd1" {  } { { "db/altsyncram_2fd1.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/altsyncram_2fd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327156016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327156016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327156078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327156078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327156131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327156131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575327156188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327156188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[0\] " "Latch acesso_ram:acesso\|valor_display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156723 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[1\] " "Latch acesso_ram:acesso\|valor_display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156723 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[2\] " "Latch acesso_ram:acesso\|valor_display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156723 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[3\] " "Latch acesso_ram:acesso\|valor_display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156723 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[4\] " "Latch acesso_ram:acesso\|valor_display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[5\] " "Latch acesso_ram:acesso\|valor_display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[6\] " "Latch acesso_ram:acesso\|valor_display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[7\] " "Latch acesso_ram:acesso\|valor_display\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[8\] " "Latch acesso_ram:acesso\|valor_display\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[9\] " "Latch acesso_ram:acesso\|valor_display\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[10\] " "Latch acesso_ram:acesso\|valor_display\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[11\] " "Latch acesso_ram:acesso\|valor_display\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[12\] " "Latch acesso_ram:acesso\|valor_display\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156724 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[13\] " "Latch acesso_ram:acesso\|valor_display\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[14\] " "Latch acesso_ram:acesso\|valor_display\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|valor_display\[15\] " "Latch acesso_ram:acesso\|valor_display\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[0\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[1\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[2\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[3\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[4\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156725 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[5\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[6\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[7\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[8\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[9\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[10\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[11\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[12\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156726 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[13\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[14\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ula:map_ula\|s\[15\] " "Latch acesso_ram:acesso\|ula:map_ula\|s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[3\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|seletor_brg\[1\] " "Latch acesso_ram:acesso\|seletor_brg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|seletor_brg\[2\] " "Latch acesso_ram:acesso\|seletor_brg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|seletor_brg\[0\] " "Latch acesso_ram:acesso\|seletor_brg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|ler_escrever_brg " "Latch acesso_ram:acesso\|ler_escrever_brg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[0\] " "Latch acesso_ram:acesso\|b_ula\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156727 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[4\] " "Latch acesso_ram:acesso\|b_ula\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156728 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[5\] " "Latch acesso_ram:acesso\|b_ula\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156728 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[3\] " "Latch acesso_ram:acesso\|b_ula\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156728 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[2\] " "Latch acesso_ram:acesso\|b_ula\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156728 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[1\] " "Latch acesso_ram:acesso\|b_ula\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156728 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|wren_ram " "Latch acesso_ram:acesso\|wren_ram has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[0\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[0\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156728 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[6\] " "Latch acesso_ram:acesso\|b_ula\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[7\] " "Latch acesso_ram:acesso\|b_ula\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[8\] " "Latch acesso_ram:acesso\|b_ula\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[9\] " "Latch acesso_ram:acesso\|b_ula\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[10\] " "Latch acesso_ram:acesso\|b_ula\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[11\] " "Latch acesso_ram:acesso\|b_ula\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[12\] " "Latch acesso_ram:acesso\|b_ula\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[13\] " "Latch acesso_ram:acesso\|b_ula\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156729 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[14\] " "Latch acesso_ram:acesso\|b_ula\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|b_ula\[15\] " "Latch acesso_ram:acesso\|b_ula\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|operacao\[2\] " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[0\] " "Latch acesso_ram:acesso\|entrada_brg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[1\] " "Latch acesso_ram:acesso\|entrada_brg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[2\] " "Latch acesso_ram:acesso\|entrada_brg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[3\] " "Latch acesso_ram:acesso\|entrada_brg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[4\] " "Latch acesso_ram:acesso\|entrada_brg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[5\] " "Latch acesso_ram:acesso\|entrada_brg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156730 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[6\] " "Latch acesso_ram:acesso\|entrada_brg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[7\] " "Latch acesso_ram:acesso\|entrada_brg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[8\] " "Latch acesso_ram:acesso\|entrada_brg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[9\] " "Latch acesso_ram:acesso\|entrada_brg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[10\] " "Latch acesso_ram:acesso\|entrada_brg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[11\] " "Latch acesso_ram:acesso\|entrada_brg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[12\] " "Latch acesso_ram:acesso\|entrada_brg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[13\] " "Latch acesso_ram:acesso\|entrada_brg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[14\] " "Latch acesso_ram:acesso\|entrada_brg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156731 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "acesso_ram:acesso\|entrada_brg\[15\] " "Latch acesso_ram:acesso\|entrada_brg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entrada_operacoes:entrada\|ler_valor " "Ports D and ENA on the latch are fed by the same signal entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575327156732 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575327156732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575327157546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575327161100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575327161100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1127 " "Implemented 1127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575327162020 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575327162020 ""} { "Info" "ICUT_CUT_TM_LCELLS" "931 " "Implemented 931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575327162020 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575327162020 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575327162020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575327162046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 19:52:42 2019 " "Processing ended: Mon Dec  2 19:52:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575327162046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575327162046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575327162046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575327162046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575327164947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575327164948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 19:52:43 2019 " "Processing started: Mon Dec  2 19:52:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575327164948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575327164948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575327164948 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575327165522 ""}
{ "Info" "0" "" "Project  = projeto_final" {  } {  } 0 0 "Project  = projeto_final" 0 0 "Fitter" 0 0 1575327165523 ""}
{ "Info" "0" "" "Revision = projeto_final" {  } {  } 0 0 "Revision = projeto_final" 0 0 "Fitter" 0 0 1575327165533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575327165769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575327165770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_final EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"projeto_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575327165797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575327165947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575327165947 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575327166872 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575327166911 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575327167529 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575327167529 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575327167587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575327167587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575327167587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575327167587 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575327167587 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575327167587 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575327167605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575327167995 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 68 " "No exact pin location assignment(s) for 16 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1575327169135 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "141 " "The Timing Analyzer is analyzing 141 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575327169961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_final.sdc " "Synopsys Design Constraints File file not found: 'projeto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575327169964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575327169965 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acesso\|b_ula\[0\]~1  from: datab  to: combout " "Cell: acesso\|b_ula\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575327170002 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575327170002 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575327170019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575327170020 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575327170022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada_operacoes:entrada\|ler_valor " "Destination node entrada_operacoes:entrada\|ler_valor" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575327170278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada_operacoes:entrada\|resetar " "Destination node entrada_operacoes:entrada\|resetar" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575327170278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada_operacoes:entrada\|operacao\[2\] " "Destination node entrada_operacoes:entrada\|operacao\[2\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575327170278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada_operacoes:entrada\|operacao\[3\] " "Destination node entrada_operacoes:entrada\|operacao\[3\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575327170278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "entrada_operacoes:entrada\|operacao\[1\] " "Destination node entrada_operacoes:entrada\|operacao\[1\]" {  } { { "entrada_operacoes.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/entrada_operacoes.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575327170278 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575327170278 ""}  } { { "projeto_final.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/projeto_final.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170278 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|valor_display\[15\]~6  " "Automatically promoted node acesso_ram:acesso\|valor_display\[15\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|data_in_ram\[1\]~1  " "Automatically promoted node acesso_ram:acesso\|data_in_ram\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acesso_ram:acesso\|data_in_ram\[1\]~2 " "Destination node acesso_ram:acesso\|data_in_ram\[1\]~2" {  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|a_ula\[0\]~0  " "Automatically promoted node acesso_ram:acesso\|a_ula\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|b_ula\[0\]~1  " "Automatically promoted node acesso_ram:acesso\|b_ula\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|banco_regs:map_banco_regs\|saida\[15\]~5  " "Automatically promoted node acesso_ram:acesso\|banco_regs:map_banco_regs\|saida\[15\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|data_in_ram\[1\]~2  " "Automatically promoted node acesso_ram:acesso\|data_in_ram\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|entrada_brg\[0\]~2  " "Automatically promoted node acesso_ram:acesso\|entrada_brg\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "acesso_ram.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/acesso_ram.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|ula:map_ula\|s\[15\]~169  " "Automatically promoted node acesso_ram:acesso\|ula:map_ula\|s\[15\]~169 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "ula.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/ula.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador_escolhido\[0\]~1  " "Automatically promoted node acesso_ram:acesso\|banco_regs:map_banco_regs\|registrador_escolhido\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575327170279 ""}  } { { "banco_regs.vhd" "" { Text "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/banco_regs.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575327170279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575327171036 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575327171039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575327171040 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575327171044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575327171048 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575327171051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575327171051 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575327171052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575327171227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575327171229 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575327171229 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1575327171274 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1575327171274 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575327171274 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 67 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1575327171276 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1575327171276 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575327171276 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575327171784 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575327171904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575327176839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575327177512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575327177621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575327195905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575327195905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575327196526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575327207446 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575327207446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575327225122 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575327225122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575327225126 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.04 " "Total time spent on timing analysis during the Fitter is 4.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575327225403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575327225443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575327226151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575327226152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575327226768 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575327227750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/output_files/projeto_final.fit.smsg " "Generated suppressed messages file /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/output_files/projeto_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575327228949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1717 " "Peak virtual memory: 1717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575327229872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 19:53:49 2019 " "Processing ended: Mon Dec  2 19:53:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575327229872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575327229872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575327229872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575327229872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575327232710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575327232711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 19:53:52 2019 " "Processing started: Mon Dec  2 19:53:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575327232711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575327232711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575327232711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575327233128 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575327237752 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575327237935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575327238566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 19:53:58 2019 " "Processing ended: Mon Dec  2 19:53:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575327238566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575327238566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575327238566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575327238566 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575327239105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575327240412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575327240413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 19:53:59 2019 " "Processing started: Mon Dec  2 19:53:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575327240413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575327240413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_final -c projeto_final " "Command: quartus_sta projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575327240413 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575327240493 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575327240716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575327240716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327240827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327240827 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "141 " "The Timing Analyzer is analyzing 141 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575327241629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_final.sdc " "Synopsys Design Constraints File file not found: 'projeto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575327241671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327241671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575327241681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada_operacoes:entrada\|executar_operacao entrada_operacoes:entrada\|executar_operacao " "create_clock -period 1.000 -name entrada_operacoes:entrada\|executar_operacao entrada_operacoes:entrada\|executar_operacao" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575327241681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name acesso_ram:acesso\|ler_escrever_brg acesso_ram:acesso\|ler_escrever_brg " "create_clock -period 1.000 -name acesso_ram:acesso\|ler_escrever_brg acesso_ram:acesso\|ler_escrever_brg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575327241681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entrada_operacoes:entrada\|operacao\[0\] entrada_operacoes:entrada\|operacao\[0\] " "create_clock -period 1.000 -name entrada_operacoes:entrada\|operacao\[0\] entrada_operacoes:entrada\|operacao\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575327241681 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575327241681 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acesso\|b_ula\[0\]~1  from: datac  to: combout " "Cell: acesso\|b_ula\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575327241687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575327241687 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575327241690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575327241693 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575327241695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575327241730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575327241896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575327241896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.124 " "Worst-case setup slack is -8.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.124            -332.523 entrada_operacoes:entrada\|executar_operacao  " "   -8.124            -332.523 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.512            -430.868 entrada_operacoes:entrada\|operacao\[0\]  " "   -7.512            -430.868 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.914            -134.273 acesso_ram:acesso\|ler_escrever_brg  " "   -6.914            -134.273 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.273           -2650.354 clk  " "   -6.273           -2650.354 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327241897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.320 " "Worst-case hold slack is -0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.320              -3.009 entrada_operacoes:entrada\|executar_operacao  " "   -0.320              -3.009 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.571 entrada_operacoes:entrada\|operacao\[0\]  " "   -0.175              -0.571 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk  " "    0.300               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 acesso_ram:acesso\|ler_escrever_brg  " "    1.180               0.000 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327241919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575327241921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575327241923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1250.422 clk  " "   -3.000           -1250.422 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 entrada_operacoes:entrada\|executar_operacao  " "    0.307               0.000 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 entrada_operacoes:entrada\|operacao\[0\]  " "    0.402               0.000 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 acesso_ram:acesso\|ler_escrever_brg  " "    0.413               0.000 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327241926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327241926 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575327242098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575327242187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575327243045 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acesso\|b_ula\[0\]~1  from: datac  to: combout " "Cell: acesso\|b_ula\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575327243202 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575327243202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575327243205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575327243241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575327243241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.680 " "Worst-case setup slack is -7.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.680            -314.119 entrada_operacoes:entrada\|executar_operacao  " "   -7.680            -314.119 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.036            -396.585 entrada_operacoes:entrada\|operacao\[0\]  " "   -7.036            -396.585 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.211            -120.644 acesso_ram:acesso\|ler_escrever_brg  " "   -6.211            -120.644 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.517           -2343.943 clk  " "   -5.517           -2343.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327243246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.219 " "Worst-case hold slack is -0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -1.670 entrada_operacoes:entrada\|executar_operacao  " "   -0.219              -1.670 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.253 entrada_operacoes:entrada\|operacao\[0\]  " "   -0.118              -0.253 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clk  " "    0.284               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 acesso_ram:acesso\|ler_escrever_brg  " "    1.003               0.000 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327243275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575327243281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575327243286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1233.526 clk  " "   -3.000           -1233.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 entrada_operacoes:entrada\|operacao\[0\]  " "    0.319               0.000 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 entrada_operacoes:entrada\|executar_operacao  " "    0.386               0.000 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 acesso_ram:acesso\|ler_escrever_brg  " "    0.406               0.000 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327243291 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575327243486 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: acesso\|b_ula\[0\]~1  from: datac  to: combout " "Cell: acesso\|b_ula\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575327243648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575327243648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575327243650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575327243670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575327243670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.049 " "Worst-case setup slack is -4.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.049            -138.632 entrada_operacoes:entrada\|executar_operacao  " "   -4.049            -138.632 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.554            -172.318 entrada_operacoes:entrada\|operacao\[0\]  " "   -3.554            -172.318 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.399             -62.955 acesso_ram:acesso\|ler_escrever_brg  " "   -3.399             -62.955 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.146           -1277.777 clk  " "   -3.146           -1277.777 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327243677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.244 " "Worst-case hold slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -2.686 entrada_operacoes:entrada\|operacao\[0\]  " "   -0.244              -2.686 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 entrada_operacoes:entrada\|executar_operacao  " "    0.018               0.000 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk  " "    0.113               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 acesso_ram:acesso\|ler_escrever_brg  " "    0.504               0.000 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327243704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575327243711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575327243718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -613.431 clk  " "   -3.000            -613.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 entrada_operacoes:entrada\|executar_operacao  " "    0.196               0.000 entrada_operacoes:entrada\|executar_operacao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 entrada_operacoes:entrada\|operacao\[0\]  " "    0.252               0.000 entrada_operacoes:entrada\|operacao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 acesso_ram:acesso\|ler_escrever_brg  " "    0.282               0.000 acesso_ram:acesso\|ler_escrever_brg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575327243726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575327243726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575327244535 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575327244537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575327244691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 19:54:04 2019 " "Processing ended: Mon Dec  2 19:54:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575327244691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575327244691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575327244691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575327244691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1575327246576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575327246576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 19:54:06 2019 " "Processing started: Mon Dec  2 19:54:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575327246576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575327246576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1575327246577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1575327247129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_85c_slow.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_85c_slow.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327247831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_0c_slow.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_0c_slow.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327248095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_min_1200mv_0c_fast.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_min_1200mv_0c_fast.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327248356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final.vo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final.vo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327248602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_85c_v_slow.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_85c_v_slow.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327248785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_7_1200mv_0c_v_slow.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_7_1200mv_0c_v_slow.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327248967 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_min_1200mv_0c_v_fast.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_min_1200mv_0c_v_fast.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327249148 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto_final_v.sdo /home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/ simulation " "Generated file projeto_final_v.sdo in folder \"/home/brunasdcosta/Documentos/circuitos-logicos-vhdl/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1575327249328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575327249420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 19:54:09 2019 " "Processing ended: Mon Dec  2 19:54:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575327249420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575327249420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575327249420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575327249420 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 241 s " "Quartus Prime Full Compilation was successful. 0 errors, 241 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1575327249631 ""}
