  行政院國家科學委員會補助專題研究計畫成果報告 
※※※※※※※※※※※※※※※※※※※※※※※※※※    
※ 前瞻性奈米級場效電晶體元件之開發製作及其低頻雜訊特性之研究(I)※ 
※※※※※※※※※※※※※※※※※※※※※※※※※※ 
 
計畫類別：▓個別型計畫  □整合型計畫 
計畫編號：NSC 100－2221－E－230－007－ 
執行期間：100 年 08 月 01 日至 101 年 07 月 31 日 
 
計畫主持人：吳三連 
共同主持人： 
計畫參與人員：王柏清、黃健維、陸昱縈 
 
 
 
 
 
 
 
 
 
 
 
 
 
執行單位：正修科技大學電子系(所) 
 
 
 
 
中 華 民 國 101 年 08 月 31 日 
 2
of the physics-based properties of traps behavior 
of 28-nm node pMOSFETs with tip-shaped 
SiGe-S/D through using RTN analysis. The 
motivation of implementing tip-shaped 
SiGe-S/D is to increase the channel stress 
because it provides closer proximity of 
embedded SiGe to the channel [11]. The 
correlation between RTN and 1/f noise is also 
presented. Experimental results show that 
pMOSFETs with tip-shaped SiGe-S/D exhibit 
higher oxide trap densities than that of 
counterparts, the reduced trap position to the 
channel corresponding to the reduced average 
tunneling attenuation length (), dominate the 
lower 1/f noise power spectrum in pMOSFETs 
with tip-shaped SiGe-S/D. 
三、 研究方法及成果 
The strained-Si pMOSFETs were fabricated 
in a 28 nm technological node. The source/drain 
region is epitaxially grown B-doped SiGe film 
with >30% germanium concentration. Fig. 1 
shows the TEM of strained-Si pMOSFET with 
tip-shaped SiGe S/D. Control devices without 
embedded SiGe S/D region were also processed. 
Time domain RTN measurements were 
performed on small area ( L = 0.04 m and W = 
0.25 m) pMOSFETs by Waveform 
Generator/Fast Measurement Unit (WGFMU) 
system based on Agilent B1500 Semiconductor 
Parameter Analyzer. The 1/f noise measurements 
were carried out using SR570 Low-Noise 
Current Preamplifiers and Agilent 35670A 
Dynamic Signal Analyzer. Six devices were 
measured in order to avoid singular effects and 
demonstrate the reproducibility of the oxide trap 
characterization [12]. 
 
 
FIG. 1. Cross-sectional TEM view of 28 nm gate length 
pMOSFETs. 
Fig. 2 shows the drain current (IDS) as a 
function of drain voltage (VDS) for both 
pMOSFETs. As expected, the tip-shaped SiGe 
S/D process efficiently induces compressive 
strain in the channel, and significantly increases 
drain current at a given degree of gate overdrive 
for strained-Si pMOSFETs, relative to the 
control counterparts.  
0.0 0.2 0.4 0.6 0.8 1.0
0
50
100
150
200
250
300
350
pMOSFETs
W / L = 0.25 um / 0.03 um
TOP V
G
 - V
T
 = -0.8 V
-0.2 V /step
D
ra
in
 c
ur
re
nt
, |
I D
| (
A
)
Drain voltage, |VD|  (V)
 Control 
 Tip - shaped S/D
~ 29%
 
FIG. 2. Comparison of IDS-VDS characteristics between the 
pMOSFETs with tip-shaped S/D and the control. 
In order to evaluate the effect of tip-shaped 
SiGe S/D process on gate oxide/channel 
interface, the drain current fluctuations at 
different gate voltages is shown in Fig. 3. Indeed, 
strained-Si devices present obvious two-level 
RTS noise characteristics in the drain current, 
revealing that the capture and emission of 
channel carriers in the individual interfacial 
defect of gate dielectric took place. Analyses of 
the variations of capture time (τc) and emission 
times (τe) with respect to gate voltages enable 
the determination of the trap characteristics. As 
 4
overdrive indeed proves that correlated mobility 
fluctuations was involved. The VGS  in region I 
is proportional to tN [15]. Calculated from the 
data of Fig. 5, we found that Nt were 2.54×1018 
cm-3 ev-1 and 1.66×1018 cm-3 ev-1 for the 
tip-shaped SiGe S/D devices and the control 
devices, respectively. Higher trap densities 
found in tip-shaped SiGe S/D devices are lined 
with the previous report [11], and is attributed to 
higher compressive stress on both sides of the 
channel, which degrade gate oxide quality near 
the source and drain edge of the dielectric layer. 
Although higher trap densities in tip-shaped 
SiGe S/D devices, the smaller tunneling 
attenuation length () is contributed to lower 
level of VGS  in region I, as observed in Fig. 5. 
 
 
 
 
 
 
 
FIG. 5. The normalized input-referred voltage noise 
spectral density SVG at a frequency f =25 Hz vs. gate 
overdrive VG-VT. 
We have investigated the trap behavior in 
pMOSFETs with tip-shaped SiGe S/D by using 
random telegraph noise. Lower 1/f noise level in 
tip-shaped SiGe S/D device is the result of the 
closer trap position to Si/SiO2 interface, 
compared to the control device without SiGe 
S/D process. 
五、參考文獻 
[1] E. Simoen, P. Verheyen, A. Shickova, R. Loo, and C. 
Claeys, “On the low-frequency noise of pMOSFETs 
with embedded SiGe source/drain and fully silicided 
metal gate”, IEEE Electron Device Letters, vol. 28, 
no. 11, pp. 987-989, November 2007. 
[2] J. J. Y. Kuo, W. P. N. Chen, and P. Su, “Impact of 
uniaxial strain on low-frequency noise in nanoscale 
pMOSFETs”, IEEE Electron Device Letters, vol. 30, 
no. 6, pp. 672-674, June 2009. 
[3] M. J. Kirton and M. J. Uren, “Noise in solid-state 
mirrostructures: a new perspective on individual 
defects, interface states and low-frequency (1/f) 
noise,” Adv. Phys., vol. 38, no. 4, pp. 367-468, 1989. 
[4] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, 
“randon telegraph noise of deep-submicrometer 
MOSFETs,” IEEE Electron Device Letters, vol. 11, 
no. 2, pp. 99, Feb. 1990. 
[5] Y. T. Huang, S. L. Wu, S. J. Chang, C. W. Kuo, Y. T. 
Chen, Y. C. Cheng, and O. Cheng, “Dependence of 
DC Parameters on Layout and Low-Frequency Noise 
in Strained-Si nMOSFETs Fabricated by 
Stress-Memorization Technique”, IEEE Electron 
Device Letters, Vol. 31, No. 5, pp. 500-502, May, 
2010. 
[6] J. W. Lee, B. H. Lee, H. Shin, B. G. Park, Y. J. Park, 
and J. H. Lee, “Comparison of low-frequency noise 
in channel and gate-induced drain leakage currents 
of high-k nFETs” IEEE Electron Device Letters, vol. 
30, no. 10, pp. 1086-1088, October 2010. 
[7] H. J. Cho, Y. Son, B. Oh, S. Jang, J. H. Lee, B. G. 
Park, and H. Shin, “Investigation of gate etch 
damage at metal/high-k gate dielectric stack through 
random telegraph noise in gate edge direct tunneling 
current,” IEEE Electron Device Letters, vol. 32, no. 
4, pp. 569-571, April 2011 
[8] C. M. Chang, S. S. Chung, Y. S. Hsieh, L. W. Cheng, 
C. T. Tsai, G. H. Ma, S. C. Chien, and S. W. 
Sun, ”The observation of trapping and detrapping 
effects in high-k gate dielectric MOSFETs by a new 
gate current random telegraph noise approach”, in 
IEDM Tech. Dig., 2008, pp. 1-4. 
[9] P. Fantini and G. Ferrari, “Low frequency noise and 
technology induced mechanical stress in MOSFETs”, 
Microelectron. Reliab., vol. 47, 2007, pp. 
1218-1221. 
[10] M. H. Lin, E. R. Hsieh, S. E. Chung, C. H. Tsai, P. 
W. Liu, Y. H. Lin, C. T. Tsai and G. H. Ma, “A new 
observation of strain-induced slow traps in advanced 
CMOS technology with process-induced strain using 
random telegraph noise measurement”, Symp. on 
VLSI Technol. Dig. of Tech. Papers, 2009, pp. 
52-53. 
[11] N. Tamura, Y. Shimamune, and H. Maekawa, 
“Embedded silicon germanium (eSiGe) technologies 
for 45nm nodes and beyond”, IEEE IWJT, 2008, p. 
978. 
[12] C. Leyris, F. Martinez, A. Hoffmann, M. Valenza, 
and J. C. Vildeuil, “N-MOSFET oxide trap 
characterization induced by nitridation process using 
RTS noise analysis”, Microelectron. Reliab., Vol. 47, 
pp. 41-45, 2007. 
[13] S. Kobayashi, M. Saitoh, and K. Uchida, “Id 
fluctuations by stochastic single-hole trappings in 
-0.2 0.0 0.2 0.4 0.610
-12
10-11
10-10
10-9
Gate overdrive, -(VG - VT) (V)
pMOSFETs
VD = - 50 mV,  f = 25 Hz
W / L = 1 um / 0.04 um
In
pu
t-
re
fe
rr
ed
 n
oi
se
 L
S V
G
 (
m
 x
 V
2 /H
z)
Control  
Tip - shaped S/D 
 1 
出席國際學術會議心得報告  
                                                             
計畫編號 NSC 100-2221-E-230-007 
計畫名稱 前瞻性奈米級場效電晶體元件之開發製作及其低頻雜訊特性之研究(I) 
出國人員姓名 
服務機關及職稱 
王柏清 
成功大學微電子所/博士班學生 
會議時間地點 
2011/09/28 ~ 2011/09/30 
日本名古屋  (Nagoya, Japan) 
會議名稱 
(中文) 2011國際固態元件與材料研討會 
(英文) 2011 International Conference on Solid State Devices and Materials 
(SSDM) 
發表論文題目 
1. Shih Chang Tsai, San Lein Wu, Jone F. Chen, Shoou Jinn Chang, Ching Yao 
Chang, Po Chin Huang, Chung Yi Wu, Ming Shing Chen, Yao Chin Cheng, 
and Osbert Cheng “Investigation of Temperature Dependence on DC and 
Low-Frequency NoiseCharacteristics in Uniaxial Tensile Strained 
nMOSFETs”, p. 88-89, 2011 International Conference on Solid State 
Devices and Materials, September, 28-30, Nagoya, Japan, 2011. 
2. Bo-Chin Wang, San-Lein Wu, Shoou-Jinn Chang, Cheng-Tung Huang, and 
Osbert Cheng “Characterization of Oxide Traps in 28 nm pMOSFETs with 
Σ-Shaped SiGe-S/D by Utilizing Random Telegraph Noise (RTN)”, p 
94-95, 2011 International Conference on Solid State Devices and Materials, 
September, 28-30, Nagoya, Japan, 2011. 
 
一、參加會議經過 
今年為SSDM成立43周年。本次會議搭乘中華航空班機CI0152於9月28日下午2點整由高雄
小港國際機場起飛，經過3個半小時左右，當地時間下午6點30分抵達日本名古屋國際機場。
今年的國際固態與材料研討會地點在日本名古屋WINC AICHI大樓舉行，自9月28日起至9月30
日為期一共3天，參加人士除世界各大學教授、研究生、機電公司人員、顧問公司人員及各研
究中心人員外，亦邀請相關產業單位尤其是設備商進行設備功能介紹，以及先進設備技術與
用途如圖一及圖二所示 
   
圖一 設備廠商展示  圖二 設備廠商展示 
 3 
以及電路系統設計，甚至延伸至光電元件、奈米線與奈米碳管的應用、有機材料科學、
功率元件等等，因此每年皆吸引大量的專家學者從世界各地前往參加，而台灣每年亦有
相當多的學者及研究生與會。不過近年來大陸學生出席此會議亦相當踴躍，尤其發表主
題內容幾乎與我國技術不相上下，尤其在post會場對不同主題亦展現高度興趣，顯示大
陸亦積極投入矽基元件科技與學術市場，未來潛力值得觀察。 
本次為學生第一次參加的國際學術會議，處於國外的環境中，與在國內發表論文有
相當大的不同，除了語言上的差異外，與會先進直接且尖銳的問題，使得與之討論時，
感受到不同的壓力與氣氛。有一些國外的教授知道我們是從台灣來，解釋的時候緊張了
些，也特地放慢說話的速度，讓我能夠比較容易聽得懂他所要問的問題。雖然無法完整
回答他們的問題，但是提問者仍會很細心地提出許多建議；此外透過口頭報告與海報張
貼的方式，不但了解目前世界上各個學者與實驗室研究題目的趨勢，也看到了各個不同
領域的研究成果，藉此吸取他人的經驗充實了各方領域裡的知識。在參與報告過程中，
透過其他學者聽眾的提問與討論，更激發了新的研究想法，從中也看到了自己所沒有見
到的盲點。此外對於自己能夠有機會參加此一盛會，除了感到相當榮幸之外，也特別要
感謝國科會在經費上的補助使此次參加2011 SSDM會議獲益良多，   
 
三、建議 
透過此次參與國際研討會可了解各領域關心的議題及研究深度，維持研究的競爭力。
學生在海報發表時與許多其他研究先進互相討論交換心得並聽取建議，深覺獲益良多，
增長了見識與膽識。除了在學術研究的收獲外，對於利用英文進行交流溝通的技巧上也
有所進步，對日後進行國際交流有相當的助益。因此，若能夠在經費上得到國科會的適
當補助，對於研究生將會有極大的幫助，並能有效提昇研究生視野之宏觀。雖然學生在
英文能力上較為弱勢，但上台報告前經過密集訓練，表現仍受肯定，未來若有機會，仍
希望貴會多加補助，讓更多學生能由此受益，並進而拓展國際視野及技術層面。 
100年度專題研究計畫研究成果彙整表 
計畫主持人：吳三連 計畫編號：100-2221-E-230-007- 
計畫名稱：前瞻性奈米級場效電晶體元件之開發製作及其低頻雜訊特性之研究(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 1 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 3 2 100%  
研究報告/技術報告 0 0 100%  
研討會論文 3 2 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
