
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[RFC,v2,4/4] iommu/arm-smmu-v3: add CMD_TLBI_NH_VA_AM command for iova range invalidation - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [RFC,v2,4/4] iommu/arm-smmu-v3: add CMD_TLBI_NH_VA_AM command for iova range invalidation</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=168665">Auger Eric</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>Aug. 11, 2017, 1:45 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1502459130-6234-5-git-send-email-eric.auger@redhat.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/9895961/mbox/"
   >mbox</a>
|
   <a href="/patch/9895961/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/9895961/">/patch/9895961/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	1FB4C602DA for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 11 Aug 2017 13:46:58 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 11A8228C34
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 11 Aug 2017 13:46:58 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 069D428C4B; Fri, 11 Aug 2017 13:46:58 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-6.9 required=2.0 tests=BAYES_00,RCVD_IN_DNSWL_HI
	autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 980AC28C46
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Fri, 11 Aug 2017 13:46:57 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753121AbdHKNqf (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Fri, 11 Aug 2017 09:46:35 -0400
Received: from mx1.redhat.com ([209.132.183.28]:40618 &quot;EHLO mx1.redhat.com&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1752972AbdHKNqc (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Fri, 11 Aug 2017 09:46:32 -0400
Received: from smtp.corp.redhat.com
	(int-mx03.intmail.prod.int.phx2.redhat.com [10.5.11.13])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mx1.redhat.com (Postfix) with ESMTPS id 08E8B281DA;
	Fri, 11 Aug 2017 13:46:32 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.3.2 mx1.redhat.com 08E8B281DA
Authentication-Results: ext-mx03.extmail.prod.ext.phx2.redhat.com;
	dmarc=none (p=none dis=none) header.from=redhat.com
Authentication-Results: ext-mx03.extmail.prod.ext.phx2.redhat.com;
	spf=fail smtp.mailfrom=eric.auger@redhat.com
Received: from localhost.localdomain.com (ovpn-116-162.ams2.redhat.com
	[10.36.116.162])
	by smtp.corp.redhat.com (Postfix) with ESMTP id D30F282D1D;
	Fri, 11 Aug 2017 13:46:14 +0000 (UTC)
From: Eric Auger &lt;eric.auger@redhat.com&gt;
To: eric.auger.pro@gmail.com, eric.auger@redhat.com,
	iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org,
	Will.Deacon@arm.com, robin.murphy@arm.com, Jean-Philippe.Brucker@arm.com
Cc: christoffer.dall@linaro.org, Marc.Zyngier@arm.com,
	alex.williamson@redhat.com, peterx@redhat.com, mst@redhat.com,
	tn@semihalf.com, bharat.bhushan@nxp.com
Subject: [RFC v2 4/4] iommu/arm-smmu-v3: add CMD_TLBI_NH_VA_AM command for
	iova range invalidation
Date: Fri, 11 Aug 2017 15:45:30 +0200
Message-Id: &lt;1502459130-6234-5-git-send-email-eric.auger@redhat.com&gt;
In-Reply-To: &lt;1502459130-6234-1-git-send-email-eric.auger@redhat.com&gt;
References: &lt;1502459130-6234-1-git-send-email-eric.auger@redhat.com&gt;
X-Scanned-By: MIMEDefang 2.79 on 10.5.11.13
X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16
	(mx1.redhat.com [10.5.110.27]);
	Fri, 11 Aug 2017 13:46:32 +0000 (UTC)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=168665">Auger Eric</a> - Aug. 11, 2017, 1:45 p.m.</div>
<pre class="content">
When using a virtual SMMU and running the driver in TLBI_ON_MAP
mode we need invalidate large IOVA ranges. This typically happens
in DPDK use case where hugepages are used. In that case, invalidating
pages by page is really inefficient and we would need to invalidate
by iova range. Unfortunately there is no such command specified in the
SMMUv3 architecture spec. Let&#39;s add a new implementation defined command
that takes an address mask.

The CMD_TLBI_NH_VA_AM command format is inherited from CMD_TLBI_NH_VA&#39;s
one, replace the currently unused VMID field by the AM field.
<span class="signed-off-by">
Signed-off-by: Eric Auger &lt;eric.auger@redhat.com&gt;</span>
---
 drivers/iommu/arm-smmu-v3.c | 22 ++++++++++++++++++++--
 1 file changed, 20 insertions(+), 2 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/drivers/iommu/arm-smmu-v3.c b/drivers/iommu/arm-smmu-v3.c</span>
<span class="p_header">index a1c10af..9da2785 100644</span>
<span class="p_header">--- a/drivers/iommu/arm-smmu-v3.c</span>
<span class="p_header">+++ b/drivers/iommu/arm-smmu-v3.c</span>
<span class="p_chunk">@@ -492,9 +492,15 @@</span> <span class="p_context"> struct arm_smmu_cmdq_ent {</span>
 		#define CMDQ_OP_TLBI_S12_VMALL	0x28
 		#define CMDQ_OP_TLBI_S2_IPA	0x2a
 		#define CMDQ_OP_TLBI_NSNH_ALL	0x30
<span class="p_add">+</span>
<span class="p_add">+		/* vIOMMU ASID/IOVA Range Invalidation */</span>
<span class="p_add">+		#define CMDQ_OP_TLBI_NH_VA_AM	0x8F</span>
 		struct {
 			u16			asid;
<span class="p_del">-			u16			vmid;</span>
<span class="p_add">+			union {</span>
<span class="p_add">+				u16		vmid;</span>
<span class="p_add">+				u16		am; /* address mask */</span>
<span class="p_add">+			};</span>
 			bool			leaf;
 			u64			addr;
 		} tlbi;
<span class="p_chunk">@@ -853,6 +859,12 @@</span> <span class="p_context"> static int arm_smmu_cmdq_build_cmd(u64 *cmd, struct arm_smmu_cmdq_ent *ent)</span>
 		cmd[1] |= ent-&gt;tlbi.leaf ? CMDQ_TLBI_1_LEAF : 0;
 		cmd[1] |= ent-&gt;tlbi.addr &amp; CMDQ_TLBI_1_VA_MASK;
 		break;
<span class="p_add">+	case CMDQ_OP_TLBI_NH_VA_AM:</span>
<span class="p_add">+		cmd[0] |= (u64)ent-&gt;tlbi.asid &lt;&lt; CMDQ_TLBI_0_ASID_SHIFT;</span>
<span class="p_add">+		cmd[0] |= (u64)ent-&gt;tlbi.am &lt;&lt; CMDQ_TLBI_0_VMID_SHIFT;</span>
<span class="p_add">+		cmd[1] |= ent-&gt;tlbi.leaf ? CMDQ_TLBI_1_LEAF : 0;</span>
<span class="p_add">+		cmd[1] |= ent-&gt;tlbi.addr &amp; CMDQ_TLBI_1_VA_MASK;</span>
<span class="p_add">+		break;</span>
 	case CMDQ_OP_TLBI_S2_IPA:
 		cmd[0] |= (u64)ent-&gt;tlbi.vmid &lt;&lt; CMDQ_TLBI_0_VMID_SHIFT;
 		cmd[1] |= ent-&gt;tlbi.leaf ? CMDQ_TLBI_1_LEAF : 0;
<span class="p_chunk">@@ -1402,8 +1414,14 @@</span> <span class="p_context"> static void arm_smmu_tlb_inv_range_nosync(unsigned long iova, size_t size,</span>
 	};
 
 	if (smmu_domain-&gt;stage == ARM_SMMU_DOMAIN_S1) {
<span class="p_del">-		cmd.opcode	= CMDQ_OP_TLBI_NH_VA;</span>
 		cmd.tlbi.asid	= smmu_domain-&gt;s1_cfg.cd.asid;
<span class="p_add">+		if (smmu-&gt;options &amp; ARM_SMMU_OPT_TLBI_ON_MAP) {</span>
<span class="p_add">+			cmd.opcode	= CMDQ_OP_TLBI_NH_VA_AM;</span>
<span class="p_add">+			cmd.tlbi.am   = size &gt;&gt; 12;</span>
<span class="p_add">+			granule = size;</span>
<span class="p_add">+		} else {</span>
<span class="p_add">+			cmd.opcode	= CMDQ_OP_TLBI_NH_VA;</span>
<span class="p_add">+		}</span>
 	} else {
 		cmd.opcode	= CMDQ_OP_TLBI_S2_IPA;
 		cmd.tlbi.vmid	= smmu_domain-&gt;s2_cfg.vmid;

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



