<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p396" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_396{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_396{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_396{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_396{left:69px;bottom:149px;letter-spacing:-0.13px;}
#t5_396{left:91px;bottom:149px;letter-spacing:-0.11px;}
#t6_396{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#t7_396{left:322px;bottom:139px;}
#t8_396{left:337px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t9_396{left:91px;bottom:116px;letter-spacing:-0.12px;}
#ta_396{left:303px;bottom:1080px;letter-spacing:0.12px;word-spacing:0.02px;}
#tb_396{left:75px;bottom:1057px;letter-spacing:-0.13px;}
#tc_396{left:292px;bottom:1057px;letter-spacing:-0.15px;word-spacing:0.06px;}
#td_396{left:669px;bottom:1057px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#te_396{left:75px;bottom:1033px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tf_396{left:292px;bottom:1033px;letter-spacing:-0.13px;}
#tg_396{left:75px;bottom:1008px;letter-spacing:-0.15px;word-spacing:0.01px;}
#th_396{left:292px;bottom:1008px;letter-spacing:-0.13px;}
#ti_396{left:75px;bottom:984px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tj_396{left:292px;bottom:984px;letter-spacing:-0.11px;}
#tk_396{left:669px;bottom:984px;letter-spacing:-0.13px;}
#tl_396{left:75px;bottom:959px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tm_396{left:292px;bottom:959px;letter-spacing:-0.12px;}
#tn_396{left:669px;bottom:959px;letter-spacing:-0.12px;}
#to_396{left:75px;bottom:935px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tp_396{left:292px;bottom:935px;letter-spacing:-0.13px;}
#tq_396{left:75px;bottom:910px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tr_396{left:292px;bottom:910px;letter-spacing:-0.13px;}
#ts_396{left:75px;bottom:886px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tt_396{left:292px;bottom:886px;letter-spacing:-0.13px;}
#tu_396{left:75px;bottom:862px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tv_396{left:292px;bottom:862px;letter-spacing:-0.13px;}
#tw_396{left:75px;bottom:837px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tx_396{left:292px;bottom:837px;letter-spacing:-0.11px;}
#ty_396{left:669px;bottom:837px;letter-spacing:-0.12px;}
#tz_396{left:75px;bottom:813px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t10_396{left:292px;bottom:813px;letter-spacing:-0.1px;}
#t11_396{left:454px;bottom:819px;}
#t12_396{left:464px;bottom:813px;letter-spacing:-0.12px;}
#t13_396{left:669px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_396{left:75px;bottom:788px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t15_396{left:292px;bottom:788px;letter-spacing:-0.12px;}
#t16_396{left:669px;bottom:788px;letter-spacing:-0.12px;}
#t17_396{left:75px;bottom:764px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_396{left:292px;bottom:764px;letter-spacing:-0.12px;}
#t19_396{left:669px;bottom:764px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_396{left:75px;bottom:739px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_396{left:292px;bottom:739px;letter-spacing:-0.13px;}
#t1c_396{left:423px;bottom:746px;}
#t1d_396{left:432px;bottom:739px;letter-spacing:-0.14px;}
#t1e_396{left:669px;bottom:739px;letter-spacing:-0.13px;}
#t1f_396{left:75px;bottom:715px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1g_396{left:292px;bottom:715px;letter-spacing:-0.11px;}
#t1h_396{left:669px;bottom:715px;letter-spacing:-0.13px;}
#t1i_396{left:75px;bottom:690px;letter-spacing:-0.14px;}
#t1j_396{left:292px;bottom:690px;letter-spacing:-0.12px;}
#t1k_396{left:669px;bottom:690px;letter-spacing:-0.11px;}
#t1l_396{left:669px;bottom:674px;letter-spacing:-0.1px;}
#t1m_396{left:75px;bottom:649px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1n_396{left:292px;bottom:649px;letter-spacing:-0.11px;}
#t1o_396{left:669px;bottom:649px;letter-spacing:-0.11px;}
#t1p_396{left:75px;bottom:625px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_396{left:292px;bottom:625px;letter-spacing:-0.1px;}
#t1r_396{left:669px;bottom:625px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_396{left:75px;bottom:600px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_396{left:292px;bottom:600px;letter-spacing:-0.11px;}
#t1u_396{left:669px;bottom:600px;letter-spacing:-0.12px;}
#t1v_396{left:75px;bottom:576px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1w_396{left:292px;bottom:576px;letter-spacing:-0.11px;}
#t1x_396{left:669px;bottom:576px;letter-spacing:-0.12px;}
#t1y_396{left:75px;bottom:551px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1z_396{left:292px;bottom:551px;letter-spacing:-0.1px;}
#t20_396{left:669px;bottom:551px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_396{left:75px;bottom:527px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_396{left:292px;bottom:527px;letter-spacing:-0.11px;}
#t23_396{left:669px;bottom:527px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t24_396{left:75px;bottom:503px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t25_396{left:292px;bottom:503px;letter-spacing:-0.11px;}
#t26_396{left:669px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_396{left:75px;bottom:478px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t28_396{left:292px;bottom:478px;letter-spacing:-0.11px;}
#t29_396{left:669px;bottom:478px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_396{left:75px;bottom:454px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2b_396{left:292px;bottom:454px;letter-spacing:-0.11px;}
#t2c_396{left:669px;bottom:454px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_396{left:75px;bottom:429px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2e_396{left:292px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2f_396{left:669px;bottom:429px;letter-spacing:-0.12px;}
#t2g_396{left:75px;bottom:405px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2h_396{left:292px;bottom:405px;letter-spacing:-0.11px;}
#t2i_396{left:669px;bottom:405px;letter-spacing:-0.12px;}
#t2j_396{left:75px;bottom:380px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t2k_396{left:292px;bottom:380px;letter-spacing:-0.11px;}
#t2l_396{left:669px;bottom:380px;letter-spacing:-0.12px;}
#t2m_396{left:75px;bottom:356px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t2n_396{left:292px;bottom:356px;letter-spacing:-0.12px;}
#t2o_396{left:669px;bottom:356px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_396{left:75px;bottom:331px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2q_396{left:292px;bottom:331px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2r_396{left:673px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2s_396{left:75px;bottom:307px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2t_396{left:292px;bottom:307px;letter-spacing:-0.12px;}
#t2u_396{left:669px;bottom:307px;letter-spacing:-0.12px;}
#t2v_396{left:75px;bottom:283px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2w_396{left:292px;bottom:283px;letter-spacing:-0.12px;}
#t2x_396{left:669px;bottom:283px;letter-spacing:-0.12px;}
#t2y_396{left:75px;bottom:258px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2z_396{left:292px;bottom:258px;letter-spacing:-0.12px;}
#t30_396{left:669px;bottom:258px;letter-spacing:-0.12px;}
#t31_396{left:75px;bottom:234px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t32_396{left:292px;bottom:234px;letter-spacing:-0.11px;}
#t33_396{left:669px;bottom:234px;letter-spacing:-0.12px;}
#t34_396{left:75px;bottom:209px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t35_396{left:292px;bottom:209px;letter-spacing:-0.11px;}
#t36_396{left:669px;bottom:209px;letter-spacing:-0.12px;}
#t37_396{left:75px;bottom:185px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t38_396{left:292px;bottom:185px;letter-spacing:-0.11px;}
#t39_396{left:669px;bottom:185px;letter-spacing:-0.12px;}

.s1_396{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_396{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_396{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_396{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_396{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_396{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_396{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts396" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg396Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg396" style="-webkit-user-select: none;"><object width="935" height="1210" data="396/396.svg" type="image/svg+xml" id="pdf396" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_396" class="t s1_396">11-6 </span><span id="t2_396" class="t s1_396">Vol. 3A </span>
<span id="t3_396" class="t s2_396">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_396" class="t s3_396">1. </span><span id="t5_396" class="t s3_396">See Table 2-1, “CPUID Signature Values of DisplayFamily_DisplayModel,” on page 1, and Section 2.8, “MSRs In Processors Based on </span>
<span id="t6_396" class="t s3_396">Nehalem Microarchitecture,” of the Intel </span>
<span id="t7_396" class="t s4_396">® </span>
<span id="t8_396" class="t s3_396">64 and IA-32 Architectures Software Developer’s Manual, Volume 4, to determine which </span>
<span id="t9_396" class="t s3_396">processors are based on Nehalem microarchitecture. </span>
<span id="ta_396" class="t s5_396">Table 11-1. Local APIC Register Address Map </span>
<span id="tb_396" class="t s6_396">Address </span><span id="tc_396" class="t s6_396">Register Name </span><span id="td_396" class="t s6_396">Software Read/Write </span>
<span id="te_396" class="t s3_396">FEE0 0000H </span><span id="tf_396" class="t s3_396">Reserved </span>
<span id="tg_396" class="t s3_396">FEE0 0010H </span><span id="th_396" class="t s3_396">Reserved </span>
<span id="ti_396" class="t s3_396">FEE0 0020H </span><span id="tj_396" class="t s3_396">Local APIC ID Register </span><span id="tk_396" class="t s3_396">Read/Write. </span>
<span id="tl_396" class="t s3_396">FEE0 0030H </span><span id="tm_396" class="t s3_396">Local APIC Version Register </span><span id="tn_396" class="t s3_396">Read Only. </span>
<span id="to_396" class="t s3_396">FEE0 0040H </span><span id="tp_396" class="t s3_396">Reserved </span>
<span id="tq_396" class="t s3_396">FEE0 0050H </span><span id="tr_396" class="t s3_396">Reserved </span>
<span id="ts_396" class="t s3_396">FEE0 0060H </span><span id="tt_396" class="t s3_396">Reserved </span>
<span id="tu_396" class="t s3_396">FEE0 0070H </span><span id="tv_396" class="t s3_396">Reserved </span>
<span id="tw_396" class="t s3_396">FEE0 0080H </span><span id="tx_396" class="t s3_396">Task Priority Register (TPR) </span><span id="ty_396" class="t s3_396">Read/Write. </span>
<span id="tz_396" class="t s3_396">FEE0 0090H </span><span id="t10_396" class="t s3_396">Arbitration Priority Register </span>
<span id="t11_396" class="t s7_396">1 </span>
<span id="t12_396" class="t s3_396">(APR) </span><span id="t13_396" class="t s3_396">Read Only. </span>
<span id="t14_396" class="t s3_396">FEE0 00A0H </span><span id="t15_396" class="t s3_396">Processor Priority Register (PPR) </span><span id="t16_396" class="t s3_396">Read Only. </span>
<span id="t17_396" class="t s3_396">FEE0 00B0H </span><span id="t18_396" class="t s3_396">EOI Register </span><span id="t19_396" class="t s3_396">Write Only. </span>
<span id="t1a_396" class="t s3_396">FEE0 00C0H </span><span id="t1b_396" class="t s3_396">Remote Read Register </span>
<span id="t1c_396" class="t s7_396">1 </span>
<span id="t1d_396" class="t s3_396">(RRD) </span><span id="t1e_396" class="t s3_396">Read Only </span>
<span id="t1f_396" class="t s3_396">FEE0 00D0H </span><span id="t1g_396" class="t s3_396">Logical Destination Register </span><span id="t1h_396" class="t s3_396">Read/Write. </span>
<span id="t1i_396" class="t s3_396">FEE0 00E0H </span><span id="t1j_396" class="t s3_396">Destination Format Register </span><span id="t1k_396" class="t s3_396">Read/Write (see Section </span>
<span id="t1l_396" class="t s3_396">11.6.2.2). </span>
<span id="t1m_396" class="t s3_396">FEE0 00F0H </span><span id="t1n_396" class="t s3_396">Spurious Interrupt Vector Register </span><span id="t1o_396" class="t s3_396">Read/Write (see Section 11.9. </span>
<span id="t1p_396" class="t s3_396">FEE0 0100H </span><span id="t1q_396" class="t s3_396">In-Service Register (ISR); bits 31:0 </span><span id="t1r_396" class="t s3_396">Read Only. </span>
<span id="t1s_396" class="t s3_396">FEE0 0110H </span><span id="t1t_396" class="t s3_396">In-Service Register (ISR); bits 63:32 </span><span id="t1u_396" class="t s3_396">Read Only. </span>
<span id="t1v_396" class="t s3_396">FEE0 0120H </span><span id="t1w_396" class="t s3_396">In-Service Register (ISR); bits 95:64 </span><span id="t1x_396" class="t s3_396">Read Only. </span>
<span id="t1y_396" class="t s3_396">FEE0 0130H </span><span id="t1z_396" class="t s3_396">In-Service Register (ISR); bits 127:96 </span><span id="t20_396" class="t s3_396">Read Only. </span>
<span id="t21_396" class="t s3_396">FEE0 0140H </span><span id="t22_396" class="t s3_396">In-Service Register (ISR); bits 159:128 </span><span id="t23_396" class="t s3_396">Read Only. </span>
<span id="t24_396" class="t s3_396">FEE0 0150H </span><span id="t25_396" class="t s3_396">In-Service Register (ISR); bits 191:160 </span><span id="t26_396" class="t s3_396">Read Only. </span>
<span id="t27_396" class="t s3_396">FEE0 0160H </span><span id="t28_396" class="t s3_396">In-Service Register (ISR); bits 223:192 </span><span id="t29_396" class="t s3_396">Read Only. </span>
<span id="t2a_396" class="t s3_396">FEE0 0170H </span><span id="t2b_396" class="t s3_396">In-Service Register (ISR); bits 255:224 </span><span id="t2c_396" class="t s3_396">Read Only. </span>
<span id="t2d_396" class="t s3_396">FEE0 0180H </span><span id="t2e_396" class="t s3_396">Trigger Mode Register (TMR); bits 31:0 </span><span id="t2f_396" class="t s3_396">Read Only. </span>
<span id="t2g_396" class="t s3_396">FEE0 0190H </span><span id="t2h_396" class="t s3_396">Trigger Mode Register (TMR); bits 63:32 </span><span id="t2i_396" class="t s3_396">Read Only. </span>
<span id="t2j_396" class="t s3_396">FEE0 01A0H </span><span id="t2k_396" class="t s3_396">Trigger Mode Register (TMR); bits 95:64 </span><span id="t2l_396" class="t s3_396">Read Only. </span>
<span id="t2m_396" class="t s3_396">FEE0 01B0H </span><span id="t2n_396" class="t s3_396">Trigger Mode Register (TMR); bits 127:96 </span><span id="t2o_396" class="t s3_396">Read Only. </span>
<span id="t2p_396" class="t s3_396">FEE0 01C0H </span><span id="t2q_396" class="t s3_396">Trigger Mode Register (TMR); bits 159:128 </span><span id="t2r_396" class="t s3_396">Read Only. </span>
<span id="t2s_396" class="t s3_396">FEE0 01D0H </span><span id="t2t_396" class="t s3_396">Trigger Mode Register (TMR); bits 191:160 </span><span id="t2u_396" class="t s3_396">Read Only. </span>
<span id="t2v_396" class="t s3_396">FEE0 01E0H </span><span id="t2w_396" class="t s3_396">Trigger Mode Register (TMR); bits 223:192 </span><span id="t2x_396" class="t s3_396">Read Only. </span>
<span id="t2y_396" class="t s3_396">FEE0 01F0H </span><span id="t2z_396" class="t s3_396">Trigger Mode Register (TMR); bits 255:224 </span><span id="t30_396" class="t s3_396">Read Only. </span>
<span id="t31_396" class="t s3_396">FEE0 0200H </span><span id="t32_396" class="t s3_396">Interrupt Request Register (IRR); bits 31:0 </span><span id="t33_396" class="t s3_396">Read Only. </span>
<span id="t34_396" class="t s3_396">FEE0 0210H </span><span id="t35_396" class="t s3_396">Interrupt Request Register (IRR); bits 63:32 </span><span id="t36_396" class="t s3_396">Read Only. </span>
<span id="t37_396" class="t s3_396">FEE0 0220H </span><span id="t38_396" class="t s3_396">Interrupt Request Register (IRR); bits 95:64 </span><span id="t39_396" class="t s3_396">Read Only. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
