Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 13:02:47 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   142 |
|    Minimum number of control sets                        |   142 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   699 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   142 |
| >= 0 to < 4        |    88 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           51 |
| No           | No                    | Yes                    |              61 |           36 |
| No           | Yes                   | No                     |              81 |           34 |
| Yes          | No                    | No                     |             287 |           92 |
| Yes          | No                    | Yes                    |              24 |            8 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                      Enable Signal                     |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  CLK50MHZ                           | keyboard/uut/db_clk/O_i_1_n_0                          |                                                           |                1 |              1 |         1.00 |
|  CLK50MHZ                           | keyboard/uut/db_clk/clear                              |                                                           |                1 |              1 |         1.00 |
|  CLK50MHZ                           | keyboard/uut/db_data/O_i_1__0_n_0                      |                                                           |                1 |              1 |         1.00 |
|  CLK50MHZ                           | keyboard/uut/db_data/Iv_i_1__0_n_0                     |                                                           |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg_3          |                                                        | keyboard/uut/enable_reg_4                                 |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg_11         |                                                        | keyboard/uut/enable_reg_12                                |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg            |                                                        | keyboard/uut/enable_reg_0                                 |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg_1          |                                                        | keyboard/uut/enable_reg_2                                 |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg_9          |                                                        | keyboard/uut/enable_reg_10                                |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg_7          |                                                        | keyboard/uut/enable_reg_8                                 |                1 |              1 |         1.00 |
|  keyboard/uut/enable_reg_5          |                                                        | keyboard/uut/enable_reg_6                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | display_out_reg[7]_LDC_i_1_n_0                            |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_4                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_12                                |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_3                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_11                                |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg                                   |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[6]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_10                                |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_6                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_1                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_2                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_9                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_7                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_8                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_0                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | keyboard/uut/enable_reg_5                                 |                1 |              1 |         1.00 |
|  singlepulserENT/enable             |                                                        | singlepulserUSB/enable_reg_0                              |                1 |              1 |         1.00 |
|  clock/genblk1[16].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[13].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[15].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[3].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[5].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[4].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[6].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[17].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[2].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[1].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[7].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  display_out_reg[7]_LDC_i_1_n_0     |                                                        | singlepulserUSB/enable_reg_0                              |                1 |              1 |         1.00 |
|  clock/genblk1[8].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[0].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[10].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[11].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  clock/genblk1[9].div/clkDiv_reg_0  |                                                        |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[0]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[1]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[2]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[3]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[4]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/transmitter/bit_out_i_2_n_0  | uartAnotherBoardToMyPutty/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[6]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[7]         |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/receiver/data_out[5]         |                                                           |                1 |              1 |         1.00 |
|  sentData_reg[6]_LDC_i_1_n_0        |                                                        | sentData_reg[6]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[6]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[7]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[2]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[5]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[1]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[3]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[4]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/receiver/data_out[0]           |                                                           |                1 |              1 |         1.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/transmitter/bit_out_i_2__0_n_0 | uartPuttyToAnotherBoard/transmitter/bit_out0              |                1 |              1 |         1.00 |
|  clock/genblk1[12].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  sentData_reg[2]_LDC_i_1_n_0        |                                                        | sentData_reg[2]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  sentData_reg[1]_LDC_i_1_n_0        |                                                        | sentData_reg[1]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  sentData_reg[3]_LDC_i_1_n_0        |                                                        | sentData_reg[3]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  sentData_reg[0]_LDC_i_1_n_0        |                                                        | sentData_reg[0]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  sentData_reg[4]_LDC_i_1_n_0        |                                                        | sentData_reg[4]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  sentData_reg[5]_LDC_i_1_n_0        |                                                        | sentData_reg[5]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  clock/genblk1[14].div/clkDiv_reg_0 |                                                        |                                                           |                1 |              1 |         1.00 |
|  sentData_reg[7]_LDC_i_1_n_0        |                                                        | sentData_reg[7]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[2]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[1]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[3]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[0]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[0]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[1]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[2]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[6]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[3]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[5]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[4]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[5]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[4]_LDC_i_2_n_0                               |                1 |              1 |         1.00 |
|  PS2en_BUFG                         |                                                        | sentData_reg[7]_LDC_i_1_n_0                               |                1 |              1 |         1.00 |
|  CLK50MHZ                           |                                                        | keyboard/uut/db_data/Iv_i_1__0_n_0                        |                1 |              1 |         1.00 |
|  CLK50MHZ                           | keyboard/uut/db_data/count[3]_i_1__0_n_0               | keyboard/uut/db_data/Iv_i_1__0_n_0                        |                1 |              4 |         4.00 |
| ~keyboard/uut/db_clk/O_reg_0        | keyboard/uut/cnt                                       | keyboard/uut/cnt[3]_i_1_n_0                               |                1 |              4 |         4.00 |
|  clock/ffdiv/targetClk              |                                                        |                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                      | tsg/last_row[4]_i_1_n_0                                | reset_IBUF                                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                      | tsg/singlepulser/E[0]                                  | reset_IBUF                                                |                1 |              5 |         5.00 |
|  CLK50MHZ                           |                                                        |                                                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[15][6]_i_1_n_0                             |                                                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                      | tsg/max_row[5][6]_i_1_n_0                              |                                                           |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                      | tsg/max_row[19][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[0][6]_i_1_n_0                              |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[22][6]_i_1_n_0                             |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[21][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[6][6]_i_1_n_0                              |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[14][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[4][6]_i_1_n_0                              |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[27][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[23][6]_i_1_n_0                             |                                                           |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                      | tsg/max_row[7][6]_i_1_n_0                              |                                                           |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                      | tsg/max_row[9][6]_i_1_n_0                              |                                                           |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                      | tsg/max_row[24][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[17][6]_i_1_n_0                             |                                                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                      | tsg/max_row[29][6]_i_1_n_0                             |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[26][6]_i_1_n_0                             |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[31][6]_i_1_n_0                             |                                                           |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                      | tsg/max_row[8][6]_i_1_n_0                              |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[16][6]_i_1_n_0                             |                                                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                      | tsg/max_row[20][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[30][6]_i_1_n_0                             |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[18][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[25][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[10][6]_i_1_n_0                             | reset_IBUF                                                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[3][6]_i_1_n_0                              |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[12][6]_i_1_n_0                             |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[11][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[13][6]_i_1_n_0                             |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[28][6]_i_1_n_0                             |                                                           |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | tsg/max_row[2][6]_i_1_n_0                              |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/max_row[1][6]_i_1_n_0                              |                                                           |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG                      | tsg/singlepulser/enable_reg_0[0]                       | reset_IBUF                                                |                3 |              7 |         2.33 |
|  baud_BUFG                          |                                                        | uartAnotherBoardToMyPutty/receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud_BUFG                          |                                                        | uartAnotherBoardToMyPutty/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                      | vga/E[0]                                               |                                                           |                2 |              8 |         4.00 |
|  baud_BUFG                          |                                                        | uartPuttyToAnotherBoard/transmitter/count[7]_i_1__2_n_0   |                2 |              8 |         4.00 |
|  baud_BUFG                          | uartPuttyToAnotherBoard/transmitter/temp[7]_i_1__0_n_0 |                                                           |                2 |              8 |         4.00 |
|  baud_BUFG                          |                                                        | uartPuttyToAnotherBoard/receiver/count[7]_i_1__1_n_0      |                3 |              8 |         2.67 |
|  baud_BUFG                          | uartAnotherBoardToMyPutty/transmitter/temp[7]_i_1_n_0  |                                                           |                3 |              8 |         2.67 |
| ~keyboard/uut/db_clk/O_reg_0        |                                                        |                                                           |                3 |              9 |         3.00 |
|  vga/E[0]                           | vga/v_count_next                                       |                                                           |                2 |             10 |         5.00 |
|  vga/E[0]                           |                                                        |                                                           |                3 |             10 |         3.33 |
|  baud_BUFG                          |                                                        |                                                           |                6 |             14 |         2.33 |
|  CLK50MHZ                           | keyboard/uut/keycode[15]_i_1_n_0                       |                                                           |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                      |                                                        | reset_IBUF                                                |                5 |             30 |         6.00 |
|  clk_IBUF_BUFG                      |                                                        | baudrate_gen/clear                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                      |                                                        |                                                           |               17 |             41 |         2.41 |
+-------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


