0.7
2020.2
May  7 2023
15:24:31
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sim_1/new/tb_decimate.v,1745804165,verilog,,,,tb_decimate,,,../../../../spi-controller-cmod-a7.gen/sources_1/bd/design_1/ipshared/30ef,,,,,
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sources_1/new/decimate.v,1745804099,verilog,,D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sim_1/new/tb_decimate.v,,decimate,,,../../../../spi-controller-cmod-a7.gen/sources_1/bd/design_1/ipshared/30ef,,,,,
