$date
	Wed Mar  8 12:45:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut_test $end
$var wire 1 ! CLK $end
$var wire 1 " RST_N $end
$var wire 1 # busy $end
$var wire 1 $ busy_D_IN $end
$var wire 8 % cfg_address [7:0] $end
$var wire 32 & cfg_data_in [31:0] $end
$var wire 1 ' cfg_en $end
$var wire 1 ( cfg_op $end
$var wire 1 ) cfg_rdy $end
$var wire 1 * din_en $end
$var wire 8 + din_value [7:0] $end
$var wire 1 , dout_en $end
$var wire 1 - dout_ff_FULL_N $end
$var wire 1 . len_en $end
$var wire 8 / len_value [7:0] $end
$var wire 1 0 len_rdy $end
$var wire 8 1 dout_value [7:0] $end
$var wire 1 2 dout_rdy $end
$var wire 1 3 din_rdy $end
$var wire 32 4 cfg_data_out [31:0] $end
$scope module dut $end
$var wire 1 ! CLK $end
$var wire 1 " RST_N $end
$var wire 1 5 \busy$D_IN $end
$var wire 1 6 \busy$EN $end
$var wire 8 7 cfg_address [7:0] $end
$var wire 32 8 cfg_data_in [31:0] $end
$var wire 1 ' cfg_en $end
$var wire 1 ( cfg_op $end
$var wire 1 ) cfg_rdy $end
$var wire 8 9 \current_count$D_IN [7:0] $end
$var wire 1 : \current_count$EN $end
$var wire 1 * din_en $end
$var wire 1 3 din_rdy $end
$var wire 8 ; din_value [7:0] $end
$var wire 1 , dout_en $end
$var wire 1 < \dout_ff$CLR $end
$var wire 1 = \dout_ff$DEQ $end
$var wire 1 > \dout_ff$ENQ $end
$var wire 1 2 dout_rdy $end
$var wire 8 ? dout_value [7:0] $end
$var wire 1 . len_en $end
$var wire 1 0 len_rdy $end
$var wire 8 @ len_value [7:0] $end
$var wire 1 A \pause$EN $end
$var wire 1 B \programmed_length$EN $end
$var wire 1 C \sum$EN $end
$var wire 1 D \sw_override$EN $end
$var wire 1 E \w_sw_override$whas $end
$var wire 17 F x__h969 [16:0] $end
$var wire 1 G \sw_override$D_IN $end
$var wire 8 H \sum$D_IN [7:0] $end
$var wire 8 I \programmed_length$D_IN [7:0] $end
$var wire 1 J \pause$D_IN $end
$var wire 8 K next_count__h523 [7:0] $end
$var wire 1 L \dout_ff$FULL_N $end
$var wire 1 M \dout_ff$EMPTY_N $end
$var wire 8 N \dout_ff$D_OUT [7:0] $end
$var wire 8 O \dout_ff$D_IN [7:0] $end
$var wire 1 P current_count_PLUS_1_EQ_programmed_length___d8 $end
$var wire 32 Q cfg_data_out [31:0] $end
$var wire 1 R \MUX_programmed_length$write_1__SEL_1 $end
$var reg 32 S CASE_cfg_address_0_0_CONCAT_x69_4_0_CONCAT_sw__ETC__q1 [31:0] $end
$var reg 1 T busy $end
$var reg 8 U current_count [7:0] $end
$var reg 1 V pause $end
$var reg 8 W programmed_length [7:0] $end
$var reg 8 X sum [7:0] $end
$var reg 1 Y sw_override $end
$scope module dout_ff $end
$var wire 1 ! CLK $end
$var wire 1 < CLR $end
$var wire 1 = DEQ $end
$var wire 8 Z D_IN [7:0] $end
$var wire 1 M EMPTY_N $end
$var wire 1 > ENQ $end
$var wire 1 L FULL_N $end
$var wire 1 " RST $end
$var wire 1 [ d0d1 $end
$var wire 1 \ d0di $end
$var wire 1 ] d0h $end
$var wire 1 ^ d1di $end
$var wire 8 _ D_OUT [7:0] $end
$var reg 8 ` data0_reg [7:0] $end
$var reg 8 a data1_reg [7:0] $end
$var reg 1 b empty_reg $end
$var reg 1 c full_reg $end
$scope begin error_checks $end
$var reg 1 d deqerror $end
$var reg 1 e enqerror $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0e
0d
1c
0b
b10101010 a
b10101010 `
b10101010 _
0^
1]
0\
0[
bx Z
0Y
b10101010 X
b10101010 W
0V
b10101010 U
0T
b10101010 S
1R
b0x0x0x0x0 Q
0P
bx O
b10101010 N
0M
1L
b10101011 K
zJ
bz I
bx H
zG
b1010101010101010 F
xE
xD
xC
xB
xA
bz @
b10101010 ?
0>
z=
0<
bz ;
x:
b10101011 9
bz 8
bz 7
x6
15
b0x0x0x0x0 4
13
02
b10101010 1
10
bz /
z.
1-
z,
bz +
z*
1)
z(
z'
bz &
bz %
z$
0#
1"
1!
$end
#1000
03
b0 4
b0 Q
b0 S
b0 X
b0 W
b1 9
b1 K
b0 F
b0 U
0"
#2500
0!
#5000
06
0B
0A
0D
0E
0:
0C
0'
0=
0,
0.
0*
1"
1!
#7500
0!
#10000
1J
0G
1A
1D
1E
b10 &
b10 8
b100 %
b100 7
1(
1'
1!
#12500
0!
#15000
16
1B
0A
0D
0E
b101 I
b101 /
b101 @
1.
0'
1V
1!
#17500
0!
#20000
1:
1C
b1111 H
b1111 O
b1111 Z
b1111 +
b1111 ;
1*
0.
16
0B
13
00
1#
1T
b10000010100000000 F
b101 W
1!
#22500
0!
#25000
06
0:
0C
0*
b11110 H
b11110 O
b11110 Z
b1111 X
b10 9
b10 K
b10000010100000001 F
b1 U
1!
#27500
0!
#30000
16
1:
1C
b101100 H
b101100 O
b101100 Z
b11101 +
b11101 ;
1*
1!
#32500
0!
#35000
06
0:
0C
0*
b1001001 H
b1001001 O
b1001001 Z
b101100 X
b11 9
b11 K
b10000010100000010 F
b10 U
1!
#37500
0!
#40000
16
1:
1C
b1001010 H
b1001010 O
b1001010 Z
b11110 +
b11110 ;
1*
1!
#42500
0!
#45000
06
0:
0C
0*
b1101000 H
b1101000 O
b1101000 Z
b1001010 X
b100 9
b100 K
b10000010100000011 F
b11 U
1!
#47500
0!
#50000
16
1:
1C
b1010100 H
b1010100 O
b1010100 Z
b1010 +
b1010 ;
1*
1!
#52500
0!
#55000
06
0*
1]
0\
05
0C
0:
0>
b1011110 H
b1011110 O
b1011110 Z
b1010100 X
1P
b101 9
b101 K
b10000010100000100 F
b100 U
1!
#57500
0!
#60000
0]
1\
16
1>
b1100111 H
b1100111 O
b1100111 Z
b10011 +
b10011 ;
1*
1!
#62500
0!
#65000
06
0>
0*
1]
0\
10
03
0^
b1100111 1
b1100111 ?
b1100111 N
b1100111 _
b1100111 `
12
1M
1b
b10100000100 F
0#
0T
1!
#67500
0!
#70000
16
15
1B
b1001 I
b1001 /
b1001 @
1.
1!
#72500
0!
#75000
1:
1C
b11010 +
b11010 ;
1*
0.
16
0B
00
13
1#
1T
b1001 W
b11010 H
b11010 O
b11010 Z
b0 X
0P
b1 9
b1 K
b10000100100000000 F
b0 U
1!
#77500
0!
#80000
06
0:
0C
0*
b110100 H
b110100 O
b110100 Z
b11010 X
b10 9
b10 K
b10000100100000001 F
b1 U
1!
#82500
0!
#85000
16
1:
1C
b11101 H
b11101 O
b11101 Z
b11 +
b11 ;
1*
1!
#87500
0!
#90000
06
0:
0C
0*
b100000 H
b100000 O
b100000 Z
b11101 X
b11 9
b11 K
b10000100100000010 F
b10 U
1!
#92500
0!
#95000
16
1:
1C
b110110 H
b110110 O
b110110 Z
b11001 +
b11001 ;
1*
1!
#97500
0!
#100000
06
0:
0C
0*
b1001111 H
b1001111 O
b1001111 Z
b110110 X
b100 9
b100 K
b10000100100000011 F
b11 U
1!
#102500
0!
#105000
16
1:
1C
b1010001 H
b1010001 O
b1010001 Z
b11011 +
b11011 ;
1*
1!
#107500
0!
#110000
06
0:
0C
0*
b1101100 H
b1101100 O
b1101100 Z
b1010001 X
b101 9
b101 K
b10000100100000100 F
b100 U
1!
#112500
0!
#115000
16
1:
1C
b1100010 H
b1100010 O
b1100010 Z
b10001 +
b10001 ;
1*
1!
#117500
0!
#120000
06
0:
0C
0*
b1110011 H
b1110011 O
b1110011 Z
b1100010 X
b110 9
b110 K
b10000100100000101 F
b101 U
1!
#122500
0!
#125000
16
1:
1C
b1101001 H
b1101001 O
b1101001 Z
b111 +
b111 ;
1*
1!
#127500
0!
#130000
06
0:
0C
0*
b1110000 H
b1110000 O
b1110000 Z
b1101001 X
b111 9
b111 K
b10000100100000110 F
b110 U
1!
#132500
0!
#135000
16
1:
1C
b1111111 H
b1111111 O
b1111111 Z
b10110 +
b10110 ;
1*
1!
#137500
0!
#140000
06
0:
0C
0*
b10010101 H
b10010101 O
b10010101 Z
b1111111 X
b1000 9
b1000 K
b10000100100000111 F
b111 U
1!
#142500
0!
#145000
16
1:
1C
b10001011 H
b10001011 O
b10001011 Z
b1100 +
b1100 ;
1*
1!
#147500
0!
#150000
06
0*
05
0^
0C
0:
0>
b10010111 H
b10010111 O
b10010111 Z
b10001011 X
1P
b1001 9
b1001 K
b10000100100001000 F
b1000 U
1!
#152500
0!
#155000
1^
16
1>
b10001011 H
b10001011 O
b10001011 Z
b0 +
b0 ;
1*
1!
#157500
0!
#160000
0^
06
0>
0*
10
03
0-
0L
0c
b10001011 a
b100100001000 F
0#
0T
1!
#162500
0!
#165000
0]
1[
1=
1,
1!
#167500
0!
#170000
1]
0[
1-
1L
1c
b10001011 1
b10001011 ?
b10001011 N
b10001011 _
b10001011 `
1!
#170500
0=
0,
#172500
0!
#175000
1=
1,
1!
#176501
