#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* TIMER_ThreadTimer_TimerUDB */
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define TIMER_ThreadTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define TIMER_ThreadTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A0_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A1_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D0_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D1_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F0_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F1_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define TIMER_ThreadTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* usbUART115200bps_SCBCLK */
#define usbUART115200bps_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define usbUART115200bps_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define usbUART115200bps_SCBCLK__ENABLE_MASK 0x80000000u
#define usbUART115200bps_SCBCLK__MASK 0x80000000u
#define usbUART115200bps_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* usbUART115200bps_SCB */
#define usbUART115200bps_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define usbUART115200bps_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define usbUART115200bps_SCB__CTRL CYREG_SCB0_CTRL
#define usbUART115200bps_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define usbUART115200bps_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define usbUART115200bps_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define usbUART115200bps_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define usbUART115200bps_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define usbUART115200bps_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define usbUART115200bps_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define usbUART115200bps_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define usbUART115200bps_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define usbUART115200bps_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define usbUART115200bps_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define usbUART115200bps_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define usbUART115200bps_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define usbUART115200bps_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define usbUART115200bps_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define usbUART115200bps_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define usbUART115200bps_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define usbUART115200bps_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define usbUART115200bps_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define usbUART115200bps_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define usbUART115200bps_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define usbUART115200bps_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define usbUART115200bps_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define usbUART115200bps_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define usbUART115200bps_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define usbUART115200bps_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define usbUART115200bps_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define usbUART115200bps_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define usbUART115200bps_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define usbUART115200bps_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define usbUART115200bps_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define usbUART115200bps_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define usbUART115200bps_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define usbUART115200bps_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define usbUART115200bps_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define usbUART115200bps_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define usbUART115200bps_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define usbUART115200bps_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define usbUART115200bps_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define usbUART115200bps_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define usbUART115200bps_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define usbUART115200bps_SCB__INTR_M CYREG_SCB0_INTR_M
#define usbUART115200bps_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define usbUART115200bps_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define usbUART115200bps_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define usbUART115200bps_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define usbUART115200bps_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define usbUART115200bps_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define usbUART115200bps_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define usbUART115200bps_SCB__INTR_S CYREG_SCB0_INTR_S
#define usbUART115200bps_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define usbUART115200bps_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define usbUART115200bps_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define usbUART115200bps_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define usbUART115200bps_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define usbUART115200bps_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define usbUART115200bps_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define usbUART115200bps_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define usbUART115200bps_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define usbUART115200bps_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define usbUART115200bps_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define usbUART115200bps_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define usbUART115200bps_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define usbUART115200bps_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define usbUART115200bps_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define usbUART115200bps_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define usbUART115200bps_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define usbUART115200bps_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define usbUART115200bps_SCB__STATUS CYREG_SCB0_STATUS
#define usbUART115200bps_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define usbUART115200bps_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define usbUART115200bps_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define usbUART115200bps_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define usbUART115200bps_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define usbUART115200bps_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define usbUART115200bps_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define usbUART115200bps_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* usbUART115200bps_rx */
#define usbUART115200bps_rx__0__DM__MASK 0x07u
#define usbUART115200bps_rx__0__DM__SHIFT 0
#define usbUART115200bps_rx__0__DR CYREG_PRT4_DR
#define usbUART115200bps_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define usbUART115200bps_rx__0__HSIOM_MASK 0x0000000Fu
#define usbUART115200bps_rx__0__HSIOM_SHIFT 0u
#define usbUART115200bps_rx__0__INTCFG CYREG_PRT4_INTCFG
#define usbUART115200bps_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define usbUART115200bps_rx__0__MASK 0x01u
#define usbUART115200bps_rx__0__PC CYREG_PRT4_PC
#define usbUART115200bps_rx__0__PC2 CYREG_PRT4_PC2
#define usbUART115200bps_rx__0__PORT 4u
#define usbUART115200bps_rx__0__PS CYREG_PRT4_PS
#define usbUART115200bps_rx__0__SHIFT 0
#define usbUART115200bps_rx__DR CYREG_PRT4_DR
#define usbUART115200bps_rx__INTCFG CYREG_PRT4_INTCFG
#define usbUART115200bps_rx__INTSTAT CYREG_PRT4_INTSTAT
#define usbUART115200bps_rx__MASK 0x01u
#define usbUART115200bps_rx__PC CYREG_PRT4_PC
#define usbUART115200bps_rx__PC2 CYREG_PRT4_PC2
#define usbUART115200bps_rx__PORT 4u
#define usbUART115200bps_rx__PS CYREG_PRT4_PS
#define usbUART115200bps_rx__SHIFT 0

/* usbUART115200bps_tx */
#define usbUART115200bps_tx__0__DM__MASK 0x38u
#define usbUART115200bps_tx__0__DM__SHIFT 3
#define usbUART115200bps_tx__0__DR CYREG_PRT4_DR
#define usbUART115200bps_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define usbUART115200bps_tx__0__HSIOM_MASK 0x000000F0u
#define usbUART115200bps_tx__0__HSIOM_SHIFT 4u
#define usbUART115200bps_tx__0__INTCFG CYREG_PRT4_INTCFG
#define usbUART115200bps_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define usbUART115200bps_tx__0__MASK 0x02u
#define usbUART115200bps_tx__0__PC CYREG_PRT4_PC
#define usbUART115200bps_tx__0__PC2 CYREG_PRT4_PC2
#define usbUART115200bps_tx__0__PORT 4u
#define usbUART115200bps_tx__0__PS CYREG_PRT4_PS
#define usbUART115200bps_tx__0__SHIFT 1
#define usbUART115200bps_tx__DR CYREG_PRT4_DR
#define usbUART115200bps_tx__INTCFG CYREG_PRT4_INTCFG
#define usbUART115200bps_tx__INTSTAT CYREG_PRT4_INTSTAT
#define usbUART115200bps_tx__MASK 0x02u
#define usbUART115200bps_tx__PC CYREG_PRT4_PC
#define usbUART115200bps_tx__PC2 CYREG_PRT4_PC2
#define usbUART115200bps_tx__PORT 4u
#define usbUART115200bps_tx__PS CYREG_PRT4_PS
#define usbUART115200bps_tx__SHIFT 1

/* CLOCK_ThreadClock */
#define CLOCK_ThreadClock__DIVIDER_MASK 0x0000FFFFu
#define CLOCK_ThreadClock__ENABLE CYREG_CLK_DIVIDER_A01
#define CLOCK_ThreadClock__ENABLE_MASK 0x80000000u
#define CLOCK_ThreadClock__MASK 0x80000000u
#define CLOCK_ThreadClock__REGISTER CYREG_CLK_DIVIDER_A01

/* PWM_RIGHT_PWMUDB */
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define PWM_RIGHT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define PWM_RIGHT_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define PWM_RIGHT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02

/* ISR_UpdateSpeed */
#define ISR_UpdateSpeed__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ISR_UpdateSpeed__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ISR_UpdateSpeed__INTC_MASK 0x01u
#define ISR_UpdateSpeed__INTC_NUMBER 0u
#define ISR_UpdateSpeed__INTC_PRIOR_MASK 0xC0u
#define ISR_UpdateSpeed__INTC_PRIOR_NUM 3u
#define ISR_UpdateSpeed__INTC_PRIOR_REG CYREG_CM0_IPR0
#define ISR_UpdateSpeed__INTC_SET_EN_REG CYREG_CM0_ISER
#define ISR_UpdateSpeed__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_LEFT_PWMUDB */
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_00
#define PWM_LEFT_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define PWM_LEFT_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_LEFT_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_LEFT_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_LEFT_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_LEFT_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_LEFT_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_LEFT_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_LEFT_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_LEFT_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define PWM_LEFT_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A0_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A1_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D0_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D1_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F0_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F1_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define PWM_LEFT_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01

/* controlRegStep */
#define controlRegStep_Sync_ctrl_reg__0__MASK 0x01u
#define controlRegStep_Sync_ctrl_reg__0__POS 0
#define controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define controlRegStep_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define controlRegStep_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define controlRegStep_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define controlRegStep_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define controlRegStep_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define controlRegStep_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define controlRegStep_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define controlRegStep_Sync_ctrl_reg__1__MASK 0x02u
#define controlRegStep_Sync_ctrl_reg__1__POS 1
#define controlRegStep_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define controlRegStep_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define controlRegStep_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define controlRegStep_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_01
#define controlRegStep_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define controlRegStep_Sync_ctrl_reg__MASK 0x03u
#define controlRegStep_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define controlRegStep_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_01
#define controlRegStep_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01

/* pinRightSleep */
#define pinRightSleep__0__DM__MASK 0xE00u
#define pinRightSleep__0__DM__SHIFT 9
#define pinRightSleep__0__DR CYREG_PRT0_DR
#define pinRightSleep__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinRightSleep__0__HSIOM_MASK 0x0000F000u
#define pinRightSleep__0__HSIOM_SHIFT 12u
#define pinRightSleep__0__INTCFG CYREG_PRT0_INTCFG
#define pinRightSleep__0__INTSTAT CYREG_PRT0_INTSTAT
#define pinRightSleep__0__MASK 0x08u
#define pinRightSleep__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinRightSleep__0__OUT_SEL_SHIFT 6u
#define pinRightSleep__0__OUT_SEL_VAL 0u
#define pinRightSleep__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinRightSleep__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinRightSleep__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinRightSleep__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinRightSleep__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinRightSleep__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinRightSleep__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinRightSleep__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinRightSleep__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinRightSleep__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinRightSleep__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinRightSleep__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinRightSleep__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinRightSleep__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinRightSleep__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinRightSleep__0__PC CYREG_PRT0_PC
#define pinRightSleep__0__PC2 CYREG_PRT0_PC2
#define pinRightSleep__0__PORT 0u
#define pinRightSleep__0__PS CYREG_PRT0_PS
#define pinRightSleep__0__SHIFT 3
#define pinRightSleep__DR CYREG_PRT0_DR
#define pinRightSleep__INTCFG CYREG_PRT0_INTCFG
#define pinRightSleep__INTSTAT CYREG_PRT0_INTSTAT
#define pinRightSleep__MASK 0x08u
#define pinRightSleep__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinRightSleep__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinRightSleep__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinRightSleep__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinRightSleep__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinRightSleep__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinRightSleep__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinRightSleep__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinRightSleep__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinRightSleep__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinRightSleep__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinRightSleep__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinRightSleep__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinRightSleep__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinRightSleep__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinRightSleep__PC CYREG_PRT0_PC
#define pinRightSleep__PC2 CYREG_PRT0_PC2
#define pinRightSleep__PORT 0u
#define pinRightSleep__PS CYREG_PRT0_PS
#define pinRightSleep__SHIFT 3

/* pinLeftSleep */
#define pinLeftSleep__0__DM__MASK 0x1C0u
#define pinLeftSleep__0__DM__SHIFT 6
#define pinLeftSleep__0__DR CYREG_PRT0_DR
#define pinLeftSleep__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinLeftSleep__0__HSIOM_MASK 0x00000F00u
#define pinLeftSleep__0__HSIOM_SHIFT 8u
#define pinLeftSleep__0__INTCFG CYREG_PRT0_INTCFG
#define pinLeftSleep__0__INTSTAT CYREG_PRT0_INTSTAT
#define pinLeftSleep__0__MASK 0x04u
#define pinLeftSleep__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinLeftSleep__0__OUT_SEL_SHIFT 4u
#define pinLeftSleep__0__OUT_SEL_VAL 3u
#define pinLeftSleep__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinLeftSleep__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinLeftSleep__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinLeftSleep__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinLeftSleep__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinLeftSleep__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinLeftSleep__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinLeftSleep__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinLeftSleep__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinLeftSleep__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinLeftSleep__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinLeftSleep__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinLeftSleep__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinLeftSleep__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinLeftSleep__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinLeftSleep__0__PC CYREG_PRT0_PC
#define pinLeftSleep__0__PC2 CYREG_PRT0_PC2
#define pinLeftSleep__0__PORT 0u
#define pinLeftSleep__0__PS CYREG_PRT0_PS
#define pinLeftSleep__0__SHIFT 2
#define pinLeftSleep__DR CYREG_PRT0_DR
#define pinLeftSleep__INTCFG CYREG_PRT0_INTCFG
#define pinLeftSleep__INTSTAT CYREG_PRT0_INTSTAT
#define pinLeftSleep__MASK 0x04u
#define pinLeftSleep__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinLeftSleep__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinLeftSleep__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinLeftSleep__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinLeftSleep__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinLeftSleep__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinLeftSleep__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinLeftSleep__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinLeftSleep__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinLeftSleep__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinLeftSleep__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinLeftSleep__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinLeftSleep__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinLeftSleep__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinLeftSleep__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinLeftSleep__PC CYREG_PRT0_PC
#define pinLeftSleep__PC2 CYREG_PRT0_PC2
#define pinLeftSleep__PORT 0u
#define pinLeftSleep__PS CYREG_PRT0_PS
#define pinLeftSleep__SHIFT 2

/* pinRightStep */
#define pinRightStep__0__DM__MASK 0x07u
#define pinRightStep__0__DM__SHIFT 0
#define pinRightStep__0__DR CYREG_PRT0_DR
#define pinRightStep__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinRightStep__0__HSIOM_MASK 0x0000000Fu
#define pinRightStep__0__HSIOM_SHIFT 0u
#define pinRightStep__0__INTCFG CYREG_PRT0_INTCFG
#define pinRightStep__0__INTSTAT CYREG_PRT0_INTSTAT
#define pinRightStep__0__MASK 0x01u
#define pinRightStep__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinRightStep__0__OUT_SEL_SHIFT 0u
#define pinRightStep__0__OUT_SEL_VAL 2u
#define pinRightStep__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinRightStep__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinRightStep__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinRightStep__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinRightStep__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinRightStep__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinRightStep__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinRightStep__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinRightStep__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinRightStep__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinRightStep__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinRightStep__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinRightStep__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinRightStep__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinRightStep__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinRightStep__0__PC CYREG_PRT0_PC
#define pinRightStep__0__PC2 CYREG_PRT0_PC2
#define pinRightStep__0__PORT 0u
#define pinRightStep__0__PS CYREG_PRT0_PS
#define pinRightStep__0__SHIFT 0
#define pinRightStep__DR CYREG_PRT0_DR
#define pinRightStep__INTCFG CYREG_PRT0_INTCFG
#define pinRightStep__INTSTAT CYREG_PRT0_INTSTAT
#define pinRightStep__MASK 0x01u
#define pinRightStep__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinRightStep__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinRightStep__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinRightStep__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinRightStep__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinRightStep__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinRightStep__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinRightStep__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinRightStep__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinRightStep__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinRightStep__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinRightStep__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinRightStep__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinRightStep__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinRightStep__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinRightStep__PC CYREG_PRT0_PC
#define pinRightStep__PC2 CYREG_PRT0_PC2
#define pinRightStep__PORT 0u
#define pinRightStep__PS CYREG_PRT0_PS
#define pinRightStep__SHIFT 0

/* CLOCK_RIGHT */
#define CLOCK_RIGHT__DIVIDER_MASK 0x0000FFFFu
#define CLOCK_RIGHT__ENABLE CYREG_CLK_DIVIDER_C00
#define CLOCK_RIGHT__ENABLE_MASK 0x80000000u
#define CLOCK_RIGHT__MASK 0x80000000u
#define CLOCK_RIGHT__REGISTER CYREG_CLK_DIVIDER_C00

/* pinLeftStep */
#define pinLeftStep__0__DM__MASK 0x38u
#define pinLeftStep__0__DM__SHIFT 3
#define pinLeftStep__0__DR CYREG_PRT0_DR
#define pinLeftStep__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define pinLeftStep__0__HSIOM_MASK 0x000000F0u
#define pinLeftStep__0__HSIOM_SHIFT 4u
#define pinLeftStep__0__INTCFG CYREG_PRT0_INTCFG
#define pinLeftStep__0__INTSTAT CYREG_PRT0_INTSTAT
#define pinLeftStep__0__MASK 0x02u
#define pinLeftStep__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define pinLeftStep__0__OUT_SEL_SHIFT 2u
#define pinLeftStep__0__OUT_SEL_VAL 1u
#define pinLeftStep__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinLeftStep__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinLeftStep__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinLeftStep__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinLeftStep__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinLeftStep__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinLeftStep__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinLeftStep__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinLeftStep__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinLeftStep__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinLeftStep__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinLeftStep__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinLeftStep__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinLeftStep__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinLeftStep__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinLeftStep__0__PC CYREG_PRT0_PC
#define pinLeftStep__0__PC2 CYREG_PRT0_PC2
#define pinLeftStep__0__PORT 0u
#define pinLeftStep__0__PS CYREG_PRT0_PS
#define pinLeftStep__0__SHIFT 1
#define pinLeftStep__DR CYREG_PRT0_DR
#define pinLeftStep__INTCFG CYREG_PRT0_INTCFG
#define pinLeftStep__INTSTAT CYREG_PRT0_INTSTAT
#define pinLeftStep__MASK 0x02u
#define pinLeftStep__PA__CFG0 CYREG_UDB_PA0_CFG0
#define pinLeftStep__PA__CFG1 CYREG_UDB_PA0_CFG1
#define pinLeftStep__PA__CFG10 CYREG_UDB_PA0_CFG10
#define pinLeftStep__PA__CFG11 CYREG_UDB_PA0_CFG11
#define pinLeftStep__PA__CFG12 CYREG_UDB_PA0_CFG12
#define pinLeftStep__PA__CFG13 CYREG_UDB_PA0_CFG13
#define pinLeftStep__PA__CFG14 CYREG_UDB_PA0_CFG14
#define pinLeftStep__PA__CFG2 CYREG_UDB_PA0_CFG2
#define pinLeftStep__PA__CFG3 CYREG_UDB_PA0_CFG3
#define pinLeftStep__PA__CFG4 CYREG_UDB_PA0_CFG4
#define pinLeftStep__PA__CFG5 CYREG_UDB_PA0_CFG5
#define pinLeftStep__PA__CFG6 CYREG_UDB_PA0_CFG6
#define pinLeftStep__PA__CFG7 CYREG_UDB_PA0_CFG7
#define pinLeftStep__PA__CFG8 CYREG_UDB_PA0_CFG8
#define pinLeftStep__PA__CFG9 CYREG_UDB_PA0_CFG9
#define pinLeftStep__PC CYREG_PRT0_PC
#define pinLeftStep__PC2 CYREG_PRT0_PC2
#define pinLeftStep__PORT 0u
#define pinLeftStep__PS CYREG_PRT0_PS
#define pinLeftStep__SHIFT 1

/* pinRightDir */
#define pinRightDir__0__DM__MASK 0x7000u
#define pinRightDir__0__DM__SHIFT 12
#define pinRightDir__0__DR CYREG_PRT1_DR
#define pinRightDir__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pinRightDir__0__HSIOM_MASK 0x000F0000u
#define pinRightDir__0__HSIOM_SHIFT 16u
#define pinRightDir__0__INTCFG CYREG_PRT1_INTCFG
#define pinRightDir__0__INTSTAT CYREG_PRT1_INTSTAT
#define pinRightDir__0__MASK 0x10u
#define pinRightDir__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinRightDir__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinRightDir__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinRightDir__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinRightDir__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinRightDir__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinRightDir__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinRightDir__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinRightDir__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinRightDir__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinRightDir__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinRightDir__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinRightDir__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinRightDir__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinRightDir__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinRightDir__0__PC CYREG_PRT1_PC
#define pinRightDir__0__PC2 CYREG_PRT1_PC2
#define pinRightDir__0__PORT 1u
#define pinRightDir__0__PS CYREG_PRT1_PS
#define pinRightDir__0__SHIFT 4
#define pinRightDir__DR CYREG_PRT1_DR
#define pinRightDir__INTCFG CYREG_PRT1_INTCFG
#define pinRightDir__INTSTAT CYREG_PRT1_INTSTAT
#define pinRightDir__MASK 0x10u
#define pinRightDir__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinRightDir__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinRightDir__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinRightDir__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinRightDir__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinRightDir__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinRightDir__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinRightDir__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinRightDir__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinRightDir__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinRightDir__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinRightDir__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinRightDir__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinRightDir__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinRightDir__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinRightDir__PC CYREG_PRT1_PC
#define pinRightDir__PC2 CYREG_PRT1_PC2
#define pinRightDir__PORT 1u
#define pinRightDir__PS CYREG_PRT1_PS
#define pinRightDir__SHIFT 4

/* CLOCK_LEFT */
#define CLOCK_LEFT__DIVIDER_MASK 0x0000FFFFu
#define CLOCK_LEFT__ENABLE CYREG_CLK_DIVIDER_B00
#define CLOCK_LEFT__ENABLE_MASK 0x80000000u
#define CLOCK_LEFT__MASK 0x80000000u
#define CLOCK_LEFT__REGISTER CYREG_CLK_DIVIDER_B00

/* pinLeftDir */
#define pinLeftDir__0__DM__MASK 0xE00u
#define pinLeftDir__0__DM__SHIFT 9
#define pinLeftDir__0__DR CYREG_PRT1_DR
#define pinLeftDir__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define pinLeftDir__0__HSIOM_MASK 0x0000F000u
#define pinLeftDir__0__HSIOM_SHIFT 12u
#define pinLeftDir__0__INTCFG CYREG_PRT1_INTCFG
#define pinLeftDir__0__INTSTAT CYREG_PRT1_INTSTAT
#define pinLeftDir__0__MASK 0x08u
#define pinLeftDir__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinLeftDir__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinLeftDir__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinLeftDir__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinLeftDir__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinLeftDir__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinLeftDir__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinLeftDir__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinLeftDir__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinLeftDir__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinLeftDir__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinLeftDir__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinLeftDir__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinLeftDir__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinLeftDir__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinLeftDir__0__PC CYREG_PRT1_PC
#define pinLeftDir__0__PC2 CYREG_PRT1_PC2
#define pinLeftDir__0__PORT 1u
#define pinLeftDir__0__PS CYREG_PRT1_PS
#define pinLeftDir__0__SHIFT 3
#define pinLeftDir__DR CYREG_PRT1_DR
#define pinLeftDir__INTCFG CYREG_PRT1_INTCFG
#define pinLeftDir__INTSTAT CYREG_PRT1_INTSTAT
#define pinLeftDir__MASK 0x08u
#define pinLeftDir__PA__CFG0 CYREG_UDB_PA1_CFG0
#define pinLeftDir__PA__CFG1 CYREG_UDB_PA1_CFG1
#define pinLeftDir__PA__CFG10 CYREG_UDB_PA1_CFG10
#define pinLeftDir__PA__CFG11 CYREG_UDB_PA1_CFG11
#define pinLeftDir__PA__CFG12 CYREG_UDB_PA1_CFG12
#define pinLeftDir__PA__CFG13 CYREG_UDB_PA1_CFG13
#define pinLeftDir__PA__CFG14 CYREG_UDB_PA1_CFG14
#define pinLeftDir__PA__CFG2 CYREG_UDB_PA1_CFG2
#define pinLeftDir__PA__CFG3 CYREG_UDB_PA1_CFG3
#define pinLeftDir__PA__CFG4 CYREG_UDB_PA1_CFG4
#define pinLeftDir__PA__CFG5 CYREG_UDB_PA1_CFG5
#define pinLeftDir__PA__CFG6 CYREG_UDB_PA1_CFG6
#define pinLeftDir__PA__CFG7 CYREG_UDB_PA1_CFG7
#define pinLeftDir__PA__CFG8 CYREG_UDB_PA1_CFG8
#define pinLeftDir__PA__CFG9 CYREG_UDB_PA1_CFG9
#define pinLeftDir__PC CYREG_PRT1_PC
#define pinLeftDir__PC2 CYREG_PRT1_PC2
#define pinLeftDir__PORT 1u
#define pinLeftDir__PS CYREG_PRT1_PS
#define pinLeftDir__SHIFT 3

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC4A
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC4A_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
