T_1 F_1 ( T_2 * V_1 , int * V_2 , T_3 * * V_3 )\r\n{\r\nchar V_4 [ V_5 + 1 ] ;\r\nif ( ! F_2 ( V_1 -> V_6 , V_4 , V_5 , V_2 , V_3 ) ) {\r\nif ( * V_2 != V_7 )\r\nreturn V_8 ;\r\nreturn V_9 ;\r\n}\r\nV_4 [ V_5 ] = '\0' ;\r\nif ( strcmp ( V_4 , L_1 ) == 0 ) {\r\nV_1 -> V_10 = V_11 ;\r\nV_1 -> V_12 = V_13 ;\r\nV_1 -> V_14 = V_15 ;\r\nV_1 -> V_16 = V_17 ;\r\n}\r\nelse if ( strcmp ( V_4 , L_2 ) == 0 ) {\r\nV_1 -> V_10 = V_18 ;\r\nV_1 -> V_12 = V_19 ;\r\nV_1 -> V_14 = V_20 ;\r\nV_1 -> V_16 = V_21 ;\r\n}\r\nelse {\r\nreturn V_9 ;\r\n}\r\nreturn V_22 ;\r\n}\r\nstatic T_4\r\nF_3 ( T_5 V_6 , struct V_23 * V_24 , T_6 * V_25 ,\r\nint * V_2 , T_3 * * V_3 )\r\n{\r\nT_7 V_26 [ V_27 ] ;\r\nT_8 V_28 ;\r\nT_9 V_29 ;\r\nif ( ! F_4 ( V_6 , V_26 , sizeof V_26 , V_2 , V_3 ) ) {\r\nreturn FALSE ;\r\n}\r\nV_28 . V_30 = V_26 [ 28 ] ;\r\nV_24 -> V_31 = F_5 ( V_28 . V_30 ) ;\r\nif ( V_24 -> V_31 == V_32 ) {\r\n* V_2 = V_33 ;\r\n* V_3 = F_6 ( L_3 ,\r\nV_28 . V_30 ) ;\r\nreturn FALSE ;\r\n}\r\nV_29 = F_7 ( & V_26 [ 0 ] ) ;\r\nif ( V_29 < V_34 ) {\r\n* V_2 = V_35 ;\r\n* V_3 = F_6 ( L_4 ,\r\nV_29 ) ;\r\nreturn FALSE ;\r\n}\r\nV_29 -= V_34 ;\r\nif ( V_24 -> V_31 == V_36 ) {\r\nif ( V_29 < 3 ) {\r\n* V_2 = V_35 ;\r\n* V_3 = F_6 ( L_4 ,\r\nV_29 + V_34 ) ;\r\nreturn FALSE ;\r\n}\r\nV_29 -= 3 ;\r\nif ( ! F_8 ( V_6 , 3 , V_2 ) )\r\nreturn FALSE ;\r\n}\r\nif ( V_29 > V_37 ) {\r\n* V_2 = V_35 ;\r\n* V_3 = F_6 ( L_5 ,\r\nV_29 , V_37 ) ;\r\nreturn FALSE ;\r\n}\r\nV_24 -> V_38 = V_39 ;\r\nV_24 -> V_40 = V_41 ;\r\nV_24 -> V_42 = V_29 ;\r\nV_24 -> V_43 = V_29 ;\r\nV_24 -> V_44 . V_45 = F_7 ( & V_26 [ 4 ] ) ;\r\nV_24 -> V_44 . V_46 = 0 ;\r\nF_9 ( V_24 -> V_31 , & V_24 -> V_47 , V_26 ) ;\r\nreturn F_10 ( V_6 , V_25 , V_24 , V_2 , V_3 ) ;\r\n}\r\nstatic T_4 V_13 ( T_2 * V_1 , int * V_2 , T_3 * * V_3 ,\r\nT_10 * V_48 )\r\n{\r\n* V_48 = F_11 ( V_1 -> V_6 ) ;\r\nif ( ! F_3 ( V_1 -> V_6 , & V_1 -> V_24 , V_1 -> V_49 ,\r\nV_2 , V_3 ) ) {\r\nreturn FALSE ;\r\n}\r\nif ( V_1 -> V_50 == V_32 )\r\nV_1 -> V_50 = V_1 -> V_24 . V_31 ;\r\nelse {\r\nif ( V_1 -> V_50 != V_1 -> V_24 . V_31 )\r\nV_1 -> V_50 = V_51 ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_4 V_15 ( T_2 * V_1 , T_10 V_52 ,\r\nstruct V_23 * V_24 , T_6 * V_25 , int * V_2 , T_3 * * V_3 )\r\n{\r\nif ( F_12 ( V_1 -> V_53 , V_52 , V_54 , V_2 ) == - 1 )\r\nreturn FALSE ;\r\nif ( ! F_3 ( V_1 -> V_53 , V_24 , V_25 , V_2 , V_3 ) ) {\r\nif ( * V_2 == 0 )\r\n* V_2 = V_7 ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_4\r\nF_13 ( T_5 V_6 , struct V_23 * V_24 , T_6 * V_25 ,\r\nint * V_2 , T_3 * * V_3 )\r\n{\r\nT_7 V_26 [ V_55 ] ;\r\nT_11 V_28 ;\r\nT_9 V_29 ;\r\nif ( ! F_4 ( V_6 , V_26 , sizeof V_26 , V_2 , V_3 ) ) {\r\nreturn FALSE ;\r\n}\r\nV_28 . V_30 = V_26 [ 28 ] ;\r\nV_24 -> V_31 = F_5 ( V_28 . V_30 ) ;\r\n#if 0\r\nif (phdr->pkt_encap == WTAP_ENCAP_UNKNOWN) {\r\n*err = WTAP_ERR_UNSUPPORTED;\r\n*err_info = g_strdup_printf("iptrace: interface type IFT=0x%02x unknown or unsupported",\r\npkt_hdr.if_type);\r\nreturn FALSE;\r\n}\r\n#endif\r\nV_29 = F_7 ( & V_26 [ 0 ] ) ;\r\nif ( V_29 < V_56 ) {\r\n* V_2 = V_35 ;\r\n* V_3 = F_6 ( L_4 ,\r\nV_29 ) ;\r\nreturn FALSE ;\r\n}\r\nV_29 -= V_56 ;\r\nif ( V_24 -> V_31 == V_36 ) {\r\nif ( V_29 < 3 ) {\r\n* V_2 = V_35 ;\r\n* V_3 = F_6 ( L_4 ,\r\nV_29 + V_56 ) ;\r\nreturn FALSE ;\r\n}\r\nV_29 -= 3 ;\r\nif ( ! F_8 ( V_6 , 3 , V_2 ) )\r\nreturn FALSE ;\r\n}\r\nif ( V_29 > V_37 ) {\r\n* V_2 = V_35 ;\r\n* V_3 = F_6 ( L_5 ,\r\nV_29 , V_37 ) ;\r\nreturn FALSE ;\r\n}\r\nV_24 -> V_38 = V_39 ;\r\nV_24 -> V_40 = V_41 ;\r\nV_24 -> V_42 = V_29 ;\r\nV_24 -> V_43 = V_29 ;\r\nV_24 -> V_44 . V_45 = F_7 ( & V_26 [ 32 ] ) ;\r\nV_24 -> V_44 . V_46 = F_7 ( & V_26 [ 36 ] ) ;\r\nF_9 ( V_24 -> V_31 , & V_24 -> V_47 , V_26 ) ;\r\nreturn F_10 ( V_6 , V_25 , V_24 , V_2 , V_3 ) ;\r\n}\r\nstatic T_4 V_19 ( T_2 * V_1 , int * V_2 , T_3 * * V_3 ,\r\nT_10 * V_48 )\r\n{\r\n* V_48 = F_11 ( V_1 -> V_6 ) ;\r\nif ( ! F_13 ( V_1 -> V_6 , & V_1 -> V_24 , V_1 -> V_49 ,\r\nV_2 , V_3 ) ) {\r\nreturn FALSE ;\r\n}\r\nif ( V_1 -> V_50 == V_32 )\r\nV_1 -> V_50 = V_1 -> V_24 . V_31 ;\r\nelse {\r\nif ( V_1 -> V_50 != V_1 -> V_24 . V_31 )\r\nV_1 -> V_50 = V_51 ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_4 V_20 ( T_2 * V_1 , T_10 V_52 ,\r\nstruct V_23 * V_24 , T_6 * V_25 , int * V_2 , T_3 * * V_3 )\r\n{\r\nif ( F_12 ( V_1 -> V_53 , V_52 , V_54 , V_2 ) == - 1 )\r\nreturn FALSE ;\r\nif ( ! F_13 ( V_1 -> V_53 , V_24 , V_25 , V_2 , V_3 ) ) {\r\nif ( * V_2 == 0 )\r\n* V_2 = V_7 ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_4\r\nF_10 ( T_5 V_6 , T_6 * V_25 , struct V_23 * V_24 ,\r\nint * V_2 , T_3 * * V_3 )\r\n{\r\nif ( ! F_14 ( V_6 , V_25 , V_24 -> V_43 , V_2 , V_3 ) )\r\nreturn FALSE ;\r\nif ( V_24 -> V_31 == V_57 ) {\r\nF_15 ( V_24 , F_16 ( V_25 ) ) ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic void\r\nF_9 ( int V_58 , union V_59 * V_47 ,\r\nT_7 * V_26 )\r\n{\r\nchar V_60 [ 9 ] ;\r\nchar * V_61 ;\r\nint V_62 = 0 ;\r\nint V_63 = 0 ;\r\nswitch ( V_58 ) {\r\ncase V_57 :\r\nmemcpy ( V_60 , & V_26 [ 20 ] , 8 ) ;\r\nV_60 [ 8 ] = '\0' ;\r\nV_61 = strchr ( V_60 , '.' ) ;\r\nif ( V_61 ) {\r\n* V_61 = '\0' ;\r\nV_62 = ( int ) strtoul ( V_60 , NULL , 10 ) ;\r\nV_61 ++ ;\r\nV_63 = ( int ) strtoul ( V_61 , NULL , 10 ) ;\r\n}\r\nV_47 -> V_64 . V_65 = V_26 [ 29 ] ;\r\nV_47 -> V_64 . V_66 = V_62 ;\r\nV_47 -> V_64 . V_67 = V_63 ;\r\nV_47 -> V_64 . V_68 = 0 ;\r\nV_47 -> V_64 . V_69 = 0 ;\r\nV_47 -> V_64 . V_70 = 0 ;\r\nV_47 -> V_64 . V_71 = 0 ;\r\nV_47 -> V_64 . V_72 = 0 ;\r\nbreak;\r\ncase V_73 :\r\nV_47 -> V_74 . V_75 = 0 ;\r\nbreak;\r\n}\r\n}\r\nstatic int\r\nF_5 ( unsigned int V_76 )\r\n{\r\nstatic const int V_77 [] = {\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_78 ,\r\nV_32 ,\r\nV_73 ,\r\nV_73 ,\r\nV_32 ,\r\nV_79 ,\r\nV_32 ,\r\nV_32 ,\r\nV_78 ,\r\nV_32 ,\r\nV_32 ,\r\nV_36 ,\r\nV_80 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_78 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_32 ,\r\nV_57 ,\r\n} ;\r\n#define F_17 (sizeof ift_encap / sizeof ift_encap[0])\r\nif ( V_76 < F_17 ) {\r\nreturn V_77 [ V_76 ] ;\r\n}\r\nelse {\r\nswitch( V_76 ) {\r\ncase V_81 :\r\nreturn V_82 ;\r\nbreak;\r\ncase V_83 :\r\nreturn V_78 ;\r\nbreak;\r\ndefault:\r\nreturn V_32 ;\r\n}\r\n}\r\n}
