#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Feb  5 18:29:02 2018
# Process ID: 65776
# Current directory: C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent54504 C:\Users\dgaiero\Documents\School\College\Year_2\Quarter_2\CPE_233\HW_2\VIVADO\HW_2.xpr
# Log file: C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/vivado.log
# Journal file: C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/HW_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 755.711 ; gain = 60.668
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: SPEAKER_DRIVER
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 820.172 ; gain = 56.156
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SPEAKER_DRIVER' [C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/HW_2.srcs/sources_1/new/SPEAKER_DRIVER.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element frequency_reg was removed.  [C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/HW_2.srcs/sources_1/new/SPEAKER_DRIVER.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SPEAKER_DRIVER' (1#1) [C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/HW_2.srcs/sources_1/new/SPEAKER_DRIVER.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 859.879 ; gain = 95.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 859.879 ; gain = 95.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/HW_2.srcs/constrs_1/imports/BASYS_FILES/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/dgaiero/Documents/School/College/Year_2/Quarter_2/CPE_233/HW_2/VIVADO/HW_2.srcs/constrs_1/imports/BASYS_FILES/Basys3_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1201.152 ; gain = 437.137
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1201.152 ; gain = 437.137
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 18:31:44 2018...
