# PWM-Design
Implements a Pulse Width Modulation (PWM) module using a Finite State Machine (FSM) in Verilog.
