var searchData=
[
  ['xcvr_5fcalib_5ftx_25476',['xcvr_calib_tx',['../altera__adxcvr_8c.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c'],['../altera__adxcvr_8h.html#aecd3c23ef57fd83ab95939ea6322532d',1,'xcvr_calib_tx(struct adxcvr *xcvr):&#160;altera_adxcvr.c']]],
  ['xil_5fgpio_5fdirection_5finput_25477',['xil_gpio_direction_input',['../xilinx__gpio_8c.html#a178319a70c14754c5a775bdef5a9b756',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fdirection_5foutput_25478',['xil_gpio_direction_output',['../xilinx__gpio_8c.html#a2b4158f1478f62805b99c51ce391afbe',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_25479',['xil_gpio_get',['../xilinx__gpio_8c.html#aeaaf49c85023a67dd97a60a3fbe20c13',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fdirection_25480',['xil_gpio_get_direction',['../xilinx__gpio_8c.html#a1df16bfbe1bb6a60c1ff28b3895a045a',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5foptional_25481',['xil_gpio_get_optional',['../xilinx__gpio_8c.html#a6718d8e1a8d32fef8e6898a4f6788508',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fget_5fvalue_25482',['xil_gpio_get_value',['../xilinx__gpio_8c.html#a60ef0a717b0353f898459f16f68ace5d',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5firq_5fctrl_5finit_25483',['xil_gpio_irq_ctrl_init',['../xilinx__gpio__irq_8c.html#a449e62eb84f1d98d40007632abb2b51c',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fctrl_5fremove_25484',['xil_gpio_irq_ctrl_remove',['../xilinx__gpio__irq_8c.html#a607992ac5707856c00e5c9ae436269e9',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fdisable_25485',['xil_gpio_irq_disable',['../xilinx__gpio__irq_8c.html#a429e65d62b495f6b93508ef2175f18eb',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fenable_25486',['xil_gpio_irq_enable',['../xilinx__gpio__irq_8c.html#a44f3ebbccad63a89f5aaff95153a54ea',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5fregister_5fcallback_25487',['xil_gpio_irq_register_callback',['../xilinx__gpio__irq_8c.html#ae5f7b38938393620556af9ba91f0951a',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5ftrigger_5flevel_5fset_25488',['xil_gpio_irq_trigger_level_set',['../xilinx__gpio__irq_8c.html#a9763c2fc643ee98448c45185f6610e72',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5firq_5funregister_25489',['xil_gpio_irq_unregister',['../xilinx__gpio__irq_8c.html#ac5eac5fb1f67264c66764ab1597e71a5',1,'xilinx_gpio_irq.c']]],
  ['xil_5fgpio_5fremove_25490',['xil_gpio_remove',['../xilinx__gpio_8c.html#a599eb5f9d8379232fe9f261ab2fac9ec',1,'xilinx_gpio.c']]],
  ['xil_5fgpio_5fset_5fvalue_25491',['xil_gpio_set_value',['../xilinx__gpio_8c.html#ae60f5d4caa657e5b805805e3ee551ae0',1,'xilinx_gpio.c']]],
  ['xil_5fi2c_5finit_25492',['xil_i2c_init',['../xilinx_2i2c__extra_8h.html#a958cc79fc65643791ca95a4d8fe577a9',1,'xil_i2c_init(struct no_os_i2c_desc **desc, const struct no_os_i2c_init_param *param):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#a958cc79fc65643791ca95a4d8fe577a9',1,'xil_i2c_init(struct no_os_i2c_desc **desc, const struct no_os_i2c_init_param *param):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fread_25493',['xil_i2c_read',['../xilinx_2i2c__extra_8h.html#a507f55c3a8b06d9debf8a116fd2fca02',1,'xil_i2c_read(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#a507f55c3a8b06d9debf8a116fd2fca02',1,'xil_i2c_read(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fremove_25494',['xil_i2c_remove',['../xilinx_2i2c__extra_8h.html#a8ced143e198b6c9ecae91926e741e997',1,'xil_i2c_remove(struct no_os_i2c_desc *desc):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#a8ced143e198b6c9ecae91926e741e997',1,'xil_i2c_remove(struct no_os_i2c_desc *desc):&#160;xilinx_i2c.c']]],
  ['xil_5fi2c_5fwrite_25495',['xil_i2c_write',['../xilinx_2i2c__extra_8h.html#a6c215de9df06742481f0ac7f5e02ee3b',1,'xil_i2c_write(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c'],['../xilinx__i2c_8c.html#a6c215de9df06742481f0ac7f5e02ee3b',1,'xil_i2c_write(struct no_os_i2c_desc *desc, uint8_t *data, uint8_t bytes_number, uint8_t stop_bit):&#160;xilinx_i2c.c']]],
  ['xil_5firq_5fctrl_5finit_25496',['xil_irq_ctrl_init',['../xilinx__irq_8c.html#a916d9dccdf90831846d0a89393218fcd',1,'xilinx_irq.c']]],
  ['xil_5firq_5fctrl_5fremove_25497',['xil_irq_ctrl_remove',['../xilinx__irq_8c.html#a32286510e0435b58089f9c8637df9515',1,'xilinx_irq.c']]],
  ['xil_5firq_5fdisable_25498',['xil_irq_disable',['../xilinx__irq_8c.html#a489d8284984fe929d1712f7f8804033b',1,'xilinx_irq.c']]],
  ['xil_5firq_5fenable_25499',['xil_irq_enable',['../xilinx__irq_8c.html#a861cfdb7983f53745fd3e77dc5431de0',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fdisable_25500',['xil_irq_global_disable',['../xilinx__irq_8c.html#a2a204c0c2abece7dba1dee83d36b2807',1,'xilinx_irq.c']]],
  ['xil_5firq_5fglobal_5fenable_25501',['xil_irq_global_enable',['../xilinx__irq_8c.html#a34d1d1b0d3d9df36c5d4f11d07a40609',1,'xilinx_irq.c']]],
  ['xil_5firq_5fregister_5fcallback_25502',['xil_irq_register_callback',['../xilinx__irq_8c.html#a0080c675fecf03ba8cb8b47883d6b5f8',1,'xilinx_irq.c']]],
  ['xil_5firq_5ftrigger_5flevel_5fset_25503',['xil_irq_trigger_level_set',['../xilinx__irq_8c.html#a07a05d81de9fc95ebce5835105df69ba',1,'xilinx_irq.c']]],
  ['xil_5firq_5funregister_25504',['xil_irq_unregister',['../xilinx__irq_8c.html#a612a63d436388e85e2ad460bb25a6492',1,'xilinx_irq.c']]],
  ['xil_5fspi_5finit_25505',['xil_spi_init',['../xilinx__spi_8c.html#a5e0598018bad712bff60938b3676eefd',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fremove_25506',['xil_spi_remove',['../xilinx__spi_8c.html#a1b3f4705061bb827e32598cde971b0be',1,'xilinx_spi.c']]],
  ['xil_5fspi_5fwrite_5fand_5fread_25507',['xil_spi_write_and_read',['../xilinx__spi_8c.html#aa38dcad5a487a0ffae02e9a147ebf2e4',1,'xilinx_spi.c']]],
  ['xilinx_5fxcvr_5fcalc_5fcpll_5fconfig_25508',['xilinx_xcvr_calc_cpll_config',['../xilinx__transceiver_8c.html#aed8b3fbd43c5f9200d529a4a24966157',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a770bf68344844b03a7fcee81799786ca',1,'xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcalc_5fqpll_5fconfig_25509',['xilinx_xcvr_calc_qpll_config',['../xilinx__transceiver_8c.html#a0b755df35721698bd54acb2ddab7fd0a',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a0b755df35721698bd54acb2ddab7fd0a',1,'xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcheck_5flane_5frate_25510',['xilinx_xcvr_check_lane_rate',['../xilinx__transceiver_8c.html#a20f1f916345eedf67205dce5dc306ac4',1,'xilinx_xcvr_check_lane_rate(struct xilinx_xcvr *xcvr, uint32_t lane_rate_khz):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a20f1f916345eedf67205dce5dc306ac4',1,'xilinx_xcvr_check_lane_rate(struct xilinx_xcvr *xcvr, uint32_t lane_rate_khz):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5fcdr_25511',['xilinx_xcvr_configure_cdr',['../xilinx__transceiver_8c.html#a9a5d62ebbe8546527169880c6262352a',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a9a5d62ebbe8546527169880c6262352a',1,'xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fconfigure_5flpm_5fdfe_5fmode_25512',['xilinx_xcvr_configure_lpm_dfe_mode',['../xilinx__transceiver_8c.html#a50ec6cb8f33b09d5ef90bdf91849e3fc',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a50ec6cb8f33b09d5ef90bdf91849e3fc',1,'xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fcalc_5flane_5frate_25513',['xilinx_xcvr_cpll_calc_lane_rate',['../xilinx__transceiver_8c.html#a673a2f3946ce33ac1bc3d7e007081e09',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a673a2f3946ce33ac1bc3d7e007081e09',1,'xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fread_5fconfig_25514',['xilinx_xcvr_cpll_read_config',['../xilinx__transceiver_8c.html#ad33a09e089ee3ac7ff6587a3334c99d8',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ad33a09e089ee3ac7ff6587a3334c99d8',1,'xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fcpll_5fwrite_5fconfig_25515',['xilinx_xcvr_cpll_write_config',['../xilinx__transceiver_8c.html#a4f683fe90cc55bb699b295dc29b94b0b',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a4f683fe90cc55bb699b295dc29b94b0b',1,'xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fread_25516',['xilinx_xcvr_drp_read',['../xilinx__transceiver_8c.html#a82f18758019cd7b06aad5c239c09b702',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fupdate_25517',['xilinx_xcvr_drp_update',['../xilinx__transceiver_8c.html#a9dbd565733d7be094b39fb53e7725085',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fdrp_5fwrite_25518',['xilinx_xcvr_drp_write',['../xilinx__transceiver_8c.html#a6eab1e8073c5ec4d79871b79da02a7dc',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fcpll_5fread_5fconfig_25519',['xilinx_xcvr_gth34_cpll_read_config',['../xilinx__transceiver_8c.html#acbda9330b85a289ff3a40f5b6ebca3ad',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fcpll_5fwrite_5fconfig_25520',['xilinx_xcvr_gth34_cpll_write_config',['../xilinx__transceiver_8c.html#a4c40ba4dfc484002aeefc5182408d4a3',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fqpll_5fread_5fconfig_25521',['xilinx_xcvr_gth34_qpll_read_config',['../xilinx__transceiver_8c.html#a402694d3a2198a875bb5dd0c22297381',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fqpll_5fwrite_5fconfig_25522',['xilinx_xcvr_gth34_qpll_write_config',['../xilinx__transceiver_8c.html#aa2841c40ec60c8130ba7862f2dde96cc',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fread_5fout_5fdiv_25523',['xilinx_xcvr_gth34_read_out_div',['../xilinx__transceiver_8c.html#a6298d518c42500679df2564f27779052',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth34_5fwrite_5fout_5fdiv_25524',['xilinx_xcvr_gth34_write_out_div',['../xilinx__transceiver_8c.html#a36219da7f336451c952c9c720c6974ca',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgth3_5fconfigure_5fcdr_25525',['xilinx_xcvr_gth3_configure_cdr',['../xilinx__transceiver_8c.html#ae45741cb20417381bfa5cd96852644d4',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fconfigure_5fcdr_25526',['xilinx_xcvr_gtx2_configure_cdr',['../xilinx__transceiver_8c.html#a9b2496da15c12a882d7c1deab09a0f25',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fcpll_5fread_5fconfig_25527',['xilinx_xcvr_gtx2_cpll_read_config',['../xilinx__transceiver_8c.html#ae73a78120bcc4fd027b20088260b722b',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fcpll_5fwrite_5fconfig_25528',['xilinx_xcvr_gtx2_cpll_write_config',['../xilinx__transceiver_8c.html#a98b5bcfd4d381755e03e0cea23c6efe5',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fqpll_5fread_5fconfig_25529',['xilinx_xcvr_gtx2_qpll_read_config',['../xilinx__transceiver_8c.html#a7b6684578d1988652e0fb40bda15d2e7',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fqpll_5fwrite_5fconfig_25530',['xilinx_xcvr_gtx2_qpll_write_config',['../xilinx__transceiver_8c.html#a31ae35e91a6eaf9849253343edfa5722',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fread_5fout_5fdiv_25531',['xilinx_xcvr_gtx2_read_out_div',['../xilinx__transceiver_8c.html#aa2a0f62a4dfa008fab34301f7bb4442d',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fgtx2_5fwrite_5fout_5fdiv_25532',['xilinx_xcvr_gtx2_write_out_div',['../xilinx__transceiver_8c.html#a6c083e0c5f460c34abcbbb3edb04fc6a',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fout_5fdiv_5fto_5fval_25533',['xilinx_xcvr_out_div_to_val',['../xilinx__transceiver_8c.html#ac5ce552546dd1226e27d97bd5501d409',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fcalc_5flane_5frate_25534',['xilinx_xcvr_qpll_calc_lane_rate',['../xilinx__transceiver_8c.html#aeaf50da47cfe823bbf1d0c5264a27d05',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a3b5f43b9b7efa421a73d40f5044c26ff',1,'xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fread_5fconfig_25535',['xilinx_xcvr_qpll_read_config',['../xilinx__transceiver_8c.html#a2b1d8da92d1066394fa839f71d351a50',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a2b1d8da92d1066394fa839f71d351a50',1,'xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fqpll_5fwrite_5fconfig_25536',['xilinx_xcvr_qpll_write_config',['../xilinx__transceiver_8c.html#ab915c53bdeadcde498f5cbea6769e404',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ab915c53bdeadcde498f5cbea6769e404',1,'xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fread_25537',['xilinx_xcvr_read',['../xilinx__transceiver_8c.html#a01248cb44114bcefc221bef453d8be94',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fread_5fout_5fdiv_25538',['xilinx_xcvr_read_out_div',['../xilinx__transceiver_8c.html#af358f498a3af4840dc8ddfd5ea42b34d',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#af358f498a3af4840dc8ddfd5ea42b34d',1,'xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_25539',['xilinx_xcvr_write',['../xilinx__transceiver_8c.html#a285fabea223e97dddb68530630e48b0d',1,'xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5fout_5fdiv_25540',['xilinx_xcvr_write_out_div',['../xilinx__transceiver_8c.html#a61d904b042059857b4242ae0e87c7361',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a61d904b042059857b4242ae0e87c7361',1,'xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5frx_5fclk25_5fdiv_25541',['xilinx_xcvr_write_rx_clk25_div',['../xilinx__transceiver_8c.html#a3acecd1b0bbf61ad3815cff76c028c7a',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#a3acecd1b0bbf61ad3815cff76c028c7a',1,'xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]],
  ['xilinx_5fxcvr_5fwrite_5ftx_5fclk25_5fdiv_25542',['xilinx_xcvr_write_tx_clk25_div',['../xilinx__transceiver_8c.html#ad0fb968d2fc2c25694d8fbbab5a7779e',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c'],['../xilinx__transceiver_8h.html#ad0fb968d2fc2c25694d8fbbab5a7779e',1,'xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div):&#160;xilinx_transceiver.c']]]
];
