// Seed: 830583898
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wor id_2
    , id_19,
    output wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    input wor id_8,
    output uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input tri id_15,
    output wor id_16,
    input wor id_17
);
  assign id_19[-1] = id_13;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd68
) (
    output tri  id_0
    , id_8,
    input  tri  id_1,
    input  wand id_2,
    output wire _id_3,
    output tri1 id_4,
    input  tri0 id_5,
    input  wire id_6
);
  logic [1  -  -1 : id_3] id_9;
  nand primCall (id_4, id_2, id_1, id_5, id_8, id_6);
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_0,
      id_5,
      id_4,
      id_6,
      id_4,
      id_5,
      id_4,
      id_0,
      id_6,
      id_6,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2
  );
endmodule
