# VLSI
A collection of designs for FPGA's at RTL level as well as transistor level with Cadence Virtuoso.

Assignments 1-5 describe designs at RTL and behavioral levels using Verilog for an FPGA. 
Assignments 6- describe designs at CMOS level using Cadence Virtuoso.
