

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s'
================================================================
* Date:           Fri Nov  8 14:17:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.021 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    46284|    46284|  0.463 ms|  0.463 ms|  46284|  46284|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |       54|       54|   0.540 us|   0.540 us|   54|   54|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |       54|       54|   0.540 us|   0.540 us|   54|   54|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3                    |    46228|    46228|       889|          -|          -|    52|        no|
        | + VITIS_LOOP_155_4_VITIS_LOOP_156_5  |      832|      832|         8|          -|          -|   104|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      72|    668|    -|
|Memory           |        0|    -|      48|     48|    0|
|Multiplexer      |        -|    -|       -|   1524|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     223|   2320|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |        0|   0|   8|   51|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        0|   0|  52|  530|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |        0|   0|  12|   87|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  72|  668|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U     |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_1_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_2_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_3_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_4_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_5_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_6_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_7_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_8_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_9_U   |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_10_U  |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_11_U  |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_12_U  |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_13_U  |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_14_U  |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    |buf_V_15_U  |StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_buf_V_RAM_AUTO_1R1W  |        0|  3|   3|    0|    52|    3|     1|          156|
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                             |        0| 48|  48|    0|   832|   48|    16|         2496|
    +------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_461_p2                                                           |         +|   0|  0|  14|           7|           1|
    |add_ln156_fu_501_p2                                                           |         +|   0|  0|  14|           6|           1|
    |yp_2_fu_449_p2                                                                |         +|   0|  0|  14|           6|           1|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_443_p2                                                          |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln155_fu_455_p2                                                          |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln156_fu_467_p2                                                          |      icmp|   0|  0|  10|           6|           5|
    |select_ln155_fu_473_p3                                                        |    select|   0|  0|   6|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0|  80|          40|          21|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  48|          9|    1|          9|
    |buf_V_10_address0       |  25|          5|    6|         30|
    |buf_V_10_ce0            |  25|          5|    1|          5|
    |buf_V_10_d0             |  20|          4|    3|         12|
    |buf_V_10_we0            |  20|          4|    1|          4|
    |buf_V_11_address0       |  25|          5|    6|         30|
    |buf_V_11_ce0            |  25|          5|    1|          5|
    |buf_V_11_d0             |  20|          4|    3|         12|
    |buf_V_11_we0            |  20|          4|    1|          4|
    |buf_V_12_address0       |  25|          5|    6|         30|
    |buf_V_12_ce0            |  25|          5|    1|          5|
    |buf_V_12_d0             |  20|          4|    3|         12|
    |buf_V_12_we0            |  20|          4|    1|          4|
    |buf_V_13_address0       |  25|          5|    6|         30|
    |buf_V_13_ce0            |  25|          5|    1|          5|
    |buf_V_13_d0             |  20|          4|    3|         12|
    |buf_V_13_we0            |  20|          4|    1|          4|
    |buf_V_14_address0       |  25|          5|    6|         30|
    |buf_V_14_ce0            |  25|          5|    1|          5|
    |buf_V_14_d0             |  20|          4|    3|         12|
    |buf_V_14_we0            |  20|          4|    1|          4|
    |buf_V_15_address0       |  25|          5|    6|         30|
    |buf_V_15_ce0            |  25|          5|    1|          5|
    |buf_V_15_d0             |  20|          4|    3|         12|
    |buf_V_15_we0            |  20|          4|    1|          4|
    |buf_V_1_address0        |  25|          5|    6|         30|
    |buf_V_1_ce0             |  25|          5|    1|          5|
    |buf_V_1_d0              |  20|          4|    3|         12|
    |buf_V_1_we0             |  20|          4|    1|          4|
    |buf_V_2_address0        |  25|          5|    6|         30|
    |buf_V_2_ce0             |  25|          5|    1|          5|
    |buf_V_2_d0              |  20|          4|    3|         12|
    |buf_V_2_we0             |  20|          4|    1|          4|
    |buf_V_3_address0        |  25|          5|    6|         30|
    |buf_V_3_ce0             |  25|          5|    1|          5|
    |buf_V_3_d0              |  20|          4|    3|         12|
    |buf_V_3_we0             |  20|          4|    1|          4|
    |buf_V_4_address0        |  25|          5|    6|         30|
    |buf_V_4_ce0             |  25|          5|    1|          5|
    |buf_V_4_d0              |  20|          4|    3|         12|
    |buf_V_4_we0             |  20|          4|    1|          4|
    |buf_V_5_address0        |  25|          5|    6|         30|
    |buf_V_5_ce0             |  25|          5|    1|          5|
    |buf_V_5_d0              |  20|          4|    3|         12|
    |buf_V_5_we0             |  20|          4|    1|          4|
    |buf_V_6_address0        |  25|          5|    6|         30|
    |buf_V_6_ce0             |  25|          5|    1|          5|
    |buf_V_6_d0              |  20|          4|    3|         12|
    |buf_V_6_we0             |  20|          4|    1|          4|
    |buf_V_7_address0        |  25|          5|    6|         30|
    |buf_V_7_ce0             |  25|          5|    1|          5|
    |buf_V_7_d0              |  20|          4|    3|         12|
    |buf_V_7_we0             |  20|          4|    1|          4|
    |buf_V_8_address0        |  25|          5|    6|         30|
    |buf_V_8_ce0             |  25|          5|    1|          5|
    |buf_V_8_d0              |  20|          4|    3|         12|
    |buf_V_8_we0             |  20|          4|    1|          4|
    |buf_V_9_address0        |  25|          5|    6|         30|
    |buf_V_9_ce0             |  25|          5|    1|          5|
    |buf_V_9_d0              |  20|          4|    3|         12|
    |buf_V_9_we0             |  20|          4|    1|          4|
    |buf_V_address0          |  25|          5|    6|         30|
    |buf_V_ce0               |  25|          5|    1|          5|
    |buf_V_d0                |  20|          4|    3|         12|
    |buf_V_we0               |  20|          4|    1|          4|
    |in0_V_TREADY            |   9|          2|    1|          2|
    |indvar_flatten_reg_316  |   9|          2|    7|         14|
    |xp_reg_327              |   9|          2|    6|         12|
    |yp_fu_56                |   9|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |1524|        305|  197|        865|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln155_reg_529                                                             |  7|   0|    7|          0|
    |add_ln156_reg_619                                                             |  6|   0|    6|          0|
    |ap_CS_fsm                                                                     |  8|   0|    8|          0|
    |buf_V_10_load_reg_674                                                         |  3|   0|    3|          0|
    |buf_V_11_load_reg_679                                                         |  3|   0|    3|          0|
    |buf_V_12_load_reg_684                                                         |  3|   0|    3|          0|
    |buf_V_13_load_reg_689                                                         |  3|   0|    3|          0|
    |buf_V_14_load_reg_694                                                         |  3|   0|    3|          0|
    |buf_V_15_load_reg_699                                                         |  3|   0|    3|          0|
    |buf_V_1_load_reg_629                                                          |  3|   0|    3|          0|
    |buf_V_2_load_reg_634                                                          |  3|   0|    3|          0|
    |buf_V_3_load_reg_639                                                          |  3|   0|    3|          0|
    |buf_V_4_load_reg_644                                                          |  3|   0|    3|          0|
    |buf_V_5_load_reg_649                                                          |  3|   0|    3|          0|
    |buf_V_6_load_reg_654                                                          |  3|   0|    3|          0|
    |buf_V_7_load_reg_659                                                          |  3|   0|    3|          0|
    |buf_V_8_load_reg_664                                                          |  3|   0|    3|          0|
    |buf_V_9_load_reg_669                                                          |  3|   0|    3|          0|
    |buf_V_load_reg_624                                                            |  3|   0|    3|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_338_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_396_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_374_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_reg_316                                                        |  7|   0|    7|          0|
    |select_ln155_reg_534                                                          |  6|   0|    6|          0|
    |xp_reg_327                                                                    |  6|   0|    6|          0|
    |yp_2_reg_521                                                                  |  6|   0|    6|          0|
    |yp_fu_56                                                                      |  6|   0|    6|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |103|   0|  103|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<104u, 2u, 16u, ap_uint<3>, 0, 48>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<104u, 2u, 16u, ap_uint<3>, 0, 48>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<104u, 2u, 16u, ap_uint<3>, 0, 48>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<104u, 2u, 16u, ap_uint<3>, 0, 48>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<104u, 2u, 16u, ap_uint<3>, 0, 48>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<104u, 2u, 16u, ap_uint<3>, 0, 48>|  return value|
|in0_V_TDATA   |   in|   48|        axis|                                                         in0_V|       pointer|
|in0_V_TVALID  |   in|    1|        axis|                                                         in0_V|       pointer|
|in0_V_TREADY  |  out|    1|        axis|                                                         in0_V|       pointer|
|out_V_TDATA   |  out|   48|        axis|                                                         out_V|       pointer|
|out_V_TVALID  |  out|    1|        axis|                                                         out_V|       pointer|
|out_V_TREADY  |   in|    1|        axis|                                                         out_V|       pointer|
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+

