
build/main.o:     file format elf32-littleriscv


Disassembly of section .text:

00000000 <main>:
   0:	00001137          	lui	sp,0x1
   4:	00400437          	lui	s0,0x400
   8:	10840413          	addi	s0,s0,264 # 400108 <UART_BAUD_REG>
   c:	00000493          	li	s1,0
  10:	00942023          	sw	s1,0(s0)
  14:	00400437          	lui	s0,0x400
  18:	10c40413          	addi	s0,s0,268 # 40010c <UART_TDR_REG>
  1c:	04f00493          	li	s1,79
  20:	00942023          	sw	s1,0(s0)
  24:	00400437          	lui	s0,0x400
  28:	10040413          	addi	s0,s0,256 # 400100 <UART_CTRL_REG>
  2c:	00100493          	li	s1,1
  30:	00942023          	sw	s1,0(s0)

00000034 <check_tx_complete0>:
  34:	00400537          	lui	a0,0x400
  38:	10450513          	addi	a0,a0,260 # 400104 <UART_STAT_REG>
  3c:	00052583          	lw	a1,0(a0)
  40:	0015f593          	andi	a1,a1,1
  44:	feb018e3          	bne	zero,a1,34 <check_tx_complete0>
			44: R_RISCV_BRANCH	check_tx_complete0
  48:	00400437          	lui	s0,0x400
  4c:	10c40413          	addi	s0,s0,268 # 40010c <UART_TDR_REG>
  50:	05000493          	li	s1,80
  54:	00942023          	sw	s1,0(s0)
  58:	00400437          	lui	s0,0x400
  5c:	10040413          	addi	s0,s0,256 # 400100 <UART_CTRL_REG>
  60:	00100493          	li	s1,1
  64:	00942023          	sw	s1,0(s0)

00000068 <check_tx_complete1>:
  68:	00400537          	lui	a0,0x400
  6c:	10450513          	addi	a0,a0,260 # 400104 <UART_STAT_REG>
  70:	00052583          	lw	a1,0(a0)
  74:	0015f593          	andi	a1,a1,1
  78:	feb018e3          	bne	zero,a1,68 <check_tx_complete1>
			78: R_RISCV_BRANCH	check_tx_complete1
