// pipeline registers -> fetch | decode stage

module fetch_decode_latch (
    input             clk, en, clr,
    input      [31:0] InstrF, PCF, PCPlus4F,
    output reg [31:0] InstrD, PCD, PCPlus4D,
	 input jalrF,
	 output reg  jalrD,
	 input lauipc ,
	 output reg lauipcD
);

initial begin
    InstrD = 0; PCD = 0; PCPlus4D = 0;jalrD = 0 ;lauipcD =0;
end

always @(posedge clk) begin
    if (clr) begin
        InstrD <= 0; PCD <= 0; PCPlus4D <= 0; jalrD<=0; lauipcD<=0;
    end else if (en) begin
        InstrD <= InstrF; PCD <= PCF;
        PCPlus4D <= PCPlus4F;
		  jalrD<= jalrF;
		  lauipcD<=lauipc;
    end
end

endmodule