0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v,1700018651,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,AESL_axi_master_memory_bus,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_slave_axilite.v,1688478692,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v,,AESL_axi_slave_axilite,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper.autotb.v,1692586807,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,apatb_ConvNormReluPoolWrapper_top,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/ConvNormReluPoolWrapper_memory_bus_m_axi.v,1688478698,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v,,ConvNormReluPoolWrapper_memory_bus_m_axi;ConvNormReluPoolWrapper_memory_bus_m_axi_buffer;ConvNormReluPoolWrapper_memory_bus_m_axi_decoder;ConvNormReluPoolWrapper_memory_bus_m_axi_fifo;ConvNormReluPoolWrapper_memory_bus_m_axi_read;ConvNormReluPoolWrapper_memory_bus_m_axi_reg_slice;ConvNormReluPoolWrapper_memory_bus_m_axi_throttl;ConvNormReluPoolWrapper_memory_bus_m_axi_write,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v,1688478723,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v,,S_axilite,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_rd.v,1688478644,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,axi_dma_rd,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/axi_dma_wr.v,1688478644,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,axi_dma_wr,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v,1694404232,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v,,,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v,1701147776,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,cnn_dma_axi,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v,1692933521,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/AESL_axi_master_memory_bus.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,cnn_dma_wrapper,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_fsm.v,1688514686,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v,,cnn_fsm,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v,1694404297,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_accel_h.v,dual_port_block_ram,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v,1700539136,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,out_writer,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/params.v,1700030451,systemVerilog,,,,$unit_params_v,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/reg_fifo.v,1692245248,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_wrapper.v,,reg_fifo,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axi_clock_converter_0/sim/axi_clock_converter_0.v,1688479968,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axilite_clock_converter_0/sim/axilite_clock_converter_0.v,,axi_clock_converter_0,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/axilite_clock_converter_0/sim/axilite_clock_converter_0.v,1688480029,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/bias_blk_mem/sim/bias_blk_mem.v,,axilite_clock_converter_0,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/bias_blk_mem/sim/bias_blk_mem.v,1693197190,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/scale_blk_mem/sim/scale_blk_mem.v,,bias_blk_mem,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/ifm_data_128x32768/sim/ifm_data_128x32768.v,1698722875,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer1_line_buffer_128x256/sim/layer1_line_buffer_128x256.v,,ifm_data_128x32768,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l1_o_data_128x4096/sim/l1_o_data_128x4096.v,1699363240,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/sim/layer2_line_buffer_192x32.v,,l1_o_data_128x4096,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v,1699915640,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/bmp_image_writer.v,,l2_o_data_128x4096,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer1_line_buffer_128x256/sim/layer1_line_buffer_128x256.v,1699246178,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l1_o_data_128x4096/sim/l1_o_data_128x4096.v,,layer1_line_buffer_128x256,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/layer2_line_buffer_192x32/sim/layer2_line_buffer_192x32.v,1699416480,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/S_axilite.v,,layer2_line_buffer_192x32,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/scale_blk_mem/sim/scale_blk_mem.v,1693197256,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_0_blk_mem/sim/weight_0_blk_mem.v,,scale_blk_mem,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_0_blk_mem/sim/weight_0_blk_mem.v,1693197764,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_1_blk_mem/sim/weight_1_blk_mem.v,,weight_0_blk_mem,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_1_blk_mem/sim/weight_1_blk_mem.v,1693197874,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_2_blk_mem/sim/weight_2_blk_mem.v,,weight_1_blk_mem,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/weight_2_blk_mem/sim/weight_2_blk_mem.v,1693197948,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/ifm_data_128x32768/sim/ifm_data_128x32768.v,,weight_2_blk_mem,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/act_shifter.v,1687135457,verilog,,,,act_shifter,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bias_shifter.v,1690455777,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v,,bias_shifter,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/bnorm_quant_act.v,1690525037,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/cnn_dma_axi.v,,bnorm_quant_act,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v,1694404218,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v,,,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern.v,1690525078,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v,,conv_kern,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/conv_kern_wrapper_mask.v,1699349990,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v,,conv_kern_wrapper_mask,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/dsp_wrapper.v,1687135457,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/dual_port_block_ram.v,,dsp_wrapper,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac.v,1700472342,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v,mac;reduction_tree,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mac_kern.v,1690274214,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/cnn_accel_h.v,mac_kern,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_gen_fsm.v,1700717201,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v,,mask_gen_fsm,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/imports/mask_calc/mask_maker.v,1701164363,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/verilog/out_writer.v,,mask_maker,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/bmp_image_writer.v,1700541294,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v,,bmp_image_writer,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/initialization_tb.v,1700720194,verilog,,,,initialization_tb,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l1.v,1701164138,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v,,line_buffer_wrapper_l1,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.srcs/sources_1/new/line_buffer_wrapper_l2.v,1701148413,verilog,,C:/Users/Young Jae/OneDrive - SNU/maskgenFPGA/dfx/ip/dma/vivado/dma/dma.gen/sources_1/ip/l2_o_data_128x4096/sim/l2_o_data_128x4096.v,,line_buffer_wrapper_l2,,uvm,../../../../dma.ip_user_files/ipstatic/hdl,,,,,
