\hypertarget{struct_a_d_c___mem_map}{}\section{A\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_d_c___mem_map}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a076d9aea70802056237207e2503e8a52}{S\+C1} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a50355545bc85131128f24459e40f1711}{C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a46dbb5345ab79894e02fafa7ba9d8523}{C\+F\+G2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a4842350fea7d6ad275fccc0396f05feb}{R} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a4951f828bd61ae3b9357b256b68cc980}{C\+V1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_afd9792b1696c6e49b9e5185e1e3fc256}{C\+V2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a1399484db9fbc995729c65d45e3b2557}{S\+C2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a811b861e1df65459f3a67a73255cc96b}{S\+C3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a917f361e89fd45e7bf2e7733fda76f86}{O\+FS}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aced9d6037d771813e327ae3924bc4f6a}{PG}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ac87ddc65facdf3933d71e874b9275745}{MG}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_acac4a93dc04aede7fd824d16b6810a45}{C\+L\+PD}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ab05c59171a0798d67bac0442294ace5c}{C\+L\+PS}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aa37bf517bbdb99a00864e6ecb1122a6c}{C\+L\+P4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a3f5dd3a4999f81c45c41be08a3849b98}{C\+L\+P3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a225ce534c9832c8555edd6473b59a41d}{C\+L\+P2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a64450733d1755c38f9466f948ed168c5}{C\+L\+P1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a8297494e7932e271cc59eb5aa896a10e}{C\+L\+P0}
\item 
uint8\+\_\+t \hyperlink{struct_a_d_c___mem_map_a71277aaa40be4473ac2521981f273bd3}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a42f179fbfbc8051ccb50bc11792ef3ee}{C\+L\+MD}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aef7c15535415480c4d2ca4d7cc86deab}{C\+L\+MS}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aead273022ba55e043f5e0a81d9c5b7c8}{C\+L\+M4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aadc0a60c45854df3d46a33790759ef5f}{C\+L\+M3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a4efbf939e8f39accffa83b16f9607587}{C\+L\+M2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a846cc51f8b255a74920d53c497e690ee}{C\+L\+M1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a511c5f41f61227c49738a729b856bc26}{C\+L\+M0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___mem_map_a50355545bc85131128f24459e40f1711}\label{struct_a_d_c___mem_map_a50355545bc85131128f24459e40f1711}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+F\+G1}{CFG1}}
{\footnotesize\ttfamily uint32\+\_\+t C\+F\+G1}

A\+DC Configuration Register 1, offset\+: 0x8 \mbox{\Hypertarget{struct_a_d_c___mem_map_a46dbb5345ab79894e02fafa7ba9d8523}\label{struct_a_d_c___mem_map_a46dbb5345ab79894e02fafa7ba9d8523}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+F\+G2}{CFG2}}
{\footnotesize\ttfamily uint32\+\_\+t C\+F\+G2}

A\+DC Configuration Register 2, offset\+: 0xC \mbox{\Hypertarget{struct_a_d_c___mem_map_a511c5f41f61227c49738a729b856bc26}\label{struct_a_d_c___mem_map_a511c5f41f61227c49738a729b856bc26}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M0}{CLM0}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+M0}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \mbox{\Hypertarget{struct_a_d_c___mem_map_a846cc51f8b255a74920d53c497e690ee}\label{struct_a_d_c___mem_map_a846cc51f8b255a74920d53c497e690ee}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M1}{CLM1}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+M1}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \mbox{\Hypertarget{struct_a_d_c___mem_map_a4efbf939e8f39accffa83b16f9607587}\label{struct_a_d_c___mem_map_a4efbf939e8f39accffa83b16f9607587}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M2}{CLM2}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+M2}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \mbox{\Hypertarget{struct_a_d_c___mem_map_aadc0a60c45854df3d46a33790759ef5f}\label{struct_a_d_c___mem_map_aadc0a60c45854df3d46a33790759ef5f}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M3}{CLM3}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+M3}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \mbox{\Hypertarget{struct_a_d_c___mem_map_aead273022ba55e043f5e0a81d9c5b7c8}\label{struct_a_d_c___mem_map_aead273022ba55e043f5e0a81d9c5b7c8}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+M4}{CLM4}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+M4}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \mbox{\Hypertarget{struct_a_d_c___mem_map_a42f179fbfbc8051ccb50bc11792ef3ee}\label{struct_a_d_c___mem_map_a42f179fbfbc8051ccb50bc11792ef3ee}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+MD@{C\+L\+MD}}
\index{C\+L\+MD@{C\+L\+MD}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+MD}{CLMD}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+MD}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \mbox{\Hypertarget{struct_a_d_c___mem_map_aef7c15535415480c4d2ca4d7cc86deab}\label{struct_a_d_c___mem_map_aef7c15535415480c4d2ca4d7cc86deab}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+MS@{C\+L\+MS}}
\index{C\+L\+MS@{C\+L\+MS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+MS}{CLMS}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+MS}

A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \mbox{\Hypertarget{struct_a_d_c___mem_map_a8297494e7932e271cc59eb5aa896a10e}\label{struct_a_d_c___mem_map_a8297494e7932e271cc59eb5aa896a10e}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P0}{CLP0}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+P0}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___mem_map_a64450733d1755c38f9466f948ed168c5}\label{struct_a_d_c___mem_map_a64450733d1755c38f9466f948ed168c5}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P1}{CLP1}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+P1}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \mbox{\Hypertarget{struct_a_d_c___mem_map_a225ce534c9832c8555edd6473b59a41d}\label{struct_a_d_c___mem_map_a225ce534c9832c8555edd6473b59a41d}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P2}{CLP2}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+P2}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \mbox{\Hypertarget{struct_a_d_c___mem_map_a3f5dd3a4999f81c45c41be08a3849b98}\label{struct_a_d_c___mem_map_a3f5dd3a4999f81c45c41be08a3849b98}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P3}{CLP3}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+P3}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___mem_map_aa37bf517bbdb99a00864e6ecb1122a6c}\label{struct_a_d_c___mem_map_aa37bf517bbdb99a00864e6ecb1122a6c}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+P4}{CLP4}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+P4}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___mem_map_acac4a93dc04aede7fd824d16b6810a45}\label{struct_a_d_c___mem_map_acac4a93dc04aede7fd824d16b6810a45}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+PD@{C\+L\+PD}}
\index{C\+L\+PD@{C\+L\+PD}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+PD}{CLPD}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+PD}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___mem_map_ab05c59171a0798d67bac0442294ace5c}\label{struct_a_d_c___mem_map_ab05c59171a0798d67bac0442294ace5c}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+PS@{C\+L\+PS}}
\index{C\+L\+PS@{C\+L\+PS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+L\+PS}{CLPS}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+PS}

A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___mem_map_a4951f828bd61ae3b9357b256b68cc980}\label{struct_a_d_c___mem_map_a4951f828bd61ae3b9357b256b68cc980}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+V1}{CV1}}
{\footnotesize\ttfamily uint32\+\_\+t C\+V1}

Compare Value Registers, offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___mem_map_afd9792b1696c6e49b9e5185e1e3fc256}\label{struct_a_d_c___mem_map_afd9792b1696c6e49b9e5185e1e3fc256}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+V2}{CV2}}
{\footnotesize\ttfamily uint32\+\_\+t C\+V2}

Compare Value Registers, offset\+: 0x1C \mbox{\Hypertarget{struct_a_d_c___mem_map_ac87ddc65facdf3933d71e874b9275745}\label{struct_a_d_c___mem_map_ac87ddc65facdf3933d71e874b9275745}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!MG@{MG}}
\index{MG@{MG}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{MG}{MG}}
{\footnotesize\ttfamily uint32\+\_\+t MG}

A\+DC Minus-\/\+Side Gain Register, offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___mem_map_a917f361e89fd45e7bf2e7733fda76f86}\label{struct_a_d_c___mem_map_a917f361e89fd45e7bf2e7733fda76f86}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!O\+FS@{O\+FS}}
\index{O\+FS@{O\+FS}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{O\+FS}{OFS}}
{\footnotesize\ttfamily uint32\+\_\+t O\+FS}

A\+DC Offset Correction Register, offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___mem_map_aced9d6037d771813e327ae3924bc4f6a}\label{struct_a_d_c___mem_map_aced9d6037d771813e327ae3924bc4f6a}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!PG@{PG}}
\index{PG@{PG}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{PG}{PG}}
{\footnotesize\ttfamily uint32\+\_\+t PG}

A\+DC Plus-\/\+Side Gain Register, offset\+: 0x2C \mbox{\Hypertarget{struct_a_d_c___mem_map_a4842350fea7d6ad275fccc0396f05feb}\label{struct_a_d_c___mem_map_a4842350fea7d6ad275fccc0396f05feb}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!R@{R}}
\index{R@{R}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily uint32\+\_\+t R\mbox{[}2\mbox{]}}

A\+DC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___mem_map_a71277aaa40be4473ac2521981f273bd3}\label{struct_a_d_c___mem_map_a71277aaa40be4473ac2521981f273bd3}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_a_d_c___mem_map_a076d9aea70802056237207e2503e8a52}\label{struct_a_d_c___mem_map_a076d9aea70802056237207e2503e8a52}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C1}{SC1}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C1\mbox{[}2\mbox{]}}

A\+DC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{struct_a_d_c___mem_map_a1399484db9fbc995729c65d45e3b2557}\label{struct_a_d_c___mem_map_a1399484db9fbc995729c65d45e3b2557}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C2}{SC2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C2}

Status and Control Register 2, offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___mem_map_a811b861e1df65459f3a67a73255cc96b}\label{struct_a_d_c___mem_map_a811b861e1df65459f3a67a73255cc96b}} 
\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{S\+C3}{SC3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C3}

Status and Control Register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
