User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/WriteLatency/STTRAM/256KB/256KB.cfg) is loaded

Memory Cell: MRAM (Magnetoresistive)
Cell Area (F^2)    : 54.000 (5.400Fx10.000F)
Cell Aspect Ratio  : 0.540
Cell Turned-On Resistance : 3.000Kohm
Cell Turned-Off Resistance: 6.000Kohm
Read Mode: Current-Sensing
  - Read Voltage: 0.250V
Reset Mode: Current
  - Reset Current: 80.000uA
  - Reset Pulse: 10.000ns
Set Mode: Current
  - Set Current: 80.000uA
  - Set Pulse: 10.000ns
Access Type: CMOS

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 32
 - Row Activation   : 1 / 8
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 256 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 783.164um x 218.507um = 171126.657um^2
 |--- Mat Area      = 97.895um x 6.828um = 668.464um^2   (32.030%)
 |--- Subarray Area = 45.698um x 3.414um = 156.020um^2   (34.307%)
 - Area Efficiency = 32.030%
Timing:
 -  Read Latency = 1.812ns
 |--- H-Tree Latency = 90.744ps
 |--- Mat Latency    = 1.722ns
    |--- Predecoder Latency = 166.667ps
    |--- Subarray Latency   = 1.555ns
       |--- Row Decoder Latency = 75.973ps
       |--- Bitline Latency     = 13.793ps
       |--- Senseamp Latency    = 1.456ns
       |--- Mux Latency         = 9.242ps
       |--- Precharge Latency   = 445.338ps
 - Write Latency = 10.288ns
 |--- H-Tree Latency = 45.372ps
 |--- Mat Latency    = 10.243ns
    |--- Predecoder Latency = 166.667ps
    |--- Subarray Latency   = 10.076ns
       |--- Write Pulse Duration = 10.000ns
       |--- Row Decoder Latency = 75.973ps
       |--- Charge Latency      = 28.013ps
 - Read Bandwidth  = 8.314GB/s
 - Write Bandwidth = 1.588GB/s
Power:
 -  Read Dynamic Energy = 52.608pJ
 |--- H-Tree Dynamic Energy = 20.064pJ
 |--- Mat Dynamic Energy    = 1.017pJ per mat
    |--- Predecoder Dynamic Energy = 0.029pJ
    |--- Subarray Dynamic Energy   = 0.247pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.002pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Bitline & Cell Read Energy = 0.087pJ
       |--- Senseamp Dynamic Energy    = 0.150pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.003pJ
 - Write Dynamic Energy = 151.261pJ
 |--- H-Tree Dynamic Energy = 20.064pJ
 |--- Mat Dynamic Energy    = 4.100pJ per mat
    |--- Predecoder Dynamic Energy = 0.029pJ
    |--- Subarray Dynamic Energy   = 1.018pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.002pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Bitline & Cell Write Energy= 1.012pJ
 - Leakage Power = 163.981uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 640.551nW per mat

Finished!
