[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: reg1
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 17 components and 92 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 34 connections.
[INFO ODB-0133]     Created 7 nets and 30 connections.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.206    0.206 ^ r1/Q (DFF_X1)
   0.029    0.235 ^ u1/A (BUF_X1)
   0.052    0.287 ^ u1/Z (BUF_X1)
   0.002    0.289 ^ u2/A (BUF_X1)
   0.042    0.331 ^ u2/Z (BUF_X1)
   0.002    0.333 ^ u3/A (BUF_X1)
   0.042    0.375 ^ u3/Z (BUF_X1)
   0.002    0.377 ^ u4/A (BUF_X1)
   0.042    0.419 ^ u4/Z (BUF_X1)
   0.002    0.420 ^ u5/A (BUF_X1)
   0.116    0.536 ^ u5/Z (BUF_X1)
   0.049    0.585 ^ r2/D (DFF_X1)
            0.585   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.048    0.252   library setup time
            0.252   data required time
-----------------------------------------------------------
            0.252   data required time
           -0.585   data arrival time
-----------------------------------------------------------
           -0.333   slack (VIOLATED)


[INFO RSZ-0094] Found 4 endpoints with setup violations.
[INFO RSZ-0040] Inserted 3 buffers.
[INFO RSZ-0041] Resized 18 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
Repair timing output passed/skipped equivalence test
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X2)
   0.123    0.123 ^ r1/Q (DFF_X2)
   0.004    0.126 ^ u1/A (BUF_X4)
   0.027    0.154 ^ u1/Z (BUF_X4)
   0.004    0.157 ^ u2/A (BUF_X8)
   0.021    0.179 ^ u2/Z (BUF_X8)
   0.004    0.182 ^ u3/A (BUF_X8)
   0.020    0.202 ^ u3/Z (BUF_X8)
   0.004    0.206 ^ u4/A (BUF_X8)
   0.021    0.227 ^ u4/Z (BUF_X8)
   0.005    0.232 ^ u5/A (BUF_X16)
   0.022    0.254 ^ u5/Z (BUF_X16)
   0.038    0.292 ^ r2/D (DFF_X1)
            0.292   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.042    0.258   library setup time
            0.258   data required time
-----------------------------------------------------------
            0.258   data required time
           -0.292   data arrival time
-----------------------------------------------------------
           -0.033   slack (VIOLATED)


