// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x80 : Data signal of mode
//        bit 2~0 - mode[2:0] (Read/Write)
//        others  - reserved
// 0x84 : reserved
// 0x88 : Data signal of inbuf_addr
//        bit 31~0 - inbuf_addr[31:0] (Read/Write)
// 0x8c : reserved
// 0x90 : Data signal of outbuf_addr
//        bit 31~0 - outbuf_addr[31:0] (Read/Write)
// 0x94 : reserved
// 0x40 ~
// 0x7f : Memory 'memptr' (64 * 8b)
//        Word n : bit [ 7: 0] - memptr[4n]
//                 bit [15: 8] - memptr[4n+1]
//                 bit [23:16] - memptr[4n+2]
//                 bit [31:24] - memptr[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XAES256CBC_AXILITES_ADDR_AP_CTRL          0x00
#define XAES256CBC_AXILITES_ADDR_GIE              0x04
#define XAES256CBC_AXILITES_ADDR_IER              0x08
#define XAES256CBC_AXILITES_ADDR_ISR              0x0c
#define XAES256CBC_AXILITES_ADDR_MODE_DATA        0x80
#define XAES256CBC_AXILITES_BITS_MODE_DATA        3
#define XAES256CBC_AXILITES_ADDR_INBUF_ADDR_DATA  0x88
#define XAES256CBC_AXILITES_BITS_INBUF_ADDR_DATA  32
#define XAES256CBC_AXILITES_ADDR_OUTBUF_ADDR_DATA 0x90
#define XAES256CBC_AXILITES_BITS_OUTBUF_ADDR_DATA 32
#define XAES256CBC_AXILITES_ADDR_MEMPTR_BASE      0x40
#define XAES256CBC_AXILITES_ADDR_MEMPTR_HIGH      0x7f
#define XAES256CBC_AXILITES_WIDTH_MEMPTR          8
#define XAES256CBC_AXILITES_DEPTH_MEMPTR          64

