// Seed: 3341445370
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  tri1 id_5 = 1'b0;
  if (id_5) begin
    wire id_6;
  end else begin
    wire id_7, id_8, id_9, id_10, id_11;
  end
  supply1 id_12;
  wire id_13;
  tri1 id_14 = 1;
  uwire id_15, id_16, id_17 = 1, id_18;
  assign id_12 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1
    , id_12,
    output tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output wor id_9,
    output uwire id_10
);
  assign id_10 = 1;
  module_0(
      id_12, id_12, id_12
  );
endmodule
