{
    "info": {
        "GRID_X_MAX": 58,
        "GRID_X_MIN": 10,
        "GRID_Y_MAX": 51,
        "GRID_Y_MIN": 0
    },
    "ports": [
        {
            "name": "clk",
            "node": "CLK_HROW_TOP_R_X60Y130/CLK_HROW_CK_BUFHCLK_L0",
            "pin": "E3",
            "wire": "HCLK_VBRK_X34Y130/HCLK_VBRK_CK_BUFHCLK0"
        },
        {
            "name": "din[0]",
            "node": "INT_L_X0Y102/EE2BEG2",
            "pin": "A8",
            "wire": "VBRK_X9Y107/VBRK_EE2A2",
            "wires_outside_roi": [
                "BRKH_INT_X0Y99/BRKH_INT_LVB_L4",
                "CMT_FIFO_R_X7Y112/CMT_FIFO_EE2A2_1",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_2",
                "HCLK_L_X4Y130/HCLK_LV16",
                "INT_INTERFACE_R_X1Y102/INT_INTERFACE_EE2A2",
                "INT_L_X0Y100/LVB_L4",
                "INT_L_X0Y101/LVB_L5",
                "INT_L_X0Y102/EE2BEG2",
                "INT_L_X0Y102/LVB_L6",
                "INT_L_X0Y102/SS6END2",
                "INT_L_X0Y103/LVB_L7",
                "INT_L_X0Y103/SS6E2",
                "INT_L_X0Y104/LVB_L8",
                "INT_L_X0Y104/SS6D2",
                "INT_L_X0Y105/LVB_L9",
                "INT_L_X0Y105/SS6C2",
                "INT_L_X0Y106/LVB_L10",
                "INT_L_X0Y106/SS6B2",
                "INT_L_X0Y107/LVB_L11",
                "INT_L_X0Y107/SS6A2",
                "INT_L_X0Y108/LVB_L12",
                "INT_L_X0Y108/LV_L0",
                "INT_L_X0Y108/SS6BEG2",
                "INT_L_X0Y109/LV_L1",
                "INT_L_X0Y110/LV_L2",
                "INT_L_X0Y111/LV_L3",
                "INT_L_X0Y112/LV_L4",
                "INT_L_X0Y113/LV_L5",
                "INT_L_X0Y114/LV_L6",
                "INT_L_X0Y115/LV_L7",
                "INT_L_X0Y116/LV_L8",
                "INT_L_X0Y117/LV_L9",
                "INT_L_X0Y118/LV_L10",
                "INT_L_X0Y119/LV_L11",
                "INT_L_X0Y120/LV_L12",
                "INT_L_X0Y121/LV_L13",
                "INT_L_X0Y122/LV_L14",
                "INT_L_X0Y123/LV_L15",
                "INT_L_X0Y124/LV_L16",
                "INT_L_X0Y125/LOGIC_OUTS_L18",
                "INT_L_X0Y125/LV_L17",
                "INT_L_X0Y125/NR1BEG0",
                "INT_L_X0Y126/LV_L18",
                "INT_L_X0Y126/NR1END0",
                "INT_L_X0Y96/LVB_L0",
                "INT_L_X0Y97/LVB_L1",
                "INT_L_X0Y98/LVB_L2",
                "INT_L_X0Y99/LVB_L3",
                "INT_R_X1Y102/EE2A2",
                "IO_INT_INTERFACE_L_X0Y125/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y125/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y125/IOB_IBUF1",
                "LIOI3_X0Y125/IOI_ILOGIC1_O",
                "LIOI3_X0Y125/IOI_LOGIC_OUTS18_0",
                "LIOI3_X0Y125/LIOI_I1",
                "LIOI3_X0Y125/LIOI_IBUF1",
                "LIOI3_X0Y125/LIOI_ILOGIC1_D",
                "L_TERM_INT_X2Y131/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y107/VBRK_EE2A2"
            ]
        },
        {
            "name": "din[1]",
            "node": "INT_L_X0Y104/EE2BEG2",
            "pin": "C11",
            "wire": "VBRK_X9Y109/VBRK_EE2A2",
            "wires_outside_roi": [
                "BRKH_INT_X0Y99/BRKH_INT_L_LV10",
                "BRKH_INT_X0Y99/BRKH_INT_NN6A1",
                "CMT_FIFO_R_X7Y112/CMT_FIFO_EE2A2_3",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_4",
                "HCLK_L_X4Y130/HCLK_LV17",
                "HCLK_L_X4Y130/HCLK_NR1BEG0",
                "INT_INTERFACE_R_X1Y104/INT_INTERFACE_EE2A2",
                "INT_L_X0Y100/LV_L11",
                "INT_L_X0Y100/NN6B1",
                "INT_L_X0Y101/LV_L12",
                "INT_L_X0Y101/NN6C1",
                "INT_L_X0Y102/LV_L13",
                "INT_L_X0Y102/NN6D1",
                "INT_L_X0Y103/LV_L14",
                "INT_L_X0Y103/NN6E1",
                "INT_L_X0Y104/EE2BEG2",
                "INT_L_X0Y104/ER1END2",
                "INT_L_X0Y104/LV_L15",
                "INT_L_X0Y104/NN6END1",
                "INT_L_X0Y104/WR1BEG2",
                "INT_L_X0Y105/LV_L16",
                "INT_L_X0Y106/LV_L17",
                "INT_L_X0Y107/LV_L0",
                "INT_L_X0Y107/LV_L18",
                "INT_L_X0Y108/LV_L1",
                "INT_L_X0Y109/LV_L2",
                "INT_L_X0Y110/LV_L3",
                "INT_L_X0Y111/LV_L4",
                "INT_L_X0Y112/LV_L5",
                "INT_L_X0Y113/LV_L6",
                "INT_L_X0Y114/LV_L7",
                "INT_L_X0Y115/LV_L8",
                "INT_L_X0Y116/LV_L9",
                "INT_L_X0Y117/LV_L10",
                "INT_L_X0Y118/LV_L11",
                "INT_L_X0Y119/LV_L12",
                "INT_L_X0Y120/LV_L13",
                "INT_L_X0Y121/LV_L14",
                "INT_L_X0Y122/LV_L15",
                "INT_L_X0Y123/LV_L16",
                "INT_L_X0Y124/LOGIC_OUTS_L18",
                "INT_L_X0Y124/LV_L17",
                "INT_L_X0Y124/NR1BEG0",
                "INT_L_X0Y125/LV_L18",
                "INT_L_X0Y125/NR1END0",
                "INT_L_X0Y89/LV_L0",
                "INT_L_X0Y90/LV_L1",
                "INT_L_X0Y91/LV_L2",
                "INT_L_X0Y92/LV_L3",
                "INT_L_X0Y93/LV_L4",
                "INT_L_X0Y94/LV_L5",
                "INT_L_X0Y95/LV_L6",
                "INT_L_X0Y96/LV_L7",
                "INT_L_X0Y97/LV_L8",
                "INT_L_X0Y98/LV_L9",
                "INT_L_X0Y98/NN6BEG1",
                "INT_L_X0Y99/LV_L10",
                "INT_L_X0Y99/NN6A1",
                "INT_R_X1Y104/EE2A2",
                "IO_INT_INTERFACE_L_X0Y104/INT_INTERFACE_ER1BEG2",
                "IO_INT_INTERFACE_L_X0Y104/INT_INTERFACE_WR1END2",
                "IO_INT_INTERFACE_L_X0Y124/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y124/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y123/IOB_IBUF0",
                "LIOI3_X0Y123/IOI_ILOGIC0_O",
                "LIOI3_X0Y123/IOI_LOGIC_OUTS18_1",
                "LIOI3_X0Y123/LIOI_I0",
                "LIOI3_X0Y123/LIOI_IBUF0",
                "LIOI3_X0Y123/LIOI_ILOGIC0_D",
                "L_TERM_INT_X2Y109/L_TERM_INT_WR1BEG3",
                "L_TERM_INT_X2Y129/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y109/VBRK_EE2A2"
            ]
        },
        {
            "name": "din[2]",
            "node": "INT_L_X0Y106/EE2BEG2",
            "pin": "C10",
            "wire": "VBRK_X9Y111/VBRK_EE2A2",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y112/CMT_FIFO_EE2A2_5",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_6",
                "INT_INTERFACE_R_X1Y106/INT_INTERFACE_EE2A2",
                "INT_L_X0Y106/EE2BEG2",
                "INT_L_X0Y106/SS6END2",
                "INT_L_X0Y107/SS6E2",
                "INT_L_X0Y108/SS6D2",
                "INT_L_X0Y109/SS6C2",
                "INT_L_X0Y110/SS6B2",
                "INT_L_X0Y111/SS6A2",
                "INT_L_X0Y112/LVB_L0",
                "INT_L_X0Y112/SS6BEG2",
                "INT_L_X0Y113/LVB_L1",
                "INT_L_X0Y114/LVB_L2",
                "INT_L_X0Y115/LVB_L3",
                "INT_L_X0Y116/LVB_L4",
                "INT_L_X0Y117/LVB_L5",
                "INT_L_X0Y118/LVB_L6",
                "INT_L_X0Y119/LVB_L7",
                "INT_L_X0Y120/LVB_L8",
                "INT_L_X0Y121/LVB_L9",
                "INT_L_X0Y122/LVB_L10",
                "INT_L_X0Y123/LOGIC_OUTS_L18",
                "INT_L_X0Y123/LVB_L11",
                "INT_L_X0Y123/NL1BEG_N3",
                "INT_L_X0Y123/NR1BEG3",
                "INT_L_X0Y124/LVB_L12",
                "INT_L_X0Y124/NR1END3",
                "INT_R_X1Y106/EE2A2",
                "IO_INT_INTERFACE_L_X0Y123/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y123/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y123/IOB_IBUF1",
                "LIOI3_X0Y123/IOI_ILOGIC1_O",
                "LIOI3_X0Y123/IOI_LOGIC_OUTS18_0",
                "LIOI3_X0Y123/LIOI_I1",
                "LIOI3_X0Y123/LIOI_IBUF1",
                "LIOI3_X0Y123/LIOI_ILOGIC1_D",
                "L_TERM_INT_X2Y128/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y111/VBRK_EE2A2"
            ]
        },
        {
            "name": "din[3]",
            "node": "INT_L_X0Y108/EE2BEG2",
            "pin": "A10",
            "wire": "VBRK_X9Y113/VBRK_EE2A2",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y112/CMT_FIFO_EE2A2_7",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_8",
                "INT_INTERFACE_R_X1Y108/INT_INTERFACE_EE2A2",
                "INT_L_X0Y108/EE2BEG2",
                "INT_L_X0Y108/EL1END2",
                "INT_L_X0Y108/SL1END3",
                "INT_L_X0Y108/WL1BEG2",
                "INT_L_X0Y109/EL1END3",
                "INT_L_X0Y109/SL1BEG3",
                "INT_L_X0Y109/WL1BEG3",
                "INT_L_X0Y110/SS6END0",
                "INT_L_X0Y110/WL1BEG_N3",
                "INT_L_X0Y111/SS6E0",
                "INT_L_X0Y112/SS6D0",
                "INT_L_X0Y113/SS6C0",
                "INT_L_X0Y114/SS6B0",
                "INT_L_X0Y115/SS6A0",
                "INT_L_X0Y116/SS6BEG0",
                "INT_L_X0Y116/SS6END0",
                "INT_L_X0Y117/SS6E0",
                "INT_L_X0Y118/SS6D0",
                "INT_L_X0Y119/SS6C0",
                "INT_L_X0Y120/SS6B0",
                "INT_L_X0Y121/SS6A0",
                "INT_L_X0Y122/LOGIC_OUTS_L18",
                "INT_L_X0Y122/SS6BEG0",
                "INT_R_X1Y108/EE2A2",
                "IO_INT_INTERFACE_L_X0Y108/INT_INTERFACE_EL1BEG2",
                "IO_INT_INTERFACE_L_X0Y108/INT_INTERFACE_WL1END2",
                "IO_INT_INTERFACE_L_X0Y109/INT_INTERFACE_EL1BEG3",
                "IO_INT_INTERFACE_L_X0Y109/INT_INTERFACE_WL1END3",
                "IO_INT_INTERFACE_L_X0Y122/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y122/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y121/IOB_IBUF0",
                "LIOI3_X0Y121/IOI_ILOGIC0_O",
                "LIOI3_X0Y121/IOI_LOGIC_OUTS18_1",
                "LIOI3_X0Y121/LIOI_I0",
                "LIOI3_X0Y121/LIOI_IBUF0",
                "LIOI3_X0Y121/LIOI_ILOGIC0_D",
                "L_TERM_INT_X2Y113/L_TERM_INT_WL1BEG2",
                "L_TERM_INT_X2Y114/L_TERM_INT_WR1BEG2",
                "L_TERM_INT_X2Y127/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y113/VBRK_EE2A2"
            ]
        },
        {
            "name": "din[4]",
            "node": "INT_L_X0Y110/EE2BEG2",
            "pin": "D9",
            "wire": "VBRK_X9Y115/VBRK_EE2A2",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y112/CMT_FIFO_EE2A2_9",
                "CMT_FIFO_R_X7Y112/CMT_FIFO_WW2A0_9",
                "CMT_FIFO_R_X7Y124/CMT_FIFO_SE4C0_3",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_10",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_WW2A0_10",
                "CMT_TOP_R_LOWER_T_X8Y122/CMT_TOP_SE4C0_0",
                "HCLK_L_X4Y130/HCLK_LV4",
                "INT_INTERFACE_R_X1Y110/INT_INTERFACE_EE2A2",
                "INT_INTERFACE_R_X1Y110/INT_INTERFACE_WW2A0",
                "INT_INTERFACE_R_X1Y116/INT_INTERFACE_SE4C0",
                "INT_L_X0Y110/EE2BEG2",
                "INT_L_X0Y110/ER1END2",
                "INT_L_X0Y110/WR1BEG2",
                "INT_L_X0Y110/WW2END0",
                "INT_L_X0Y120/LV_L0",
                "INT_L_X0Y120/SE6BEG0",
                "INT_L_X0Y121/LV_L1",
                "INT_L_X0Y122/LV_L2",
                "INT_L_X0Y123/LV_L3",
                "INT_L_X0Y124/LV_L4",
                "INT_L_X0Y125/LV_L5",
                "INT_L_X0Y126/LV_L6",
                "INT_L_X0Y127/LV_L7",
                "INT_L_X0Y128/LV_L8",
                "INT_L_X0Y129/LV_L9",
                "INT_L_X0Y130/LV_L10",
                "INT_L_X0Y131/LV_L11",
                "INT_L_X0Y132/LV_L12",
                "INT_L_X0Y133/LV_L13",
                "INT_L_X0Y134/LV_L14",
                "INT_L_X0Y135/LV_L15",
                "INT_L_X0Y136/LV_L16",
                "INT_L_X0Y137/LOGIC_OUTS_L18",
                "INT_L_X0Y137/LV_L17",
                "INT_L_X0Y137/NR1BEG0",
                "INT_L_X0Y138/LV_L18",
                "INT_L_X0Y138/NR1END0",
                "INT_R_X1Y110/EE2A2",
                "INT_R_X1Y110/WW2A0",
                "INT_R_X1Y116/SE6E0",
                "INT_R_X1Y117/SE6D0",
                "INT_R_X1Y118/SE6C0",
                "INT_R_X1Y119/SE6B0",
                "INT_R_X1Y120/SE6A0",
                "IO_INT_INTERFACE_L_X0Y110/INT_INTERFACE_ER1BEG2",
                "IO_INT_INTERFACE_L_X0Y110/INT_INTERFACE_WR1END2",
                "IO_INT_INTERFACE_L_X0Y137/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y137/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y137/IOB_IBUF1",
                "LIOI3_TBYTETERM_X0Y137/IOI_ILOGIC1_O",
                "LIOI3_TBYTETERM_X0Y137/IOI_LOGIC_OUTS18_0",
                "LIOI3_TBYTETERM_X0Y137/LIOI_I1",
                "LIOI3_TBYTETERM_X0Y137/LIOI_IBUF1",
                "LIOI3_TBYTETERM_X0Y137/LIOI_ILOGIC1_D",
                "L_TERM_INT_X2Y115/L_TERM_INT_WR1BEG3",
                "L_TERM_INT_X2Y143/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y115/VBRK_EE2A2",
                "VBRK_X9Y115/VBRK_WW2A0",
                "VBRK_X9Y121/VBRK_SE4C0"
            ]
        },
        {
            "name": "din[5]",
            "node": "INT_L_X0Y112/EE2BEG2",
            "pin": "C9",
            "wire": "VBRK_X9Y117/VBRK_EE2A2",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y112/CMT_FIFO_EE2A2_11",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_12",
                "HCLK_R_X5Y130/HCLK_LVB9",
                "INT_INTERFACE_R_X1Y112/INT_INTERFACE_EE2A2",
                "INT_L_X0Y112/EE2BEG2",
                "INT_L_X0Y112/SE6END2",
                "INT_L_X0Y112/SW6E2",
                "INT_L_X0Y113/SW6D2",
                "INT_L_X0Y114/SW6C2",
                "INT_L_X0Y115/SW6B2",
                "INT_L_X0Y116/SW6A2",
                "INT_L_X0Y127/EL1BEG3",
                "INT_L_X0Y128/EL1BEG_N3",
                "INT_L_X0Y128/LOGIC_OUTS_L18",
                "INT_R_X1Y112/EE2A2",
                "INT_R_X1Y116/LVB0",
                "INT_R_X1Y116/SW6BEG2",
                "INT_R_X1Y117/LVB1",
                "INT_R_X1Y118/LVB2",
                "INT_R_X1Y119/LVB3",
                "INT_R_X1Y120/LVB4",
                "INT_R_X1Y121/LVB5",
                "INT_R_X1Y122/LVB6",
                "INT_R_X1Y123/LVB7",
                "INT_R_X1Y124/LVB8",
                "INT_R_X1Y125/LVB9",
                "INT_R_X1Y126/LVB10",
                "INT_R_X1Y127/EL1END3",
                "INT_R_X1Y127/LVB11",
                "INT_R_X1Y127/NR1BEG3",
                "INT_R_X1Y128/LVB12",
                "INT_R_X1Y128/NR1END3",
                "IO_INT_INTERFACE_L_X0Y112/INT_INTERFACE_SE4C2",
                "IO_INT_INTERFACE_L_X0Y112/INT_INTERFACE_SW4END2",
                "IO_INT_INTERFACE_L_X0Y128/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y128/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y127/IOB_IBUF0",
                "LIOI3_X0Y127/IOI_ILOGIC0_O",
                "LIOI3_X0Y127/IOI_LOGIC_OUTS18_1",
                "LIOI3_X0Y127/LIOI_I0",
                "LIOI3_X0Y127/LIOI_IBUF0",
                "LIOI3_X0Y127/LIOI_ILOGIC0_D",
                "L_TERM_INT_X2Y117/L_TERM_INT_SW4C2",
                "L_TERM_INT_X2Y134/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y117/VBRK_EE2A2"
            ]
        },
        {
            "name": "din[6]",
            "node": "INT_L_X0Y114/EE2BEG2",
            "pin": "B9",
            "wire": "VBRK_X9Y119/VBRK_EE2A2",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y124/CMT_FIFO_EE2A2_1",
                "CMT_TOP_R_LOWER_B_X8Y113/CMT_TOP_EE2A2_14",
                "HCLK_L_X4Y130/HCLK_LV14",
                "INT_INTERFACE_R_X1Y114/INT_INTERFACE_EE2A2",
                "INT_L_X0Y110/LV_L0",
                "INT_L_X0Y110/NE6A0",
                "INT_L_X0Y110/NW6BEG0",
                "INT_L_X0Y111/LV_L1",
                "INT_L_X0Y111/NE6B0",
                "INT_L_X0Y112/LV_L2",
                "INT_L_X0Y112/NE6C0",
                "INT_L_X0Y113/LV_L3",
                "INT_L_X0Y113/NE6D0",
                "INT_L_X0Y114/EE2BEG2",
                "INT_L_X0Y114/EL1END2",
                "INT_L_X0Y114/LV_L4",
                "INT_L_X0Y114/NE6E0",
                "INT_L_X0Y114/NW2END_S0_0",
                "INT_L_X0Y114/WL1BEG2",
                "INT_L_X0Y115/LV_L5",
                "INT_L_X0Y115/NW2END0",
                "INT_L_X0Y116/LV_L6",
                "INT_L_X0Y117/LV_L7",
                "INT_L_X0Y118/LV_L8",
                "INT_L_X0Y119/LV_L9",
                "INT_L_X0Y120/LV_L10",
                "INT_L_X0Y121/LV_L11",
                "INT_L_X0Y122/LV_L12",
                "INT_L_X0Y123/LV_L13",
                "INT_L_X0Y124/LV_L14",
                "INT_L_X0Y125/LV_L15",
                "INT_L_X0Y126/LV_L16",
                "INT_L_X0Y127/LOGIC_OUTS_L18",
                "INT_L_X0Y127/LV_L17",
                "INT_L_X0Y127/NR1BEG0",
                "INT_L_X0Y128/LV_L18",
                "INT_L_X0Y128/NR1END0",
                "INT_R_X1Y114/EE2A2",
                "INT_R_X1Y114/NE6END0",
                "INT_R_X1Y114/NW2BEG0",
                "INT_R_X1Y115/NW2A0",
                "IO_INT_INTERFACE_L_X0Y110/INT_INTERFACE_NE4BEG0",
                "IO_INT_INTERFACE_L_X0Y110/INT_INTERFACE_NW4A0",
                "IO_INT_INTERFACE_L_X0Y114/INT_INTERFACE_EL1BEG2",
                "IO_INT_INTERFACE_L_X0Y114/INT_INTERFACE_WL1END2",
                "IO_INT_INTERFACE_L_X0Y127/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y127/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y127/IOB_IBUF1",
                "LIOI3_X0Y127/IOI_ILOGIC1_O",
                "LIOI3_X0Y127/IOI_LOGIC_OUTS18_0",
                "LIOI3_X0Y127/LIOI_I1",
                "LIOI3_X0Y127/LIOI_IBUF1",
                "LIOI3_X0Y127/LIOI_ILOGIC1_D",
                "L_TERM_INT_X2Y115/L_TERM_INT_NW4BEG0",
                "L_TERM_INT_X2Y119/L_TERM_INT_WL1BEG2",
                "L_TERM_INT_X2Y133/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y119/VBRK_EE2A2"
            ]
        },
        {
            "name": "din[7]",
            "node": "INT_L_X0Y116/EE2BEG2",
            "pin": "B8",
            "wire": "VBRK_X9Y121/VBRK_EE2A2",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y124/CMT_FIFO_EE2A2_3",
                "CMT_FIFO_R_X7Y124/CMT_FIFO_SE4C0_9",
                "CMT_FIFO_R_X7Y124/CMT_FIFO_WW2A0_3",
                "CMT_TOP_R_LOWER_T_X8Y122/CMT_TOP_EE2A2_0",
                "CMT_TOP_R_LOWER_T_X8Y122/CMT_TOP_SE4C0_6",
                "CMT_TOP_R_LOWER_T_X8Y122/CMT_TOP_WW2A0_0",
                "HCLK_R_X5Y130/HCLK_SE6C0",
                "INT_INTERFACE_R_X1Y116/INT_INTERFACE_EE2A2",
                "INT_INTERFACE_R_X1Y116/INT_INTERFACE_WW2A0",
                "INT_INTERFACE_R_X1Y122/INT_INTERFACE_SE4C0",
                "INT_L_X0Y116/EE2BEG2",
                "INT_L_X0Y116/ER1END2",
                "INT_L_X0Y116/WR1BEG2",
                "INT_L_X0Y116/WW2END0",
                "INT_L_X0Y126/LOGIC_OUTS_L18",
                "INT_L_X0Y126/SE6BEG0",
                "INT_R_X1Y116/EE2A2",
                "INT_R_X1Y116/WW2A0",
                "INT_R_X1Y122/SE6E0",
                "INT_R_X1Y123/SE6D0",
                "INT_R_X1Y124/SE6C0",
                "INT_R_X1Y125/SE6B0",
                "INT_R_X1Y126/SE6A0",
                "IO_INT_INTERFACE_L_X0Y116/INT_INTERFACE_ER1BEG2",
                "IO_INT_INTERFACE_L_X0Y116/INT_INTERFACE_WR1END2",
                "IO_INT_INTERFACE_L_X0Y126/INT_INTERFACE_LOGIC_OUTS_L18",
                "IO_INT_INTERFACE_L_X0Y126/INT_INTERFACE_LOGIC_OUTS_L_B18",
                "LIOB33_X0Y125/IOB_IBUF0",
                "LIOI3_X0Y125/IOI_ILOGIC0_O",
                "LIOI3_X0Y125/IOI_LOGIC_OUTS18_1",
                "LIOI3_X0Y125/LIOI_I0",
                "LIOI3_X0Y125/LIOI_IBUF0",
                "LIOI3_X0Y125/LIOI_ILOGIC0_D",
                "L_TERM_INT_X2Y121/L_TERM_INT_WR1BEG3",
                "L_TERM_INT_X2Y132/TERM_INT_LOGIC_OUTS_L_B18",
                "VBRK_X9Y121/VBRK_EE2A2",
                "VBRK_X9Y121/VBRK_WW2A0",
                "VBRK_X9Y127/VBRK_SE4C0"
            ]
        },
        {
            "name": "dout[0]",
            "node": "INT_R_X23Y133/LH12",
            "pin": "H5",
            "wire": "VBRK_X61Y139/VBRK_LH12",
            "wires_outside_roi": [
                "BRAM_INT_INTERFACE_L_X30Y133/INT_INTERFACE_LH6",
                "BRAM_L_X30Y130/BRAM_LH6_3",
                "CLBLL_L_X24Y133/CLBLL_LH12",
                "CLBLL_L_X26Y133/CLBLL_LH10",
                "CLBLL_L_X28Y133/CLBLL_LH8",
                "CLBLL_R_X31Y133/CLBLL_LH4",
                "CLBLM_L_X32Y133/CLBLM_LH4",
                "CLBLM_R_X25Y133/CLBLM_LH10",
                "CLBLM_R_X27Y133/CLBLM_LH8",
                "CLBLM_R_X29Y133/CLBLM_LH6",
                "CLBLM_R_X33Y133/CLBLM_LH2",
                "CLK_FEED_X60Y139/CLK_FEED_LH12",
                "DSP_L_X34Y130/DSP_LH2_3",
                "INT_INTERFACE_L_X34Y133/INT_INTERFACE_LH2",
                "INT_INTERFACE_R_X23Y133/INT_INTERFACE_LH12",
                "INT_L_X24Y133/LH11",
                "INT_L_X26Y133/LH9",
                "INT_L_X28Y133/LH7",
                "INT_L_X30Y133/LH5",
                "INT_L_X32Y133/LH3",
                "INT_L_X34Y133/LH1",
                "INT_R_X25Y133/LH10",
                "INT_R_X27Y133/LH8",
                "INT_R_X29Y133/LH6",
                "INT_R_X31Y133/LH4",
                "INT_R_X33Y133/LH2",
                "INT_R_X35Y133/LH0",
                "VBRK_X61Y139/VBRK_LH12",
                "VBRK_X66Y139/VBRK_LH10",
                "VBRK_X80Y139/VBRK_LH4",
                "VBRK_X85Y139/VBRK_LH2"
            ]
        },
        {
            "name": "dout[1]",
            "node": "INT_R_X23Y135/LH12",
            "pin": "J5",
            "wire": "VBRK_X61Y141/VBRK_LH12",
            "wires_outside_roi": [
                "BRAM_INT_INTERFACE_L_X30Y135/INT_INTERFACE_LH6",
                "BRAM_L_X30Y135/BRAM_LH6_0",
                "CLBLL_L_X24Y135/CLBLL_LH12",
                "CLBLL_L_X26Y135/CLBLL_LH10",
                "CLBLL_L_X28Y135/CLBLL_LH8",
                "CLBLL_R_X31Y135/CLBLL_LH4",
                "CLBLM_L_X32Y135/CLBLM_LH4",
                "CLBLM_R_X25Y135/CLBLM_LH10",
                "CLBLM_R_X27Y135/CLBLM_LH8",
                "CLBLM_R_X29Y135/CLBLM_LH6",
                "CLBLM_R_X33Y135/CLBLM_LH2",
                "CLK_FEED_X60Y141/CLK_FEED_LH12",
                "DSP_L_X34Y135/DSP_LH2_0",
                "INT_INTERFACE_L_X34Y135/INT_INTERFACE_LH2",
                "INT_INTERFACE_R_X23Y135/INT_INTERFACE_LH12",
                "INT_L_X24Y135/LH11",
                "INT_L_X26Y135/LH9",
                "INT_L_X28Y135/LH7",
                "INT_L_X30Y135/LH5",
                "INT_L_X32Y135/LH3",
                "INT_L_X34Y135/LH1",
                "INT_R_X25Y135/LH10",
                "INT_R_X27Y135/LH8",
                "INT_R_X29Y135/LH6",
                "INT_R_X31Y135/LH4",
                "INT_R_X33Y135/LH2",
                "INT_R_X35Y135/LH0",
                "VBRK_X61Y141/VBRK_LH12",
                "VBRK_X66Y141/VBRK_LH10",
                "VBRK_X80Y141/VBRK_LH4",
                "VBRK_X85Y141/VBRK_LH2"
            ]
        },
        {
            "name": "dout[2]",
            "node": "INT_L_X2Y133/SW6BEG0",
            "pin": "T9",
            "wire": "VBRK_X9Y139/VBRK_SW4A0",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y137/CMT_FIFO_SW4A0_8",
                "CMT_TOP_R_UPPER_B_X8Y135/CMT_TOP_SW4A0_8",
                "INT_INTERFACE_R_X1Y133/INT_INTERFACE_SW4A0",
                "INT_L_X0Y129/SW6END0",
                "INT_R_X1Y129/SW6E0",
                "INT_R_X1Y130/SW6D0",
                "INT_R_X1Y131/SW6C0",
                "INT_R_X1Y132/SW6B0",
                "INT_R_X1Y133/SW6A0",
                "VBRK_X9Y139/VBRK_SW4A0"
            ]
        },
        {
            "name": "dout[3]",
            "node": "INT_L_X2Y135/SW6BEG0",
            "pin": "T10",
            "wire": "VBRK_X9Y141/VBRK_SW4A0",
            "wires_outside_roi": [
                "CMT_FIFO_R_X7Y137/CMT_FIFO_SW4A0_10",
                "CMT_TOP_R_UPPER_B_X8Y135/CMT_TOP_SW4A0_10",
                "INT_INTERFACE_R_X1Y135/INT_INTERFACE_SW4A0",
                "INT_L_X0Y131/SW6END0",
                "INT_R_X1Y131/SW6E0",
                "INT_R_X1Y132/SW6D0",
                "INT_R_X1Y133/SW6C0",
                "INT_R_X1Y134/SW6B0",
                "INT_R_X1Y135/SW6A0",
                "VBRK_X9Y141/VBRK_SW4A0"
            ]
        },
        {
            "name": "dout[4]",
            "node": "INT_R_X23Y137/LH12",
            "pin": "F6",
            "wire": "VBRK_X61Y143/VBRK_LH12",
            "wires_outside_roi": [
                "BRAM_INT_INTERFACE_L_X30Y137/INT_INTERFACE_LH6",
                "BRAM_L_X30Y135/BRAM_LH6_2",
                "CLBLL_L_X24Y137/CLBLL_LH12",
                "CLBLL_L_X26Y137/CLBLL_LH10",
                "CLBLL_L_X28Y137/CLBLL_LH8",
                "CLBLL_R_X31Y137/CLBLL_LH4",
                "CLBLM_L_X32Y137/CLBLM_LH4",
                "CLBLM_R_X25Y137/CLBLM_LH10",
                "CLBLM_R_X27Y137/CLBLM_LH8",
                "CLBLM_R_X29Y137/CLBLM_LH6",
                "CLBLM_R_X33Y137/CLBLM_LH2",
                "CLK_BUFG_REBUF_X60Y142/CLK_BUFG_REBUF_LH12_1",
                "DSP_L_X34Y135/DSP_LH2_2",
                "INT_INTERFACE_L_X34Y137/INT_INTERFACE_LH2",
                "INT_INTERFACE_R_X23Y137/INT_INTERFACE_LH12",
                "INT_L_X24Y137/LH11",
                "INT_L_X26Y137/LH9",
                "INT_L_X28Y137/LH7",
                "INT_L_X30Y137/LH5",
                "INT_L_X32Y137/LH3",
                "INT_L_X34Y137/LH1",
                "INT_R_X25Y137/LH10",
                "INT_R_X27Y137/LH8",
                "INT_R_X29Y137/LH6",
                "INT_R_X31Y137/LH4",
                "INT_R_X33Y137/LH2",
                "INT_R_X35Y137/LH0",
                "VBRK_X61Y143/VBRK_LH12",
                "VBRK_X66Y143/VBRK_LH10",
                "VBRK_X80Y143/VBRK_LH4",
                "VBRK_X85Y143/VBRK_LH2"
            ]
        },
        {
            "name": "dout[5]",
            "node": "INT_R_X23Y139/LH12",
            "pin": "J4",
            "wire": "VBRK_X61Y145/VBRK_LH12",
            "wires_outside_roi": [
                "BRAM_INT_INTERFACE_L_X30Y139/INT_INTERFACE_LH6",
                "BRAM_L_X30Y135/BRAM_LH6_4",
                "CLBLL_L_X24Y139/CLBLL_LH12",
                "CLBLL_L_X26Y139/CLBLL_LH10",
                "CLBLL_L_X28Y139/CLBLL_LH8",
                "CLBLL_R_X31Y139/CLBLL_LH4",
                "CLBLM_L_X32Y139/CLBLM_LH4",
                "CLBLM_R_X25Y139/CLBLM_LH10",
                "CLBLM_R_X27Y139/CLBLM_LH8",
                "CLBLM_R_X29Y139/CLBLM_LH6",
                "CLBLM_R_X33Y139/CLBLM_LH2",
                "CLK_FEED_X60Y145/CLK_FEED_LH12",
                "DSP_L_X34Y135/DSP_LH2_4",
                "INT_INTERFACE_L_X34Y139/INT_INTERFACE_LH2",
                "INT_INTERFACE_R_X23Y139/INT_INTERFACE_LH12",
                "INT_L_X24Y139/LH11",
                "INT_L_X26Y139/LH9",
                "INT_L_X28Y139/LH7",
                "INT_L_X30Y139/LH5",
                "INT_L_X32Y139/LH3",
                "INT_L_X34Y139/LH1",
                "INT_R_X25Y139/LH10",
                "INT_R_X27Y139/LH8",
                "INT_R_X29Y139/LH6",
                "INT_R_X31Y139/LH4",
                "INT_R_X33Y139/LH2",
                "INT_R_X35Y139/LH0",
                "VBRK_X61Y145/VBRK_LH12",
                "VBRK_X66Y145/VBRK_LH10",
                "VBRK_X80Y145/VBRK_LH4",
                "VBRK_X85Y145/VBRK_LH2"
            ]
        },
        {
            "name": "dout[6]",
            "node": "INT_R_X23Y141/LH12",
            "pin": "J2",
            "wire": "VBRK_X61Y147/VBRK_LH12",
            "wires_outside_roi": [
                "BRAM_INT_INTERFACE_L_X30Y141/INT_INTERFACE_LH6",
                "BRAM_L_X30Y140/BRAM_LH6_1",
                "CLBLL_L_X24Y141/CLBLL_LH12",
                "CLBLL_L_X26Y141/CLBLL_LH10",
                "CLBLL_L_X28Y141/CLBLL_LH8",
                "CLBLL_R_X31Y141/CLBLL_LH4",
                "CLBLM_L_X32Y141/CLBLM_LH4",
                "CLBLM_R_X25Y141/CLBLM_LH10",
                "CLBLM_R_X27Y141/CLBLM_LH8",
                "CLBLM_R_X29Y141/CLBLM_LH6",
                "CLBLM_R_X33Y141/CLBLM_LH2",
                "CLK_FEED_X60Y147/CLK_FEED_LH12",
                "DSP_L_X34Y140/DSP_LH2_1",
                "INT_INTERFACE_L_X34Y141/INT_INTERFACE_LH2",
                "INT_INTERFACE_R_X23Y141/INT_INTERFACE_LH12",
                "INT_L_X24Y141/LH11",
                "INT_L_X26Y141/LH9",
                "INT_L_X28Y141/LH7",
                "INT_L_X30Y141/LH5",
                "INT_L_X32Y141/LH3",
                "INT_L_X34Y141/LH1",
                "INT_R_X25Y141/LH10",
                "INT_R_X27Y141/LH8",
                "INT_R_X29Y141/LH6",
                "INT_R_X31Y141/LH4",
                "INT_R_X33Y141/LH2",
                "INT_R_X35Y141/LH0",
                "VBRK_X61Y147/VBRK_LH12",
                "VBRK_X66Y147/VBRK_LH10",
                "VBRK_X80Y147/VBRK_LH4",
                "VBRK_X85Y147/VBRK_LH2"
            ]
        },
        {
            "name": "dout[7]",
            "node": "INT_R_X23Y143/LH12",
            "pin": "H6",
            "wire": "VBRK_X61Y149/VBRK_LH12",
            "wires_outside_roi": [
                "BRAM_INT_INTERFACE_L_X30Y143/INT_INTERFACE_LH6",
                "BRAM_L_X30Y140/BRAM_LH6_3",
                "CLBLL_L_X24Y143/CLBLL_LH12",
                "CLBLL_L_X26Y143/CLBLL_LH10",
                "CLBLL_L_X28Y143/CLBLL_LH8",
                "CLBLL_R_X31Y143/CLBLL_LH4",
                "CLBLM_L_X32Y143/CLBLM_LH4",
                "CLBLM_R_X25Y143/CLBLM_LH10",
                "CLBLM_R_X27Y143/CLBLM_LH8",
                "CLBLM_R_X29Y143/CLBLM_LH6",
                "CLBLM_R_X33Y143/CLBLM_LH2",
                "CLK_FEED_X60Y149/CLK_FEED_LH12",
                "DSP_L_X34Y140/DSP_LH2_3",
                "INT_INTERFACE_L_X34Y143/INT_INTERFACE_LH2",
                "INT_INTERFACE_R_X23Y143/INT_INTERFACE_LH12",
                "INT_L_X24Y143/LH11",
                "INT_L_X26Y143/LH9",
                "INT_L_X28Y143/LH7",
                "INT_L_X30Y143/LH5",
                "INT_L_X32Y143/LH3",
                "INT_L_X34Y143/LH1",
                "INT_R_X25Y143/LH10",
                "INT_R_X27Y143/LH8",
                "INT_R_X29Y143/LH6",
                "INT_R_X31Y143/LH4",
                "INT_R_X33Y143/LH2",
                "INT_R_X35Y143/LH0",
                "VBRK_X61Y149/VBRK_LH12",
                "VBRK_X66Y149/VBRK_LH10",
                "VBRK_X80Y149/VBRK_LH4",
                "VBRK_X85Y149/VBRK_LH2"
            ]
        }
    ],
    "required_features": [
        "",
        "CLK_BUFG_REBUF_X60Y117.CLK_BUFG_REBUF_R_CK_GCLK16_TOP.CLK_BUFG_REBUF_R_CK_GCLK16_BOT",
        "CLK_BUFG_REBUF_X60Y117.GCLK16_ENABLE_ABOVE",
        "CLK_BUFG_REBUF_X60Y117.GCLK16_ENABLE_BELOW",
        "CLK_BUFG_REBUF_X60Y142.GCLK16_ENABLE_ABOVE",
        "CLK_BUFG_REBUF_X60Y38.GCLK16_ENABLE_BELOW",
        "CLK_BUFG_REBUF_X60Y65.CLK_BUFG_REBUF_R_CK_GCLK16_TOP.CLK_BUFG_REBUF_R_CK_GCLK16_BOT",
        "CLK_BUFG_REBUF_X60Y65.GCLK16_ENABLE_ABOVE",
        "CLK_BUFG_REBUF_X60Y65.GCLK16_ENABLE_BELOW",
        "CLK_BUFG_REBUF_X60Y90.CLK_BUFG_REBUF_R_CK_GCLK16_TOP.CLK_BUFG_REBUF_R_CK_GCLK16_BOT",
        "CLK_BUFG_REBUF_X60Y90.GCLK16_ENABLE_ABOVE",
        "CLK_BUFG_REBUF_X60Y90.GCLK16_ENABLE_BELOW",
        "CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y0.IN_USE",
        "CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y0.IS_IGNORE1_INVERTED",
        "CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y0.ZINV_CE0",
        "CLK_BUFG_TOP_R_X60Y53.BUFGCTRL.BUFGCTRL_X0Y0.ZINV_S0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL0_I0.CLK_BUFG_TOP_R_CK_MUXED0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL0_I1.CLK_BUFG_IMUX28_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL10_I0.CLK_BUFG_IMUX30_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL10_I1.CLK_BUFG_IMUX30_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL11_I0.CLK_BUFG_IMUX31_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL11_I1.CLK_BUFG_IMUX31_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL12_I0.CLK_BUFG_IMUX28_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL12_I1.CLK_BUFG_IMUX28_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL13_I0.CLK_BUFG_IMUX29_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL13_I1.CLK_BUFG_IMUX29_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL14_I0.CLK_BUFG_IMUX30_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL14_I1.CLK_BUFG_IMUX30_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL15_I0.CLK_BUFG_IMUX31_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL15_I1.CLK_BUFG_IMUX31_3",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL1_I0.CLK_BUFG_IMUX29_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL1_I1.CLK_BUFG_IMUX29_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL2_I0.CLK_BUFG_IMUX30_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL2_I1.CLK_BUFG_IMUX30_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL3_I0.CLK_BUFG_IMUX31_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL3_I1.CLK_BUFG_IMUX31_0",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL4_I0.CLK_BUFG_IMUX28_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL4_I1.CLK_BUFG_IMUX28_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL5_I0.CLK_BUFG_IMUX29_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL5_I1.CLK_BUFG_IMUX29_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL6_I0.CLK_BUFG_IMUX30_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL6_I1.CLK_BUFG_IMUX30_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL7_I0.CLK_BUFG_IMUX31_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL7_I1.CLK_BUFG_IMUX31_1",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL8_I0.CLK_BUFG_IMUX28_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL8_I1.CLK_BUFG_IMUX28_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL9_I0.CLK_BUFG_IMUX29_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_BUFGCTRL9_I1.CLK_BUFG_IMUX29_2",
        "CLK_BUFG_TOP_R_X60Y53.CLK_BUFG_CK_GCLK16.CLK_BUFG_BUFGCTRL0_O",
        "CLK_HROW_TOP_R_X60Y130.BUFHCE.BUFHCE_X0Y0.IN_USE",
        "CLK_HROW_TOP_R_X60Y130.BUFHCE.BUFHCE_X0Y0.ZINV_CE",
        "CLK_HROW_TOP_R_X60Y130.CLK_HROW_CK_MUX_OUT_L0.CLK_HROW_R_CK_GCLK16",
        "CLK_HROW_TOP_R_X60Y130.CLK_HROW_R_CK_GCLK16_ACTIVE",
        "CLK_HROW_TOP_R_X60Y78.CLK_HROW_CK_IN_R0_ACTIVE",
        "CLK_HROW_TOP_R_X60Y78.CLK_HROW_R_CK_GCLK16_ACTIVE",
        "CLK_HROW_TOP_R_X60Y78.CLK_HROW_TOP_R_CK_BUFG_CASCO0.CLK_HROW_CK_IN_R0",
        "HCLK_CMT_L_X106Y78.HCLK_CMT_CCIO0_ACTIVE",
        "HCLK_CMT_L_X106Y78.HCLK_CMT_CK_IN0.HCLK_CMT_CCIO0",
        "HCLK_CMT_X8Y130.HCLK_CMT_CK_BUFHCLK0_ACTIVE",
        "INT_L_X0Y1.IMUX_L34.WW2END0",
        "INT_L_X0Y102.EE2BEG2.SS6END2",
        "INT_L_X0Y104.EE2BEG2.ER1END2",
        "INT_L_X0Y104.WR1BEG2.NN6END1",
        "INT_L_X0Y106.EE2BEG2.SS6END2",
        "INT_L_X0Y107.LV_L18.LV_L0",
        "INT_L_X0Y108.EE2BEG2.EL1END2",
        "INT_L_X0Y108.LVB_L12.LV_L0",
        "INT_L_X0Y108.SS6BEG2.LVB_L12",
        "INT_L_X0Y108.WL1BEG2.SL1END3",
        "INT_L_X0Y109.SL1BEG3.EL1END3",
        "INT_L_X0Y11.SE6BEG0.SS6END0",
        "INT_L_X0Y110.EE2BEG2.ER1END2",
        "INT_L_X0Y110.NW6BEG0.LV_L0",
        "INT_L_X0Y110.WL1BEG_N3.SS6END0",
        "INT_L_X0Y110.WR1BEG2.WW2END0",
        "INT_L_X0Y111.LV_L18.LV_L0",
        "INT_L_X0Y112.EE2BEG2.SE6END2",
        "INT_L_X0Y112.SS6BEG2.LVB_L0",
        "INT_L_X0Y113.LV_L18.LV_L0",
        "INT_L_X0Y114.EE2BEG2.EL1END2",
        "INT_L_X0Y114.WL1BEG2.NW2END_S0_0",
        "INT_L_X0Y116.EE2BEG2.ER1END2",
        "INT_L_X0Y116.SS6BEG0.SS6END0",
        "INT_L_X0Y116.WR1BEG2.WW2END0",
        "INT_L_X0Y120.SE6BEG0.LV_L0",
        "INT_L_X0Y122.SS6BEG0.LOGIC_OUTS_L18",
        "INT_L_X0Y123.NL1BEG_N3.LOGIC_OUTS_L18",
        "INT_L_X0Y123.NR1BEG3.NL1BEG_N3",
        "INT_L_X0Y124.LVB_L12.NR1END3",
        "INT_L_X0Y124.NR1BEG0.LOGIC_OUTS_L18",
        "INT_L_X0Y125.LV_L18.NR1END0",
        "INT_L_X0Y125.NR1BEG0.LOGIC_OUTS_L18",
        "INT_L_X0Y126.LV_L18.NR1END0",
        "INT_L_X0Y126.SE6BEG0.LOGIC_OUTS_L18",
        "INT_L_X0Y127.NR1BEG0.LOGIC_OUTS_L18",
        "INT_L_X0Y128.EL1BEG_N3.LOGIC_OUTS_L18",
        "INT_L_X0Y128.LV_L18.NR1END0",
        "INT_L_X0Y129.LV_L18.SW6END0",
        "INT_L_X0Y131.LV_L18.SW6END0",
        "INT_L_X0Y137.NR1BEG0.LOGIC_OUTS_L18",
        "INT_L_X0Y138.LV_L18.NR1END0",
        "INT_L_X0Y15.SS6BEG0.SS6END0",
        "INT_L_X0Y17.SS6BEG0.SS6END0",
        "INT_L_X0Y2.FAN_ALT1.EL1END3",
        "INT_L_X0Y2.IMUX_L34.FAN_BOUNCE1",
        "INT_L_X0Y21.SS6BEG0.LV_L0",
        "INT_L_X0Y23.SS6BEG0.LV_L0",
        "INT_L_X0Y3.WL1BEG_N3.SS6END0",
        "INT_L_X0Y39.LV_L18.LV_L0",
        "INT_L_X0Y41.LV_L18.LV_L0",
        "INT_L_X0Y57.LV_L18.LV_L0",
        "INT_L_X0Y59.LV_L18.LV_L0",
        "INT_L_X0Y75.LV_L18.LV_L0",
        "INT_L_X0Y77.LV_L18.LV_L0",
        "INT_L_X0Y9.SS6BEG0.SS6END0",
        "INT_L_X0Y93.LV_L18.LV_L0",
        "INT_L_X0Y95.LV_L18.LV_L0",
        "INT_L_X0Y98.NN6BEG1.LV_L9",
        "INT_L_X2Y1.WW2BEG0.SS6END0",
        "INT_L_X2Y7.SS6BEG0.SE6END0",
        "INT_L_X40Y52.EE4BEG0.SE2END0",
        "INT_L_X40Y60.SE6BEG0.SE2END0",
        "INT_L_X42Y51.SE2BEG1.ER1END1",
        "INT_L_X42Y56.ER1BEG1.SE6END0",
        "INT_L_X42Y59.SE2BEG1.ER1END1",
        "INT_R_X1Y114.NW2BEG0.NE6END0",
        "INT_R_X1Y116.SW6BEG2.LVB0",
        "INT_R_X1Y127.NR1BEG3.EL1END3",
        "INT_R_X1Y128.LVB12.NR1END3",
        "INT_R_X35Y101.LV18.LV0",
        "INT_R_X35Y103.LV18.LV0",
        "INT_R_X35Y105.LV18.LV0",
        "INT_R_X35Y107.LV18.LV0",
        "INT_R_X35Y115.LV18.LV0",
        "INT_R_X35Y117.LV18.LV0",
        "INT_R_X35Y119.LV18.LV0",
        "INT_R_X35Y121.LV18.LV0",
        "INT_R_X35Y123.LV18.LV0",
        "INT_R_X35Y125.LV18.LV0",
        "INT_R_X35Y133.LV18.LH0",
        "INT_R_X35Y135.LV18.LH0",
        "INT_R_X35Y137.LV18.LH0",
        "INT_R_X35Y139.LV18.LH0",
        "INT_R_X35Y141.LV18.LH0",
        "INT_R_X35Y143.LV18.LH0",
        "INT_R_X35Y53.EE4BEG0.LV0",
        "INT_R_X35Y61.SE6BEG0.LV0",
        "INT_R_X35Y63.SE6BEG0.LV0",
        "INT_R_X35Y67.SE6BEG0.LV0",
        "INT_R_X35Y69.SE6BEG0.LV0",
        "INT_R_X35Y71.LV18.LV0",
        "INT_R_X35Y79.LV18.LV0",
        "INT_R_X35Y81.LV18.LV0",
        "INT_R_X35Y83.EE4BEG0.LV0",
        "INT_R_X35Y85.LV18.LV0",
        "INT_R_X35Y87.LV18.LV0",
        "INT_R_X35Y89.LV18.LV0",
        "INT_R_X35Y97.LV18.LV0",
        "INT_R_X35Y99.LV18.LV0",
        "INT_R_X37Y57.SE6BEG0.SE6END0",
        "INT_R_X37Y59.SE6BEG0.SE6END0",
        "INT_R_X37Y63.SE6BEG0.SE6END0",
        "INT_R_X37Y65.SE6BEG0.SE6END0",
        "INT_R_X39Y53.EE4BEG0.EE4END0",
        "INT_R_X39Y53.SE2BEG0.SE6END0",
        "INT_R_X39Y55.SE6BEG0.SE6END0",
        "INT_R_X39Y59.EE2BEG0.SE6END0",
        "INT_R_X39Y61.SE2BEG0.SE6END0",
        "INT_R_X39Y83.SE6BEG0.EE4END0",
        "INT_R_X41Y51.ER1BEG1.SE6END0",
        "INT_R_X41Y59.ER1BEG1.EE2END0",
        "INT_R_X41Y73.SE6BEG0.SS6END0",
        "INT_R_X41Y79.SS6BEG0.SE6END0",
        "INT_R_X43Y50.IMUX34.SE2END1",
        "INT_R_X43Y51.IMUX34.SR1BEG_S0",
        "INT_R_X43Y51.SR1BEG_S0.WW4END_S0_0",
        "INT_R_X43Y52.IMUX34.SR1BEG_S0",
        "INT_R_X43Y52.SR1BEG_S0.WL1END3",
        "INT_R_X43Y53.EL1BEG_N3.EE4END0",
        "INT_R_X43Y55.IMUX34.SL1END1",
        "INT_R_X43Y56.SL1BEG1.ER1END1",
        "INT_R_X43Y58.IMUX34.SE2END1",
        "INT_R_X43Y61.IMUX34.SL1END1",
        "INT_R_X43Y62.SL1BEG1.SR1END1",
        "INT_R_X43Y63.SR1BEG1.SS6END0",
        "INT_R_X43Y69.SS6BEG0.SE6END0",
        "LIOB33_X0Y1.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "LIOB33_X0Y1.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y1.IOB_Y0.OSERDESE.DATA_RATE_TQ.BUF",
        "LIOB33_X0Y1.IOB_Y0.PULLTYPE.NONE",
        "LIOB33_X0Y1.IOB_Y0.SLEW.SLOW",
        "LIOB33_X0Y1.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "LIOB33_X0Y1.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y1.IOB_Y1.OSERDESE.DATA_RATE_TQ.BUF",
        "LIOB33_X0Y1.IOB_Y1.PULLTYPE.NONE",
        "LIOB33_X0Y1.IOB_Y1.SLEW.SLOW",
        "LIOB33_X0Y121.IOB_Y0.IN_ONLY",
        "LIOB33_X0Y121.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y121.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y121.IOB_Y0.PULLTYPE.NONE",
        "LIOB33_X0Y121.IOB_Y0.SLEW.FAST",
        "LIOB33_X0Y121.IOB_Y0.ZINV_D",
        "LIOB33_X0Y121.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y121.IOB_Y1.PULLTYPE.PULLDOWN",
        "LIOB33_X0Y121.IOB_Y1.SLEW.FAST",
        "LIOB33_X0Y123.IOB_Y0.IN_ONLY",
        "LIOB33_X0Y123.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y123.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y123.IOB_Y0.PULLTYPE.NONE",
        "LIOB33_X0Y123.IOB_Y0.SLEW.FAST",
        "LIOB33_X0Y123.IOB_Y0.ZINV_D",
        "LIOB33_X0Y123.IOB_Y1.IN_ONLY",
        "LIOB33_X0Y123.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y123.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y123.IOB_Y1.PULLTYPE.NONE",
        "LIOB33_X0Y123.IOB_Y1.SLEW.FAST",
        "LIOB33_X0Y123.IOB_Y1.ZINV_D",
        "LIOB33_X0Y125.IOB_Y0.IN_ONLY",
        "LIOB33_X0Y125.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y125.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y125.IOB_Y0.PULLTYPE.NONE",
        "LIOB33_X0Y125.IOB_Y0.SLEW.FAST",
        "LIOB33_X0Y125.IOB_Y0.ZINV_D",
        "LIOB33_X0Y125.IOB_Y1.IN_ONLY",
        "LIOB33_X0Y125.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y125.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y125.IOB_Y1.PULLTYPE.NONE",
        "LIOB33_X0Y125.IOB_Y1.SLEW.FAST",
        "LIOB33_X0Y125.IOB_Y1.ZINV_D",
        "LIOB33_X0Y127.IOB_Y0.IN_ONLY",
        "LIOB33_X0Y127.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y127.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y127.IOB_Y0.PULLTYPE.NONE",
        "LIOB33_X0Y127.IOB_Y0.SLEW.FAST",
        "LIOB33_X0Y127.IOB_Y0.ZINV_D",
        "LIOB33_X0Y127.IOB_Y1.IN_ONLY",
        "LIOB33_X0Y127.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y127.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y127.IOB_Y1.PULLTYPE.NONE",
        "LIOB33_X0Y127.IOB_Y1.SLEW.FAST",
        "LIOB33_X0Y127.IOB_Y1.ZINV_D",
        "LIOB33_X0Y137.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y137.IOB_Y0.PULLTYPE.PULLDOWN",
        "LIOB33_X0Y137.IOB_Y0.SLEW.FAST",
        "LIOB33_X0Y137.IOB_Y1.IN_ONLY",
        "LIOB33_X0Y137.IOB_Y1.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y137.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y137.IOB_Y1.PULLTYPE.NONE",
        "LIOB33_X0Y137.IOB_Y1.SLEW.FAST",
        "LIOB33_X0Y137.IOB_Y1.ZINV_D",
        "LIOB33_X0Y43.IOB_Y0.IN_ONLY",
        "LIOB33_X0Y43.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN",
        "LIOB33_X0Y43.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y43.IOB_Y0.PULLTYPE.PULLUP",
        "LIOB33_X0Y43.IOB_Y0.SLEW.FAST",
        "LIOB33_X0Y43.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "LIOB33_X0Y43.IOB_Y1.PULLTYPE.PULLDOWN",
        "LIOB33_X0Y43.IOB_Y1.SLEW.FAST",
        "RIOB33_SING_X43Y50.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "RIOB33_SING_X43Y50.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_SING_X43Y50.IOB_Y0.OSERDESE.DATA_RATE_TQ.BUF",
        "RIOB33_SING_X43Y50.IOB_Y0.PULLTYPE.NONE",
        "RIOB33_SING_X43Y50.IOB_Y0.SLEW.SLOW",
        "RIOB33_X43Y51.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "RIOB33_X43Y51.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y51.IOB_Y0.OSERDESE.DATA_RATE_TQ.BUF",
        "RIOB33_X43Y51.IOB_Y0.PULLTYPE.NONE",
        "RIOB33_X43Y51.IOB_Y0.SLEW.SLOW",
        "RIOB33_X43Y51.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "RIOB33_X43Y51.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y51.IOB_Y1.OSERDESE.DATA_RATE_TQ.BUF",
        "RIOB33_X43Y51.IOB_Y1.PULLTYPE.NONE",
        "RIOB33_X43Y51.IOB_Y1.SLEW.SLOW",
        "RIOB33_X43Y55.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y55.IOB_Y0.PULLTYPE.PULLDOWN",
        "RIOB33_X43Y55.IOB_Y0.SLEW.FAST",
        "RIOB33_X43Y55.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "RIOB33_X43Y55.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y55.IOB_Y1.OSERDESE.DATA_RATE_TQ.BUF",
        "RIOB33_X43Y55.IOB_Y1.PULLTYPE.NONE",
        "RIOB33_X43Y55.IOB_Y1.SLEW.SLOW",
        "RIOB33_X43Y57.IOB_Y0.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "RIOB33_X43Y57.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y57.IOB_Y0.OSERDESE.DATA_RATE_TQ.BUF",
        "RIOB33_X43Y57.IOB_Y0.PULLTYPE.NONE",
        "RIOB33_X43Y57.IOB_Y0.SLEW.SLOW",
        "RIOB33_X43Y57.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y57.IOB_Y1.PULLTYPE.PULLDOWN",
        "RIOB33_X43Y57.IOB_Y1.SLEW.FAST",
        "RIOB33_X43Y61.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y61.IOB_Y0.PULLTYPE.PULLDOWN",
        "RIOB33_X43Y61.IOB_Y0.SLEW.FAST",
        "RIOB33_X43Y61.IOB_Y1.LVCMOS33_LVTTL.DRIVE.I12_I16",
        "RIOB33_X43Y61.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y61.IOB_Y1.OSERDESE.DATA_RATE_TQ.BUF",
        "RIOB33_X43Y61.IOB_Y1.PULLTYPE.NONE",
        "RIOB33_X43Y61.IOB_Y1.SLEW.SLOW",
        "RIOB33_X43Y75.IOB_Y0.IN_ONLY",
        "RIOB33_X43Y75.IOB_Y0.LVCMOS25_LVCMOS33_LVTTL.IN",
        "RIOB33_X43Y75.IOB_Y0.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y75.IOB_Y0.PULLTYPE.NONE",
        "RIOB33_X43Y75.IOB_Y0.SLEW.FAST",
        "RIOB33_X43Y75.IOB_Y0.ZINV_D",
        "RIOB33_X43Y75.IOB_Y1.ODDR.DDR_CLK_EDGE.OPPOSITE_EDGE",
        "RIOB33_X43Y75.IOB_Y1.PULLTYPE.PULLDOWN",
        "RIOB33_X43Y75.IOB_Y1.SLEW.FAST"
    ]
}
