

================================================================
== Vivado HLS Report for 'maxpool1'
================================================================
* Date:           Mon Dec  5 18:17:58 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.129 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1638801|  1638801| 16.388 ms | 16.388 ms |  1638801|  1638801|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool1_h                         |  1638800|  1638800|     20485|          -|          -|    80|    no    |
        | + pool1_line_row_pool1_line_col  |    10240|    10240|        17|         16|          1|   640|    yes   |
        | + pool1_block_pool1_c            |    10240|    10240|         5|          4|          1|  2560|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    652|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    412|    -|
|Register         |        -|      -|     249|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     249|   1064|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |pool1_line_buffer_V_U  |maxpool1_pool1_li1iI  |        4|  0|   0|    0|  10240|    5|     1|        51200|
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                      |        4|  0|   0|    0|  10240|    5|     1|        51200|
    +-----------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln200_fu_440_p2                |     +    |      0|  0|  15|           7|           1|
    |add_ln202_1_fu_452_p2              |     +    |      0|  0|  17|          10|           1|
    |add_ln202_fu_458_p2                |     +    |      0|  0|   9|           2|           1|
    |add_ln203_fu_676_p2                |     +    |      0|  0|  16|           9|           1|
    |add_ln211_1_fu_697_p2              |     +    |      0|  0|  19|          12|           1|
    |add_ln211_fu_703_p2                |     +    |      0|  0|  16|           9|           2|
    |add_ln212_fu_852_p2                |     +    |      0|  0|  15|           5|           1|
    |add_ln356_20_fu_517_p2             |     +    |      0|  0|  19|          11|          11|
    |add_ln356_21_fu_743_p2             |     +    |      0|  0|  19|          14|          13|
    |add_ln356_22_fu_767_p2             |     +    |      0|  0|  19|          14|          13|
    |add_ln356_23_fu_777_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln356_24_fu_788_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln356_25_fu_799_p2             |     +    |      0|  0|  19|          14|          14|
    |add_ln356_26_fu_805_p2             |     +    |      0|  0|  19|          14|          14|
    |add_ln356_fu_508_p2                |     +    |      0|  0|  19|          11|          11|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage7_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_428_p2                      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln200_fu_434_p2               |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln202_fu_446_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln203_fu_464_p2               |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln211_fu_691_p2               |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln212_fu_709_p2               |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |or_ln217_fu_749_p2                 |    or    |      0|  0|   9|           9|           1|
    |or_ln356_31_fu_546_p2              |    or    |      0|  0|  15|          15|           2|
    |or_ln356_32_fu_556_p2              |    or    |      0|  0|  15|          15|           2|
    |or_ln356_33_fu_566_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_34_fu_576_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_35_fu_586_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_36_fu_596_p2              |    or    |      0|  0|  15|          15|           3|
    |or_ln356_37_fu_606_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_38_fu_616_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_39_fu_626_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_40_fu_636_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_41_fu_646_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_42_fu_656_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_43_fu_666_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_44_fu_681_p2              |    or    |      0|  0|  15|          15|           4|
    |or_ln356_fu_536_p2                 |    or    |      0|  0|  15|          15|           1|
    |select_ln206_1_fu_478_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln206_fu_470_p3             |  select  |      0|  0|   9|           1|           1|
    |select_ln217_1_fu_723_p3           |  select  |      0|  0|   9|           1|           9|
    |select_ln217_fu_715_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln251_3_fu_830_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln251_4_fu_841_p3           |  select  |      0|  0|  14|           1|          14|
    |select_ln251_fu_815_p3             |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 652|         457|         276|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  117|         25|    1|         25|
    |ap_done                                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |    9|          2|    1|          2|
    |ap_phi_mux_block_0_0_phi_fu_410_p4        |    9|          2|    9|         18|
    |ap_phi_mux_c_0_0_phi_fu_421_p4            |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten7_phi_fu_399_p4  |    9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten_phi_fu_366_p4   |    9|          2|   10|         20|
    |ap_phi_mux_line_col_0_0_phi_fu_388_p4     |    9|          2|    9|         18|
    |ap_phi_mux_line_row_0_0_phi_fu_377_p4     |    9|          2|    2|          4|
    |block_0_0_reg_406                         |    9|          2|    9|         18|
    |c_0_0_reg_417                             |    9|          2|    5|         10|
    |h_0_0_reg_351                             |    9|          2|    7|         14|
    |indvar_flatten7_reg_395                   |    9|          2|   12|         24|
    |indvar_flatten_reg_362                    |    9|          2|   10|         20|
    |line_col_0_0_reg_384                      |    9|          2|    9|         18|
    |line_row_0_0_reg_373                      |    9|          2|    2|          4|
    |pool1_line_buffer_V_address0              |   97|         20|   14|        280|
    |pool1_line_buffer_V_address1              |   27|          5|   14|         70|
    |pool1_pipe_2_V_V_blk_n                    |    9|          2|    1|          2|
    |real_start                                |    9|          2|    1|          2|
    |relu1_pipe_2_V_V_blk_n                    |    9|          2|    1|          2|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  412|         88|  136|        589|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln200_reg_861        |   7|   0|    7|          0|
    |add_ln202_1_reg_870      |  10|   0|   10|          0|
    |add_ln203_reg_907        |   9|   0|    9|          0|
    |add_ln211_1_reg_916      |  12|   0|   12|          0|
    |add_ln212_reg_998        |   5|   0|    5|          0|
    |add_ln356_23_reg_931     |  14|   0|   14|          0|
    |add_ln356_24_reg_941     |  14|   0|   14|          0|
    |add_ln356_25_reg_951     |  14|   0|   14|          0|
    |add_ln356_26_reg_957     |  14|   0|   14|          0|
    |ap_CS_fsm                |  24|   0|   24|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |block_0_0_reg_406        |   9|   0|    9|          0|
    |c_0_0_reg_417            |   5|   0|    5|          0|
    |h_0_0_reg_351            |   7|   0|    7|          0|
    |icmp_ln202_reg_866       |   1|   0|    1|          0|
    |icmp_ln211_reg_912       |   1|   0|    1|          0|
    |indvar_flatten7_reg_395  |  12|   0|   12|          0|
    |indvar_flatten_reg_362   |  10|   0|   10|          0|
    |line_col_0_0_reg_384     |   9|   0|    9|          0|
    |line_row_0_0_reg_373     |   2|   0|    2|          0|
    |select_ln206_1_reg_881   |   2|   0|    2|          0|
    |select_ln206_reg_875     |   9|   0|    9|          0|
    |select_ln217_1_reg_926   |   9|   0|    9|          0|
    |select_ln217_reg_921     |   5|   0|    5|          0|
    |select_ln251_3_reg_983   |  14|   0|   14|          0|
    |select_ln251_reg_968     |  14|   0|   14|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_13_reg_888           |  11|   0|   15|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 249|   0|  253|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|start_write               | out |    1| ap_ctrl_hs |     maxpool1     | return value |
|relu1_pipe_2_V_V_dout     |  in |    5|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_empty_n  |  in |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|relu1_pipe_2_V_V_read     | out |    1|   ap_fifo  | relu1_pipe_2_V_V |    pointer   |
|pool1_pipe_2_V_V_din      | out |    5|   ap_fifo  | pool1_pipe_2_V_V |    pointer   |
|pool1_pipe_2_V_V_full_n   |  in |    1|   ap_fifo  | pool1_pipe_2_V_V |    pointer   |
|pool1_pipe_2_V_V_write    | out |    1|   ap_fifo  | pool1_pipe_2_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17
  * Pipeline-1: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 2
  Pipeline-0 : II = 16, D = 17, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-1 : II = 4, D = 5, States = { 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 20 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 3 
20 --> 21 
21 --> 26 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 21 
26 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %pool1_pipe_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %relu1_pipe_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str311, i32 0, i32 0, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str315, [1 x i8]* @p_str316)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%pool1_line_buffer_V = alloca [10240 x i5], align 1" [kernel.cpp:195]   --->   Operation 29 'alloca' 'pool1_line_buffer_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str49)" [kernel.cpp:199]   --->   Operation 30 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:200]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%h_0_0 = phi i7 [ 0, %pool1_i1_begin ], [ %add_ln200, %pool1_h_end ]" [kernel.cpp:200]   --->   Operation 32 'phi' 'h_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln200 = icmp eq i7 %h_0_0, -48" [kernel.cpp:200]   --->   Operation 33 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 34 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.89ns)   --->   "%add_ln200 = add i7 %h_0_0, 1" [kernel.cpp:200]   --->   Operation 35 'add' 'add_ln200' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln200, label %pool1_i1_end, label %pool1_h_begin" [kernel.cpp:200]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str50) nounwind" [kernel.cpp:200]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str50)" [kernel.cpp:200]   --->   Operation 38 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "br label %1" [kernel.cpp:202]   --->   Operation 39 'br' <Predicate = (!icmp_ln200)> <Delay = 0.75>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str49, i32 %tmp)" [kernel.cpp:231]   --->   Operation 40 'specregionend' 'empty' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:232]   --->   Operation 41 'ret' <Predicate = (icmp_ln200)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %pool1_h_begin ], [ %add_ln202_1, %pool1_line_col ]" [kernel.cpp:202]   --->   Operation 42 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%line_row_0_0 = phi i2 [ 0, %pool1_h_begin ], [ %select_ln206_1, %pool1_line_col ]" [kernel.cpp:206]   --->   Operation 43 'phi' 'line_row_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%line_col_0_0 = phi i9 [ 0, %pool1_h_begin ], [ %add_ln203, %pool1_line_col ]" [kernel.cpp:203]   --->   Operation 44 'phi' 'line_col_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln202 = icmp eq i10 %indvar_flatten, -384" [kernel.cpp:202]   --->   Operation 45 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.93ns)   --->   "%add_ln202_1 = add i10 %indvar_flatten, 1" [kernel.cpp:202]   --->   Operation 46 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %.preheader.0.preheader.preheader, label %pool1_line_col" [kernel.cpp:202]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.62ns)   --->   "%add_ln202 = add i2 %line_row_0_0, 1" [kernel.cpp:202]   --->   Operation 48 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln203 = icmp eq i9 %line_col_0_0, -192" [kernel.cpp:203]   --->   Operation 49 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.45ns)   --->   "%select_ln206 = select i1 %icmp_ln203, i9 0, i9 %line_col_0_0" [kernel.cpp:206]   --->   Operation 50 'select' 'select_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.26ns)   --->   "%select_ln206_1 = select i1 %icmp_ln203, i2 %add_ln202, i2 %line_row_0_0" [kernel.cpp:206]   --->   Operation 51 'select' 'select_ln206_1' <Predicate = (!icmp_ln202)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.51>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %select_ln206_1, i8 0)" [kernel.cpp:206]   --->   Operation 52 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i10 %tmp_23 to i11" [kernel.cpp:206]   --->   Operation 53 'zext' 'zext_ln356' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln206_1, i6 0)" [kernel.cpp:206]   --->   Operation 54 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln356_62 = zext i8 %tmp_24 to i11" [kernel.cpp:206]   --->   Operation 55 'zext' 'zext_ln356_62' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln356 = add i11 %zext_ln356_62, %zext_ln356" [kernel.cpp:206]   --->   Operation 56 'add' 'add_ln356' <Predicate = (!icmp_ln202)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln356_63 = zext i9 %select_ln206 to i11" [kernel.cpp:206]   --->   Operation 57 'zext' 'zext_ln356_63' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln356_20 = add i11 %add_ln356, %zext_ln356_63" [kernel.cpp:206]   --->   Operation 58 'add' 'add_ln356_20' <Predicate = (!icmp_ln202)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln356_20, i4 0)" [kernel.cpp:206]   --->   Operation 59 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln356_64 = zext i15 %tmp_13 to i64" [kernel.cpp:206]   --->   Operation 60 'zext' 'zext_ln356_64' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_13 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_64" [kernel.cpp:206]   --->   Operation 61 'getelementptr' 'pool1_line_buffer_V_13' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.16ns)   --->   "%tmp_V = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 62 'read' 'tmp_V' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (1.35ns)   --->   "store i5 %tmp_V, i5* %pool1_line_buffer_V_13, align 1" [kernel.cpp:206]   --->   Operation 63 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln356 = or i15 %tmp_13, 1" [kernel.cpp:206]   --->   Operation 64 'or' 'or_ln356' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln356_65 = zext i15 %or_ln356 to i64" [kernel.cpp:206]   --->   Operation 65 'zext' 'zext_ln356_65' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_14 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_65" [kernel.cpp:206]   --->   Operation 66 'getelementptr' 'pool1_line_buffer_V_14' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.16ns)   --->   "%tmp_V_43 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 67 'read' 'tmp_V_43' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 68 [1/1] (1.35ns)   --->   "store i5 %tmp_V_43, i5* %pool1_line_buffer_V_14, align 1" [kernel.cpp:206]   --->   Operation 68 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 6 <SV = 5> <Delay = 3.51>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln356_31 = or i15 %tmp_13, 2" [kernel.cpp:206]   --->   Operation 69 'or' 'or_ln356_31' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln356_66 = zext i15 %or_ln356_31 to i64" [kernel.cpp:206]   --->   Operation 70 'zext' 'zext_ln356_66' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_15 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_66" [kernel.cpp:206]   --->   Operation 71 'getelementptr' 'pool1_line_buffer_V_15' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.16ns)   --->   "%tmp_V_44 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 72 'read' 'tmp_V_44' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "store i5 %tmp_V_44, i5* %pool1_line_buffer_V_15, align 1" [kernel.cpp:206]   --->   Operation 73 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln356_32 = or i15 %tmp_13, 3" [kernel.cpp:206]   --->   Operation 74 'or' 'or_ln356_32' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln356_67 = zext i15 %or_ln356_32 to i64" [kernel.cpp:206]   --->   Operation 75 'zext' 'zext_ln356_67' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_16 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_67" [kernel.cpp:206]   --->   Operation 76 'getelementptr' 'pool1_line_buffer_V_16' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (2.16ns)   --->   "%tmp_V_45 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 77 'read' 'tmp_V_45' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 78 [1/1] (1.35ns)   --->   "store i5 %tmp_V_45, i5* %pool1_line_buffer_V_16, align 1" [kernel.cpp:206]   --->   Operation 78 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 8 <SV = 7> <Delay = 3.51>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln356_33 = or i15 %tmp_13, 4" [kernel.cpp:206]   --->   Operation 79 'or' 'or_ln356_33' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln356_68 = zext i15 %or_ln356_33 to i64" [kernel.cpp:206]   --->   Operation 80 'zext' 'zext_ln356_68' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_17 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_68" [kernel.cpp:206]   --->   Operation 81 'getelementptr' 'pool1_line_buffer_V_17' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (2.16ns)   --->   "%tmp_V_46 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 82 'read' 'tmp_V_46' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 83 [1/1] (1.35ns)   --->   "store i5 %tmp_V_46, i5* %pool1_line_buffer_V_17, align 1" [kernel.cpp:206]   --->   Operation 83 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 9 <SV = 8> <Delay = 3.51>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln356_34 = or i15 %tmp_13, 5" [kernel.cpp:206]   --->   Operation 84 'or' 'or_ln356_34' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln356_69 = zext i15 %or_ln356_34 to i64" [kernel.cpp:206]   --->   Operation 85 'zext' 'zext_ln356_69' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_18 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_69" [kernel.cpp:206]   --->   Operation 86 'getelementptr' 'pool1_line_buffer_V_18' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (2.16ns)   --->   "%tmp_V_47 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 87 'read' 'tmp_V_47' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_9 : Operation 88 [1/1] (1.35ns)   --->   "store i5 %tmp_V_47, i5* %pool1_line_buffer_V_18, align 1" [kernel.cpp:206]   --->   Operation 88 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 10 <SV = 9> <Delay = 3.51>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln356_35 = or i15 %tmp_13, 6" [kernel.cpp:206]   --->   Operation 89 'or' 'or_ln356_35' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln356_70 = zext i15 %or_ln356_35 to i64" [kernel.cpp:206]   --->   Operation 90 'zext' 'zext_ln356_70' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_19 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_70" [kernel.cpp:206]   --->   Operation 91 'getelementptr' 'pool1_line_buffer_V_19' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (2.16ns)   --->   "%tmp_V_48 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 92 'read' 'tmp_V_48' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_10 : Operation 93 [1/1] (1.35ns)   --->   "store i5 %tmp_V_48, i5* %pool1_line_buffer_V_19, align 1" [kernel.cpp:206]   --->   Operation 93 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 11 <SV = 10> <Delay = 3.51>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln356_36 = or i15 %tmp_13, 7" [kernel.cpp:206]   --->   Operation 94 'or' 'or_ln356_36' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln356_71 = zext i15 %or_ln356_36 to i64" [kernel.cpp:206]   --->   Operation 95 'zext' 'zext_ln356_71' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_20 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_71" [kernel.cpp:206]   --->   Operation 96 'getelementptr' 'pool1_line_buffer_V_20' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (2.16ns)   --->   "%tmp_V_49 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 97 'read' 'tmp_V_49' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 98 [1/1] (1.35ns)   --->   "store i5 %tmp_V_49, i5* %pool1_line_buffer_V_20, align 1" [kernel.cpp:206]   --->   Operation 98 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 12 <SV = 11> <Delay = 3.51>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln356_37 = or i15 %tmp_13, 8" [kernel.cpp:206]   --->   Operation 99 'or' 'or_ln356_37' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln356_72 = zext i15 %or_ln356_37 to i64" [kernel.cpp:206]   --->   Operation 100 'zext' 'zext_ln356_72' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_21 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_72" [kernel.cpp:206]   --->   Operation 101 'getelementptr' 'pool1_line_buffer_V_21' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (2.16ns)   --->   "%tmp_V_50 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 102 'read' 'tmp_V_50' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 103 [1/1] (1.35ns)   --->   "store i5 %tmp_V_50, i5* %pool1_line_buffer_V_21, align 1" [kernel.cpp:206]   --->   Operation 103 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln356_38 = or i15 %tmp_13, 9" [kernel.cpp:206]   --->   Operation 104 'or' 'or_ln356_38' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln356_73 = zext i15 %or_ln356_38 to i64" [kernel.cpp:206]   --->   Operation 105 'zext' 'zext_ln356_73' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_22 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_73" [kernel.cpp:206]   --->   Operation 106 'getelementptr' 'pool1_line_buffer_V_22' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (2.16ns)   --->   "%tmp_V_51 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 107 'read' 'tmp_V_51' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_13 : Operation 108 [1/1] (1.35ns)   --->   "store i5 %tmp_V_51, i5* %pool1_line_buffer_V_22, align 1" [kernel.cpp:206]   --->   Operation 108 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln356_39 = or i15 %tmp_13, 10" [kernel.cpp:206]   --->   Operation 109 'or' 'or_ln356_39' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln356_74 = zext i15 %or_ln356_39 to i64" [kernel.cpp:206]   --->   Operation 110 'zext' 'zext_ln356_74' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_23 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_74" [kernel.cpp:206]   --->   Operation 111 'getelementptr' 'pool1_line_buffer_V_23' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (2.16ns)   --->   "%tmp_V_52 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 112 'read' 'tmp_V_52' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 113 [1/1] (1.35ns)   --->   "store i5 %tmp_V_52, i5* %pool1_line_buffer_V_23, align 1" [kernel.cpp:206]   --->   Operation 113 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln356_40 = or i15 %tmp_13, 11" [kernel.cpp:206]   --->   Operation 114 'or' 'or_ln356_40' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln356_75 = zext i15 %or_ln356_40 to i64" [kernel.cpp:206]   --->   Operation 115 'zext' 'zext_ln356_75' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_24 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_75" [kernel.cpp:206]   --->   Operation 116 'getelementptr' 'pool1_line_buffer_V_24' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (2.16ns)   --->   "%tmp_V_53 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 117 'read' 'tmp_V_53' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 118 [1/1] (1.35ns)   --->   "store i5 %tmp_V_53, i5* %pool1_line_buffer_V_24, align 1" [kernel.cpp:206]   --->   Operation 118 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 16 <SV = 15> <Delay = 3.51>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln356_41 = or i15 %tmp_13, 12" [kernel.cpp:206]   --->   Operation 119 'or' 'or_ln356_41' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln356_76 = zext i15 %or_ln356_41 to i64" [kernel.cpp:206]   --->   Operation 120 'zext' 'zext_ln356_76' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_25 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_76" [kernel.cpp:206]   --->   Operation 121 'getelementptr' 'pool1_line_buffer_V_25' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.16ns)   --->   "%tmp_V_54 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 122 'read' 'tmp_V_54' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 123 [1/1] (1.35ns)   --->   "store i5 %tmp_V_54, i5* %pool1_line_buffer_V_25, align 1" [kernel.cpp:206]   --->   Operation 123 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 17 <SV = 16> <Delay = 3.51>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln356_42 = or i15 %tmp_13, 13" [kernel.cpp:206]   --->   Operation 124 'or' 'or_ln356_42' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln356_77 = zext i15 %or_ln356_42 to i64" [kernel.cpp:206]   --->   Operation 125 'zext' 'zext_ln356_77' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_26 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_77" [kernel.cpp:206]   --->   Operation 126 'getelementptr' 'pool1_line_buffer_V_26' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (2.16ns)   --->   "%tmp_V_55 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 127 'read' 'tmp_V_55' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 128 [1/1] (1.35ns)   --->   "store i5 %tmp_V_55, i5* %pool1_line_buffer_V_26, align 1" [kernel.cpp:206]   --->   Operation 128 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 18 <SV = 17> <Delay = 3.51>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln356_43 = or i15 %tmp_13, 14" [kernel.cpp:206]   --->   Operation 129 'or' 'or_ln356_43' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln356_78 = zext i15 %or_ln356_43 to i64" [kernel.cpp:206]   --->   Operation 130 'zext' 'zext_ln356_78' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_27 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_78" [kernel.cpp:206]   --->   Operation 131 'getelementptr' 'pool1_line_buffer_V_27' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (2.16ns)   --->   "%tmp_V_56 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 132 'read' 'tmp_V_56' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_18 : Operation 133 [1/1] (1.35ns)   --->   "store i5 %tmp_V_56, i5* %pool1_line_buffer_V_27, align 1" [kernel.cpp:206]   --->   Operation 133 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_18 : Operation 134 [1/1] (0.92ns)   --->   "%add_ln203 = add i9 %select_ln206, 1" [kernel.cpp:203]   --->   Operation 134 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.51>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @pool1_line_row_pool1)"   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 136 'speclooptripcount' 'empty_123' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind" [kernel.cpp:203]   --->   Operation 137 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str52)" [kernel.cpp:203]   --->   Operation 138 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:204]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln356_44 = or i15 %tmp_13, 15" [kernel.cpp:206]   --->   Operation 140 'or' 'or_ln356_44' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln356_79 = zext i15 %or_ln356_44 to i64" [kernel.cpp:206]   --->   Operation 141 'zext' 'zext_ln356_79' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_28 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_79" [kernel.cpp:206]   --->   Operation 142 'getelementptr' 'pool1_line_buffer_V_28' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (2.16ns)   --->   "%tmp_V_57 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)" [kernel.cpp:206]   --->   Operation 143 'read' 'tmp_V_57' <Predicate = (!icmp_ln202)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 144 [1/1] (1.35ns)   --->   "store i5 %tmp_V_57, i5* %pool1_line_buffer_V_28, align 1" [kernel.cpp:206]   --->   Operation 144 'store' <Predicate = (!icmp_ln202)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str52, i32 %tmp_8)" [kernel.cpp:208]   --->   Operation 145 'specregionend' 'empty_124' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 146 'br' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 20 <SV = 3> <Delay = 0.75>
ST_20 : Operation 147 [1/1] (0.75ns)   --->   "br label %.preheader.0.preheader" [kernel.cpp:211]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.75>

State 21 <SV = 4> <Delay = 3.70>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i12 [ %add_ln211_1, %pool1_c ], [ 0, %.preheader.0.preheader.preheader ]" [kernel.cpp:211]   --->   Operation 148 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%block_0_0 = phi i9 [ %select_ln217_1, %pool1_c ], [ 0, %.preheader.0.preheader.preheader ]" [kernel.cpp:217]   --->   Operation 149 'phi' 'block_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%c_0_0 = phi i5 [ %add_ln212, %pool1_c ], [ 0, %.preheader.0.preheader.preheader ]" [kernel.cpp:212]   --->   Operation 150 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.86ns)   --->   "%icmp_ln211 = icmp eq i12 %indvar_flatten7, -1536" [kernel.cpp:211]   --->   Operation 151 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [1/1] (0.96ns)   --->   "%add_ln211_1 = add i12 %indvar_flatten7, 1" [kernel.cpp:211]   --->   Operation 152 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %pool1_h_end, label %pool1_c" [kernel.cpp:211]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.92ns)   --->   "%add_ln211 = add i9 %block_0_0, 2" [kernel.cpp:211]   --->   Operation 154 'add' 'add_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.87ns)   --->   "%icmp_ln212 = icmp eq i5 %c_0_0, -16" [kernel.cpp:212]   --->   Operation 155 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln211)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.48ns)   --->   "%select_ln217 = select i1 %icmp_ln212, i5 0, i5 %c_0_0" [kernel.cpp:217]   --->   Operation 156 'select' 'select_ln217' <Predicate = (!icmp_ln211)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.45ns)   --->   "%select_ln217_1 = select i1 %icmp_ln212, i9 %add_ln211, i9 %block_0_0" [kernel.cpp:217]   --->   Operation 157 'select' 'select_ln217_1' <Predicate = (!icmp_ln211)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_25 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %select_ln217_1, i4 0)" [kernel.cpp:217]   --->   Operation 158 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln356_80 = zext i13 %tmp_25 to i14" [kernel.cpp:217]   --->   Operation 159 'zext' 'zext_ln356_80' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln356_21 = add i14 %zext_ln356_80, 5120" [kernel.cpp:217]   --->   Operation 160 'add' 'add_ln356_21' <Predicate = (!icmp_ln211)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln217 = or i9 %select_ln217_1, 1" [kernel.cpp:217]   --->   Operation 161 'or' 'or_ln217' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_26 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %or_ln217, i4 0)" [kernel.cpp:217]   --->   Operation 162 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln356_81 = zext i13 %tmp_26 to i14" [kernel.cpp:217]   --->   Operation 163 'zext' 'zext_ln356_81' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln356_22 = add i14 %zext_ln356_81, 5120" [kernel.cpp:217]   --->   Operation 164 'add' 'add_ln356_22' <Predicate = (!icmp_ln211)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln356_82 = zext i5 %select_ln217 to i14" [kernel.cpp:217]   --->   Operation 165 'zext' 'zext_ln356_82' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.97ns)   --->   "%add_ln356_23 = add i14 %zext_ln356_82, %zext_ln356_80" [kernel.cpp:217]   --->   Operation 166 'add' 'add_ln356_23' <Predicate = (!icmp_ln211)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln356_83 = zext i14 %add_ln356_23 to i64" [kernel.cpp:217]   --->   Operation 167 'zext' 'zext_ln356_83' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_s = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_83" [kernel.cpp:217]   --->   Operation 168 'getelementptr' 'pool1_line_buffer_V_s' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.97ns)   --->   "%add_ln356_24 = add i14 %zext_ln356_82, %zext_ln356_81" [kernel.cpp:217]   --->   Operation 169 'add' 'add_ln356_24' <Predicate = (!icmp_ln211)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln356_84 = zext i14 %add_ln356_24 to i64" [kernel.cpp:217]   --->   Operation 170 'zext' 'zext_ln356_84' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_1 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_84" [kernel.cpp:217]   --->   Operation 171 'getelementptr' 'pool1_line_buffer_V_1' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln356_25 = add i14 %zext_ln356_82, %add_ln356_21" [kernel.cpp:217]   --->   Operation 172 'add' 'add_ln356_25' <Predicate = (!icmp_ln211)> <Delay = 0.92> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 173 [1/1] (0.92ns) (root node of TernaryAdder)   --->   "%add_ln356_26 = add i14 %zext_ln356_82, %add_ln356_22" [kernel.cpp:217]   --->   Operation 173 'add' 'add_ln356_26' <Predicate = (!icmp_ln211)> <Delay = 0.92> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 174 [2/2] (1.35ns)   --->   "%pool1_line_buffer_V_4 = load i5* %pool1_line_buffer_V_s, align 1" [kernel.cpp:217]   --->   Operation 174 'load' 'pool1_line_buffer_V_4' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_21 : Operation 175 [2/2] (1.35ns)   --->   "%pool1_line_buffer_V_5 = load i5* %pool1_line_buffer_V_1, align 1" [kernel.cpp:217]   --->   Operation 175 'load' 'pool1_line_buffer_V_5' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 22 <SV = 5> <Delay = 4.12>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln356_85 = zext i14 %add_ln356_25 to i64" [kernel.cpp:217]   --->   Operation 176 'zext' 'zext_ln356_85' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_2 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_85" [kernel.cpp:217]   --->   Operation 177 'getelementptr' 'pool1_line_buffer_V_2' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_22 : Operation 178 [1/2] (1.35ns)   --->   "%pool1_line_buffer_V_4 = load i5* %pool1_line_buffer_V_s, align 1" [kernel.cpp:217]   --->   Operation 178 'load' 'pool1_line_buffer_V_4' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_22 : Operation 179 [1/2] (1.35ns)   --->   "%pool1_line_buffer_V_5 = load i5* %pool1_line_buffer_V_1, align 1" [kernel.cpp:217]   --->   Operation 179 'load' 'pool1_line_buffer_V_5' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_22 : Operation 180 [2/2] (1.35ns)   --->   "%pool1_line_buffer_V_6 = load i5* %pool1_line_buffer_V_2, align 1" [kernel.cpp:217]   --->   Operation 180 'load' 'pool1_line_buffer_V_6' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_22 : Operation 181 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp ugt i5 %pool1_line_buffer_V_5, %pool1_line_buffer_V_4" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 181 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln211)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 182 [1/1] (0.54ns)   --->   "%select_ln251 = select i1 %icmp_ln1494, i14 %add_ln356_24, i14 %add_ln356_23" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 182 'select' 'select_ln251' <Predicate = (!icmp_ln211)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i14 %select_ln251 to i64" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 183 'zext' 'zext_ln251' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_8 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln251" [kernel.cpp:217]   --->   Operation 184 'getelementptr' 'pool1_line_buffer_V_8' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_22 : Operation 185 [2/2] (1.35ns)   --->   "%pool1_line_buffer_V_9 = load i5* %pool1_line_buffer_V_8, align 1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 185 'load' 'pool1_line_buffer_V_9' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 23 <SV = 6> <Delay = 4.12>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln356_86 = zext i14 %add_ln356_26 to i64" [kernel.cpp:217]   --->   Operation 186 'zext' 'zext_ln356_86' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_3 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_86" [kernel.cpp:217]   --->   Operation 187 'getelementptr' 'pool1_line_buffer_V_3' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_23 : Operation 188 [1/2] (1.35ns)   --->   "%pool1_line_buffer_V_6 = load i5* %pool1_line_buffer_V_2, align 1" [kernel.cpp:217]   --->   Operation 188 'load' 'pool1_line_buffer_V_6' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_23 : Operation 189 [2/2] (1.35ns)   --->   "%pool1_line_buffer_V_7 = load i5* %pool1_line_buffer_V_3, align 1" [kernel.cpp:217]   --->   Operation 189 'load' 'pool1_line_buffer_V_7' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_23 : Operation 190 [1/2] (1.35ns)   --->   "%pool1_line_buffer_V_9 = load i5* %pool1_line_buffer_V_8, align 1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 190 'load' 'pool1_line_buffer_V_9' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_23 : Operation 191 [1/1] (0.87ns)   --->   "%icmp_ln1494_3 = icmp ugt i5 %pool1_line_buffer_V_6, %pool1_line_buffer_V_9" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 191 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln211)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.54ns)   --->   "%select_ln251_3 = select i1 %icmp_ln1494_3, i14 %add_ln356_25, i14 %select_ln251" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 192 'select' 'select_ln251_3' <Predicate = (!icmp_ln211)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln251_3 = zext i14 %select_ln251_3 to i64" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 193 'zext' 'zext_ln251_3' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_10 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln251_3" [kernel.cpp:217]   --->   Operation 194 'getelementptr' 'pool1_line_buffer_V_10' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_23 : Operation 195 [2/2] (1.35ns)   --->   "%pool1_line_buffer_V_11 = load i5* %pool1_line_buffer_V_10, align 1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 195 'load' 'pool1_line_buffer_V_11' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>

State 24 <SV = 7> <Delay = 4.12>
ST_24 : Operation 196 [1/2] (1.35ns)   --->   "%pool1_line_buffer_V_7 = load i5* %pool1_line_buffer_V_3, align 1" [kernel.cpp:217]   --->   Operation 196 'load' 'pool1_line_buffer_V_7' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_24 : Operation 197 [1/2] (1.35ns)   --->   "%pool1_line_buffer_V_11 = load i5* %pool1_line_buffer_V_10, align 1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 197 'load' 'pool1_line_buffer_V_11' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_24 : Operation 198 [1/1] (0.87ns)   --->   "%icmp_ln1494_4 = icmp ugt i5 %pool1_line_buffer_V_7, %pool1_line_buffer_V_11" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 198 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln211)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.54ns)   --->   "%select_ln251_4 = select i1 %icmp_ln1494_4, i14 %add_ln356_26, i14 %select_ln251_3" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 199 'select' 'select_ln251_4' <Predicate = (!icmp_ln211)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln251_4 = zext i14 %select_ln251_4 to i64" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 200 'zext' 'zext_ln251_4' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%pool1_line_buffer_V_12 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln251_4" [kernel.cpp:217]   --->   Operation 201 'getelementptr' 'pool1_line_buffer_V_12' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_24 : Operation 202 [2/2] (1.35ns)   --->   "%tmp_V_58 = load i5* %pool1_line_buffer_V_12, align 1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 202 'load' 'tmp_V_58' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_24 : Operation 203 [1/1] (0.87ns)   --->   "%add_ln212 = add i5 %select_ln217, 1" [kernel.cpp:212]   --->   Operation 203 'add' 'add_ln212' <Predicate = (!icmp_ln211)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 3.51>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @pool1_block_pool1_c_s)"   --->   Operation 204 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)"   --->   Operation 205 'speclooptripcount' 'empty_121' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str55) nounwind" [kernel.cpp:212]   --->   Operation 206 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str55)" [kernel.cpp:212]   --->   Operation 207 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [kernel.cpp:213]   --->   Operation 208 'specpipeline' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_25 : Operation 209 [1/2] (1.35ns)   --->   "%tmp_V_58 = load i5* %pool1_line_buffer_V_12, align 1" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:224]   --->   Operation 209 'load' 'tmp_V_58' <Predicate = (!icmp_ln211)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10240> <RAM>
ST_25 : Operation 210 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %pool1_pipe_2_V_V, i5 %tmp_V_58)" [kernel.cpp:227]   --->   Operation 210 'write' <Predicate = (!icmp_ln211)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str55, i32 %tmp_9)" [kernel.cpp:228]   --->   Operation 211 'specregionend' 'empty_122' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "br label %.preheader.0.preheader" [kernel.cpp:212]   --->   Operation 212 'br' <Predicate = (!icmp_ln211)> <Delay = 0.00>

State 26 <SV = 5> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str50, i32 %tmp_s)" [kernel.cpp:230]   --->   Operation 213 'specregionend' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:200]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ relu1_pipe_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool1_pipe_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000]
pool1_line_buffer_V    (alloca           ) [ 001111111111111111111111111]
tmp                    (specregionbegin  ) [ 001111111111111111111111111]
br_ln200               (br               ) [ 011111111111111111111111111]
h_0_0                  (phi              ) [ 001000000000000000000000000]
icmp_ln200             (icmp             ) [ 001111111111111111111111111]
empty_119              (speclooptripcount) [ 000000000000000000000000000]
add_ln200              (add              ) [ 011111111111111111111111111]
br_ln200               (br               ) [ 000000000000000000000000000]
specloopname_ln200     (specloopname     ) [ 000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 000111111111111111111111111]
br_ln202               (br               ) [ 001111111111111111111111111]
empty                  (specregionend    ) [ 000000000000000000000000000]
ret_ln232              (ret              ) [ 000000000000000000000000000]
indvar_flatten         (phi              ) [ 000100000000000000000000000]
line_row_0_0           (phi              ) [ 000100000000000000000000000]
line_col_0_0           (phi              ) [ 000100000000000000000000000]
icmp_ln202             (icmp             ) [ 001111111111111111111111111]
add_ln202_1            (add              ) [ 001111111111111111111111111]
br_ln202               (br               ) [ 000000000000000000000000000]
add_ln202              (add              ) [ 000000000000000000000000000]
icmp_ln203             (icmp             ) [ 000000000000000000000000000]
select_ln206           (select           ) [ 000011111111111111100000000]
select_ln206_1         (select           ) [ 001111111111111111111111111]
tmp_23                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln356             (zext             ) [ 000000000000000000000000000]
tmp_24                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln356_62          (zext             ) [ 000000000000000000000000000]
add_ln356              (add              ) [ 000000000000000000000000000]
zext_ln356_63          (zext             ) [ 000000000000000000000000000]
add_ln356_20           (add              ) [ 000000000000000000000000000]
tmp_13                 (bitconcatenate   ) [ 000101111111111111110000000]
zext_ln356_64          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_13 (getelementptr    ) [ 000000000000000000000000000]
tmp_V                  (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356               (or               ) [ 000000000000000000000000000]
zext_ln356_65          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_14 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_43               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_31            (or               ) [ 000000000000000000000000000]
zext_ln356_66          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_15 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_44               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_32            (or               ) [ 000000000000000000000000000]
zext_ln356_67          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_16 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_45               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_33            (or               ) [ 000000000000000000000000000]
zext_ln356_68          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_17 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_46               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_34            (or               ) [ 000000000000000000000000000]
zext_ln356_69          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_18 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_47               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_35            (or               ) [ 000000000000000000000000000]
zext_ln356_70          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_19 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_48               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_36            (or               ) [ 000000000000000000000000000]
zext_ln356_71          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_20 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_49               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_37            (or               ) [ 000000000000000000000000000]
zext_ln356_72          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_21 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_50               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_38            (or               ) [ 000000000000000000000000000]
zext_ln356_73          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_22 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_51               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_39            (or               ) [ 000000000000000000000000000]
zext_ln356_74          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_23 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_52               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_40            (or               ) [ 000000000000000000000000000]
zext_ln356_75          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_24 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_53               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_41            (or               ) [ 000000000000000000000000000]
zext_ln356_76          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_25 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_54               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_42            (or               ) [ 000000000000000000000000000]
zext_ln356_77          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_26 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_55               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
or_ln356_43            (or               ) [ 000000000000000000000000000]
zext_ln356_78          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_27 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_56               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
add_ln203              (add              ) [ 001100000000000000011111111]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000]
empty_123              (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln203     (specloopname     ) [ 000000000000000000000000000]
tmp_8                  (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln204     (specpipeline     ) [ 000000000000000000000000000]
or_ln356_44            (or               ) [ 000000000000000000000000000]
zext_ln356_79          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_28 (getelementptr    ) [ 000000000000000000000000000]
tmp_V_57               (read             ) [ 000000000000000000000000000]
store_ln206            (store            ) [ 000000000000000000000000000]
empty_124              (specregionend    ) [ 000000000000000000000000000]
br_ln0                 (br               ) [ 001111111111111111111111111]
br_ln211               (br               ) [ 001111111111111111111111111]
indvar_flatten7        (phi              ) [ 000000000000000000000100000]
block_0_0              (phi              ) [ 000000000000000000000100000]
c_0_0                  (phi              ) [ 000000000000000000000100000]
icmp_ln211             (icmp             ) [ 001111111111111111111111111]
add_ln211_1            (add              ) [ 001111111111111111111111111]
br_ln211               (br               ) [ 000000000000000000000000000]
add_ln211              (add              ) [ 000000000000000000000000000]
icmp_ln212             (icmp             ) [ 000000000000000000000000000]
select_ln217           (select           ) [ 000000000000000000000011100]
select_ln217_1         (select           ) [ 001111111111111111111111111]
tmp_25                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln356_80          (zext             ) [ 000000000000000000000000000]
add_ln356_21           (add              ) [ 000000000000000000000000000]
or_ln217               (or               ) [ 000000000000000000000000000]
tmp_26                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln356_81          (zext             ) [ 000000000000000000000000000]
add_ln356_22           (add              ) [ 000000000000000000000000000]
zext_ln356_82          (zext             ) [ 000000000000000000000000000]
add_ln356_23           (add              ) [ 000000000000000000000010000]
zext_ln356_83          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_s  (getelementptr    ) [ 000000000000000000000010000]
add_ln356_24           (add              ) [ 000000000000000000000010000]
zext_ln356_84          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_1  (getelementptr    ) [ 000000000000000000000010000]
add_ln356_25           (add              ) [ 000000000000000000000011000]
add_ln356_26           (add              ) [ 000000000000000000000011100]
zext_ln356_85          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_2  (getelementptr    ) [ 000000000000000000000001000]
pool1_line_buffer_V_4  (load             ) [ 000000000000000000000000000]
pool1_line_buffer_V_5  (load             ) [ 000000000000000000000000000]
icmp_ln1494            (icmp             ) [ 000000000000000000000000000]
select_ln251           (select           ) [ 000000000000000000000001000]
zext_ln251             (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_8  (getelementptr    ) [ 000000000000000000000001000]
zext_ln356_86          (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_3  (getelementptr    ) [ 000000000000000000000000100]
pool1_line_buffer_V_6  (load             ) [ 000000000000000000000000000]
pool1_line_buffer_V_9  (load             ) [ 000000000000000000000000000]
icmp_ln1494_3          (icmp             ) [ 000000000000000000000000000]
select_ln251_3         (select           ) [ 000000000000000000000000100]
zext_ln251_3           (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_10 (getelementptr    ) [ 000000000000000000000000100]
pool1_line_buffer_V_7  (load             ) [ 000000000000000000000000000]
pool1_line_buffer_V_11 (load             ) [ 000000000000000000000000000]
icmp_ln1494_4          (icmp             ) [ 000000000000000000000000000]
select_ln251_4         (select           ) [ 000000000000000000000000000]
zext_ln251_4           (zext             ) [ 000000000000000000000000000]
pool1_line_buffer_V_12 (getelementptr    ) [ 000000000000000000000100010]
add_ln212              (add              ) [ 001111111111111111111100011]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000]
empty_121              (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln212     (specloopname     ) [ 000000000000000000000000000]
tmp_9                  (specregionbegin  ) [ 000000000000000000000000000]
specpipeline_ln213     (specpipeline     ) [ 000000000000000000000000000]
tmp_V_58               (load             ) [ 000000000000000000000000000]
write_ln227            (write            ) [ 000000000000000000000000000]
empty_122              (specregionend    ) [ 000000000000000000000000000]
br_ln212               (br               ) [ 001111111111111111111111111]
empty_120              (specregionend    ) [ 000000000000000000000000000]
br_ln200               (br               ) [ 011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="relu1_pipe_2_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu1_pipe_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool1_pipe_2_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_pipe_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_line_row_pool1"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_block_pool1_c_s"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="pool1_line_buffer_V_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_line_buffer_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_43/5 tmp_V_44/6 tmp_V_45/7 tmp_V_46/8 tmp_V_47/9 tmp_V_48/10 tmp_V_49/11 tmp_V_50/12 tmp_V_51/13 tmp_V_52/14 tmp_V_53/15 tmp_V_54/16 tmp_V_55/17 tmp_V_56/18 tmp_V_57/19 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln227_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln227/25 "/>
</bind>
</comp>

<comp id="179" class="1004" name="pool1_line_buffer_V_13_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="15" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_13/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="14" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="310" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="311" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
<pin id="313" dir="1" index="7" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln206/4 store_ln206/5 store_ln206/6 store_ln206/7 store_ln206/8 store_ln206/9 store_ln206/10 store_ln206/11 store_ln206/12 store_ln206/13 store_ln206/14 store_ln206/15 store_ln206/16 store_ln206/17 store_ln206/18 store_ln206/19 pool1_line_buffer_V_4/21 pool1_line_buffer_V_5/21 pool1_line_buffer_V_6/22 pool1_line_buffer_V_9/22 pool1_line_buffer_V_7/23 pool1_line_buffer_V_11/23 tmp_V_58/24 "/>
</bind>
</comp>

<comp id="192" class="1004" name="pool1_line_buffer_V_14_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="15" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_14/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="pool1_line_buffer_V_15_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_15/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="pool1_line_buffer_V_16_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="15" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_16/7 "/>
</bind>
</comp>

<comp id="213" class="1004" name="pool1_line_buffer_V_17_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="15" slack="0"/>
<pin id="217" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_17/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="pool1_line_buffer_V_18_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="15" slack="0"/>
<pin id="224" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_18/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="pool1_line_buffer_V_19_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="15" slack="0"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_19/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pool1_line_buffer_V_20_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="15" slack="0"/>
<pin id="238" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_20/11 "/>
</bind>
</comp>

<comp id="241" class="1004" name="pool1_line_buffer_V_21_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="15" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_21/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="pool1_line_buffer_V_22_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="15" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_22/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="pool1_line_buffer_V_23_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="15" slack="0"/>
<pin id="259" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_23/14 "/>
</bind>
</comp>

<comp id="262" class="1004" name="pool1_line_buffer_V_24_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="15" slack="0"/>
<pin id="266" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_24/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="pool1_line_buffer_V_25_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="15" slack="0"/>
<pin id="273" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_25/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="pool1_line_buffer_V_26_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="15" slack="0"/>
<pin id="280" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_26/17 "/>
</bind>
</comp>

<comp id="283" class="1004" name="pool1_line_buffer_V_27_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="15" slack="0"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_27/18 "/>
</bind>
</comp>

<comp id="290" class="1004" name="pool1_line_buffer_V_28_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="15" slack="0"/>
<pin id="294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_28/19 "/>
</bind>
</comp>

<comp id="297" class="1004" name="pool1_line_buffer_V_s_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="14" slack="0"/>
<pin id="301" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_s/21 "/>
</bind>
</comp>

<comp id="303" class="1004" name="pool1_line_buffer_V_1_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="14" slack="0"/>
<pin id="307" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_1/21 "/>
</bind>
</comp>

<comp id="315" class="1004" name="pool1_line_buffer_V_2_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="14" slack="0"/>
<pin id="319" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_2/22 "/>
</bind>
</comp>

<comp id="322" class="1004" name="pool1_line_buffer_V_8_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="14" slack="0"/>
<pin id="326" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_8/22 "/>
</bind>
</comp>

<comp id="329" class="1004" name="pool1_line_buffer_V_3_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="14" slack="0"/>
<pin id="333" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_3/23 "/>
</bind>
</comp>

<comp id="336" class="1004" name="pool1_line_buffer_V_10_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="14" slack="0"/>
<pin id="340" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_10/23 "/>
</bind>
</comp>

<comp id="343" class="1004" name="pool1_line_buffer_V_12_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="14" slack="0"/>
<pin id="347" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_line_buffer_V_12/24 "/>
</bind>
</comp>

<comp id="351" class="1005" name="h_0_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="1"/>
<pin id="353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_0_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="h_0_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0_0/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="indvar_flatten_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="indvar_flatten_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="line_row_0_0_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="1"/>
<pin id="375" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_row_0_0 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="line_row_0_0_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="2" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_row_0_0/3 "/>
</bind>
</comp>

<comp id="384" class="1005" name="line_col_0_0_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_col_0_0 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="line_col_0_0_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="9" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_col_0_0/3 "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvar_flatten7_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="indvar_flatten7_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/21 "/>
</bind>
</comp>

<comp id="406" class="1005" name="block_0_0_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="1"/>
<pin id="408" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="block_0_0 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="block_0_0_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="1" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="block_0_0/21 "/>
</bind>
</comp>

<comp id="417" class="1005" name="c_0_0_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="c_0_0_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/21 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/22 icmp_ln1494_3/23 icmp_ln1494_4/24 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln200_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln200_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln202_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln202_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln202_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln203_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="9" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln206_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="0" index="2" bw="9" slack="0"/>
<pin id="474" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln206_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="2" slack="0"/>
<pin id="482" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln206_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_23_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="0" index="1" bw="2" slack="1"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln356_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_24_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="2" slack="1"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln356_62_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_62/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln356_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln356_63_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="1"/>
<pin id="516" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_63/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln356_20_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="9" slack="0"/>
<pin id="520" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_20/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_13_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="0" index="1" bw="11" slack="0"/>
<pin id="526" dir="0" index="2" bw="1" slack="0"/>
<pin id="527" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln356_64_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="15" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_64/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln356_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="1"/>
<pin id="538" dir="0" index="1" bw="15" slack="0"/>
<pin id="539" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln356_65_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="15" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_65/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln356_31_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="2"/>
<pin id="548" dir="0" index="1" bw="15" slack="0"/>
<pin id="549" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_31/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln356_66_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="15" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_66/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="or_ln356_32_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="3"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_32/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln356_67_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_67/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln356_33_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="4"/>
<pin id="568" dir="0" index="1" bw="15" slack="0"/>
<pin id="569" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_33/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln356_68_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_68/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln356_34_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="15" slack="5"/>
<pin id="578" dir="0" index="1" bw="15" slack="0"/>
<pin id="579" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_34/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln356_69_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="15" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_69/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="or_ln356_35_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="15" slack="6"/>
<pin id="588" dir="0" index="1" bw="15" slack="0"/>
<pin id="589" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_35/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln356_70_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="15" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_70/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln356_36_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="15" slack="7"/>
<pin id="598" dir="0" index="1" bw="15" slack="0"/>
<pin id="599" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_36/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln356_71_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="15" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_71/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln356_37_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="15" slack="8"/>
<pin id="608" dir="0" index="1" bw="15" slack="0"/>
<pin id="609" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_37/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln356_72_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="15" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_72/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="or_ln356_38_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="9"/>
<pin id="618" dir="0" index="1" bw="15" slack="0"/>
<pin id="619" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_38/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln356_73_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="15" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_73/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="or_ln356_39_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="10"/>
<pin id="628" dir="0" index="1" bw="15" slack="0"/>
<pin id="629" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_39/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln356_74_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="15" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_74/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln356_40_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="15" slack="11"/>
<pin id="638" dir="0" index="1" bw="15" slack="0"/>
<pin id="639" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_40/15 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln356_75_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_75/15 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln356_41_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="15" slack="12"/>
<pin id="648" dir="0" index="1" bw="15" slack="0"/>
<pin id="649" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_41/16 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln356_76_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_76/16 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_ln356_42_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="15" slack="13"/>
<pin id="658" dir="0" index="1" bw="15" slack="0"/>
<pin id="659" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_42/17 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln356_77_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="15" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_77/17 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_ln356_43_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="15" slack="14"/>
<pin id="668" dir="0" index="1" bw="15" slack="0"/>
<pin id="669" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_43/18 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln356_78_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="15" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_78/18 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln203_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="9" slack="15"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/18 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln356_44_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="15" slack="15"/>
<pin id="683" dir="0" index="1" bw="15" slack="0"/>
<pin id="684" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln356_44/19 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln356_79_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="15" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_79/19 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln211_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="0"/>
<pin id="693" dir="0" index="1" bw="12" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/21 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln211_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211_1/21 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln211_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="0" index="1" bw="3" slack="0"/>
<pin id="706" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/21 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln212_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="5" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/21 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln217_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="5" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln217/21 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln217_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="9" slack="0"/>
<pin id="726" dir="0" index="2" bw="9" slack="0"/>
<pin id="727" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln217_1/21 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_25_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="13" slack="0"/>
<pin id="733" dir="0" index="1" bw="9" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/21 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln356_80_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="13" slack="0"/>
<pin id="741" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_80/21 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln356_21_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="13" slack="0"/>
<pin id="745" dir="0" index="1" bw="14" slack="0"/>
<pin id="746" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_21/21 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln217_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="0" index="1" bw="9" slack="0"/>
<pin id="752" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln217/21 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_26_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="13" slack="0"/>
<pin id="757" dir="0" index="1" bw="9" slack="0"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/21 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln356_81_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="0"/>
<pin id="765" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_81/21 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln356_22_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="0"/>
<pin id="769" dir="0" index="1" bw="14" slack="0"/>
<pin id="770" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_22/21 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln356_82_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_82/21 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln356_23_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="0"/>
<pin id="779" dir="0" index="1" bw="13" slack="0"/>
<pin id="780" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_23/21 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln356_83_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="14" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_83/21 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln356_24_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="5" slack="0"/>
<pin id="790" dir="0" index="1" bw="13" slack="0"/>
<pin id="791" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_24/21 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln356_84_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="14" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_84/21 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln356_25_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="0"/>
<pin id="801" dir="0" index="1" bw="14" slack="0"/>
<pin id="802" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_25/21 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln356_26_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="0"/>
<pin id="807" dir="0" index="1" bw="14" slack="0"/>
<pin id="808" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_26/21 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln356_85_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="1"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_85/22 "/>
</bind>
</comp>

<comp id="815" class="1004" name="select_ln251_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="14" slack="1"/>
<pin id="818" dir="0" index="2" bw="14" slack="1"/>
<pin id="819" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251/22 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln251_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="14" slack="0"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/22 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln356_86_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="14" slack="2"/>
<pin id="828" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_86/23 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln251_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="14" slack="2"/>
<pin id="833" dir="0" index="2" bw="14" slack="1"/>
<pin id="834" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251_3/23 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln251_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_3/23 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln251_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="14" slack="3"/>
<pin id="844" dir="0" index="2" bw="14" slack="1"/>
<pin id="845" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251_4/24 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln251_4_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="14" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_4/24 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln212_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="3"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/24 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln200_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="861" class="1005" name="add_ln200_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="0"/>
<pin id="863" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln200 "/>
</bind>
</comp>

<comp id="866" class="1005" name="icmp_ln202_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln202 "/>
</bind>
</comp>

<comp id="870" class="1005" name="add_ln202_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="0"/>
<pin id="872" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln202_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln206_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="1"/>
<pin id="877" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln206 "/>
</bind>
</comp>

<comp id="881" class="1005" name="select_ln206_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="2" slack="0"/>
<pin id="883" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln206_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_13_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="15" slack="1"/>
<pin id="890" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="907" class="1005" name="add_ln203_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="1"/>
<pin id="909" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="912" class="1005" name="icmp_ln211_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln211 "/>
</bind>
</comp>

<comp id="916" class="1005" name="add_ln211_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="12" slack="0"/>
<pin id="918" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln211_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="select_ln217_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="3"/>
<pin id="923" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln217 "/>
</bind>
</comp>

<comp id="926" class="1005" name="select_ln217_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="9" slack="0"/>
<pin id="928" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln217_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln356_23_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="14" slack="1"/>
<pin id="933" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_23 "/>
</bind>
</comp>

<comp id="936" class="1005" name="pool1_line_buffer_V_s_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="14" slack="1"/>
<pin id="938" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_s "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln356_24_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="14" slack="1"/>
<pin id="943" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_24 "/>
</bind>
</comp>

<comp id="946" class="1005" name="pool1_line_buffer_V_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="14" slack="1"/>
<pin id="948" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln356_25_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="14" slack="1"/>
<pin id="953" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_25 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln356_26_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="2"/>
<pin id="959" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln356_26 "/>
</bind>
</comp>

<comp id="963" class="1005" name="pool1_line_buffer_V_2_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="14" slack="1"/>
<pin id="965" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_2 "/>
</bind>
</comp>

<comp id="968" class="1005" name="select_ln251_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="14" slack="1"/>
<pin id="970" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln251 "/>
</bind>
</comp>

<comp id="973" class="1005" name="pool1_line_buffer_V_8_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="14" slack="1"/>
<pin id="975" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_8 "/>
</bind>
</comp>

<comp id="978" class="1005" name="pool1_line_buffer_V_3_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="14" slack="1"/>
<pin id="980" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="select_ln251_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="14" slack="1"/>
<pin id="985" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln251_3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="pool1_line_buffer_V_10_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="14" slack="1"/>
<pin id="990" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_10 "/>
</bind>
</comp>

<comp id="993" class="1005" name="pool1_line_buffer_V_12_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="14" slack="1"/>
<pin id="995" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="pool1_line_buffer_V_12 "/>
</bind>
</comp>

<comp id="998" class="1005" name="add_ln212_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="1"/>
<pin id="1000" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln212 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="88" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="160" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="86" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="166" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="204"><net_src comp="86" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="211"><net_src comp="86" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="206" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="218"><net_src comp="86" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="225"><net_src comp="86" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="220" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="232"><net_src comp="86" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="246"><net_src comp="86" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="260"><net_src comp="86" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="267"><net_src comp="86" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="269" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="281"><net_src comp="86" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="276" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="288"><net_src comp="86" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="295"><net_src comp="86" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="86" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="320"><net_src comp="86" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="334"><net_src comp="86" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="341"><net_src comp="86" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="348"><net_src comp="86" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="185" pin="7"/><net_sink comp="172" pin=2"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="136" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="406" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="138" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="185" pin="7"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="185" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="355" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="355" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="366" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="66" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="366" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="68" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="377" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="70" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="388" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="64" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="388" pin="4"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="458" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="377" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="496"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="493" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="82" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="84" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="536" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="550"><net_src comp="92" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="560"><net_src comp="94" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="570"><net_src comp="96" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="580"><net_src comp="98" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="590"><net_src comp="100" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="600"><net_src comp="102" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="610"><net_src comp="104" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="620"><net_src comp="106" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="630"><net_src comp="108" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="640"><net_src comp="110" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="636" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="650"><net_src comp="112" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="660"><net_src comp="114" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="670"><net_src comp="116" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="680"><net_src comp="118" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="134" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="695"><net_src comp="399" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="140" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="399" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="142" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="410" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="144" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="421" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="146" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="138" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="421" pin="4"/><net_sink comp="715" pin=2"/></net>

<net id="728"><net_src comp="709" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="703" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="410" pin="4"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="148" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="723" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="84" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="150" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="723" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="118" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="148" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="749" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="84" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="766"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="150" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="715" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="739" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="792"><net_src comp="773" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="763" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="803"><net_src comp="773" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="743" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="773" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="767" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="820"><net_src comp="428" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="815" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="829"><net_src comp="826" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="835"><net_src comp="428" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="839"><net_src comp="830" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="846"><net_src comp="428" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="841" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="856"><net_src comp="152" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="434" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="440" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="869"><net_src comp="446" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="452" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="878"><net_src comp="470" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="884"><net_src comp="478" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="891"><net_src comp="523" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="897"><net_src comp="888" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="898"><net_src comp="888" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="899"><net_src comp="888" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="900"><net_src comp="888" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="901"><net_src comp="888" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="902"><net_src comp="888" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="903"><net_src comp="888" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="904"><net_src comp="888" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="905"><net_src comp="888" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="906"><net_src comp="888" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="910"><net_src comp="676" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="915"><net_src comp="691" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="697" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="924"><net_src comp="715" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="929"><net_src comp="723" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="934"><net_src comp="777" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="939"><net_src comp="297" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="944"><net_src comp="788" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="949"><net_src comp="303" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="954"><net_src comp="799" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="960"><net_src comp="805" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="966"><net_src comp="315" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="971"><net_src comp="815" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="976"><net_src comp="322" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="981"><net_src comp="329" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="986"><net_src comp="830" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="991"><net_src comp="336" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="996"><net_src comp="343" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1001"><net_src comp="852" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="421" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool1_pipe_2_V_V | {25 }
 - Input state : 
	Port: maxpool1 : relu1_pipe_2_V_V | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln200 : 1
		add_ln200 : 1
		br_ln200 : 2
	State 3
		icmp_ln202 : 1
		add_ln202_1 : 1
		br_ln202 : 2
		add_ln202 : 1
		icmp_ln203 : 1
		select_ln206 : 2
		select_ln206_1 : 2
	State 4
		zext_ln356 : 1
		zext_ln356_62 : 1
		add_ln356 : 2
		add_ln356_20 : 3
		tmp_13 : 4
		zext_ln356_64 : 5
		pool1_line_buffer_V_13 : 6
		store_ln206 : 7
	State 5
		pool1_line_buffer_V_14 : 1
		store_ln206 : 2
	State 6
		pool1_line_buffer_V_15 : 1
		store_ln206 : 2
	State 7
		pool1_line_buffer_V_16 : 1
		store_ln206 : 2
	State 8
		pool1_line_buffer_V_17 : 1
		store_ln206 : 2
	State 9
		pool1_line_buffer_V_18 : 1
		store_ln206 : 2
	State 10
		pool1_line_buffer_V_19 : 1
		store_ln206 : 2
	State 11
		pool1_line_buffer_V_20 : 1
		store_ln206 : 2
	State 12
		pool1_line_buffer_V_21 : 1
		store_ln206 : 2
	State 13
		pool1_line_buffer_V_22 : 1
		store_ln206 : 2
	State 14
		pool1_line_buffer_V_23 : 1
		store_ln206 : 2
	State 15
		pool1_line_buffer_V_24 : 1
		store_ln206 : 2
	State 16
		pool1_line_buffer_V_25 : 1
		store_ln206 : 2
	State 17
		pool1_line_buffer_V_26 : 1
		store_ln206 : 2
	State 18
		pool1_line_buffer_V_27 : 1
		store_ln206 : 2
	State 19
		pool1_line_buffer_V_28 : 1
		store_ln206 : 2
		empty_124 : 1
	State 20
	State 21
		icmp_ln211 : 1
		add_ln211_1 : 1
		br_ln211 : 2
		add_ln211 : 1
		icmp_ln212 : 1
		select_ln217 : 2
		select_ln217_1 : 2
		tmp_25 : 3
		zext_ln356_80 : 4
		add_ln356_21 : 5
		or_ln217 : 3
		tmp_26 : 3
		zext_ln356_81 : 4
		add_ln356_22 : 5
		zext_ln356_82 : 3
		add_ln356_23 : 5
		zext_ln356_83 : 6
		pool1_line_buffer_V_s : 7
		add_ln356_24 : 5
		zext_ln356_84 : 6
		pool1_line_buffer_V_1 : 7
		add_ln356_25 : 6
		add_ln356_26 : 6
		pool1_line_buffer_V_4 : 8
		pool1_line_buffer_V_5 : 8
	State 22
		pool1_line_buffer_V_2 : 1
		pool1_line_buffer_V_6 : 2
		icmp_ln1494 : 1
		select_ln251 : 2
		zext_ln251 : 3
		pool1_line_buffer_V_8 : 4
		pool1_line_buffer_V_9 : 5
	State 23
		pool1_line_buffer_V_3 : 1
		pool1_line_buffer_V_7 : 2
		icmp_ln1494_3 : 1
		select_ln251_3 : 2
		zext_ln251_3 : 3
		pool1_line_buffer_V_10 : 4
		pool1_line_buffer_V_11 : 5
	State 24
		icmp_ln1494_4 : 1
		select_ln251_4 : 2
		zext_ln251_4 : 3
		pool1_line_buffer_V_12 : 4
		tmp_V_58 : 5
	State 25
		write_ln227 : 1
		empty_122 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln200_fu_440     |    0    |    15   |
|          |    add_ln202_1_fu_452    |    0    |    17   |
|          |     add_ln202_fu_458     |    0    |    9    |
|          |     add_ln356_fu_508     |    0    |    19   |
|          |    add_ln356_20_fu_517   |    0    |    19   |
|          |     add_ln203_fu_676     |    0    |    16   |
|          |    add_ln211_1_fu_697    |    0    |    19   |
|    add   |     add_ln211_fu_703     |    0    |    16   |
|          |    add_ln356_21_fu_743   |    0    |    19   |
|          |    add_ln356_22_fu_767   |    0    |    19   |
|          |    add_ln356_23_fu_777   |    0    |    20   |
|          |    add_ln356_24_fu_788   |    0    |    20   |
|          |    add_ln356_25_fu_799   |    0    |    19   |
|          |    add_ln356_26_fu_805   |    0    |    19   |
|          |     add_ln212_fu_852     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |        grp_fu_428        |    0    |    11   |
|          |     icmp_ln200_fu_434    |    0    |    11   |
|   icmp   |     icmp_ln202_fu_446    |    0    |    13   |
|          |     icmp_ln203_fu_464    |    0    |    13   |
|          |     icmp_ln211_fu_691    |    0    |    13   |
|          |     icmp_ln212_fu_709    |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |    select_ln206_fu_470   |    0    |    9    |
|          |   select_ln206_1_fu_478  |    0    |    2    |
|          |    select_ln217_fu_715   |    0    |    5    |
|  select  |   select_ln217_1_fu_723  |    0    |    9    |
|          |    select_ln251_fu_815   |    0    |    14   |
|          |   select_ln251_3_fu_830  |    0    |    14   |
|          |   select_ln251_4_fu_841  |    0    |    14   |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_166     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln227_write_fu_172 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_23_fu_486      |    0    |    0    |
|          |       tmp_24_fu_497      |    0    |    0    |
|bitconcatenate|       tmp_13_fu_523      |    0    |    0    |
|          |       tmp_25_fu_731      |    0    |    0    |
|          |       tmp_26_fu_755      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln356_fu_493    |    0    |    0    |
|          |   zext_ln356_62_fu_504   |    0    |    0    |
|          |   zext_ln356_63_fu_514   |    0    |    0    |
|          |   zext_ln356_64_fu_531   |    0    |    0    |
|          |   zext_ln356_65_fu_541   |    0    |    0    |
|          |   zext_ln356_66_fu_551   |    0    |    0    |
|          |   zext_ln356_67_fu_561   |    0    |    0    |
|          |   zext_ln356_68_fu_571   |    0    |    0    |
|          |   zext_ln356_69_fu_581   |    0    |    0    |
|          |   zext_ln356_70_fu_591   |    0    |    0    |
|          |   zext_ln356_71_fu_601   |    0    |    0    |
|          |   zext_ln356_72_fu_611   |    0    |    0    |
|          |   zext_ln356_73_fu_621   |    0    |    0    |
|          |   zext_ln356_74_fu_631   |    0    |    0    |
|   zext   |   zext_ln356_75_fu_641   |    0    |    0    |
|          |   zext_ln356_76_fu_651   |    0    |    0    |
|          |   zext_ln356_77_fu_661   |    0    |    0    |
|          |   zext_ln356_78_fu_671   |    0    |    0    |
|          |   zext_ln356_79_fu_686   |    0    |    0    |
|          |   zext_ln356_80_fu_739   |    0    |    0    |
|          |   zext_ln356_81_fu_763   |    0    |    0    |
|          |   zext_ln356_82_fu_773   |    0    |    0    |
|          |   zext_ln356_83_fu_783   |    0    |    0    |
|          |   zext_ln356_84_fu_794   |    0    |    0    |
|          |   zext_ln356_85_fu_811   |    0    |    0    |
|          |     zext_ln251_fu_821    |    0    |    0    |
|          |   zext_ln356_86_fu_826   |    0    |    0    |
|          |    zext_ln251_3_fu_836   |    0    |    0    |
|          |    zext_ln251_4_fu_847   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      or_ln356_fu_536     |    0    |    0    |
|          |    or_ln356_31_fu_546    |    0    |    0    |
|          |    or_ln356_32_fu_556    |    0    |    0    |
|          |    or_ln356_33_fu_566    |    0    |    0    |
|          |    or_ln356_34_fu_576    |    0    |    0    |
|          |    or_ln356_35_fu_586    |    0    |    0    |
|          |    or_ln356_36_fu_596    |    0    |    0    |
|    or    |    or_ln356_37_fu_606    |    0    |    0    |
|          |    or_ln356_38_fu_616    |    0    |    0    |
|          |    or_ln356_39_fu_626    |    0    |    0    |
|          |    or_ln356_40_fu_636    |    0    |    0    |
|          |    or_ln356_41_fu_646    |    0    |    0    |
|          |    or_ln356_42_fu_656    |    0    |    0    |
|          |    or_ln356_43_fu_666    |    0    |    0    |
|          |    or_ln356_44_fu_681    |    0    |    0    |
|          |      or_ln217_fu_749     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   400   |
|----------|--------------------------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|pool1_line_buffer_V|    4   |    0   |    0   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    4   |    0   |    0   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln200_reg_861      |    7   |
|      add_ln202_1_reg_870     |   10   |
|       add_ln203_reg_907      |    9   |
|      add_ln211_1_reg_916     |   12   |
|       add_ln212_reg_998      |    5   |
|     add_ln356_23_reg_931     |   14   |
|     add_ln356_24_reg_941     |   14   |
|     add_ln356_25_reg_951     |   14   |
|     add_ln356_26_reg_957     |   14   |
|       block_0_0_reg_406      |    9   |
|         c_0_0_reg_417        |    5   |
|         h_0_0_reg_351        |    7   |
|      icmp_ln200_reg_857      |    1   |
|      icmp_ln202_reg_866      |    1   |
|      icmp_ln211_reg_912      |    1   |
|    indvar_flatten7_reg_395   |   12   |
|    indvar_flatten_reg_362    |   10   |
|     line_col_0_0_reg_384     |    9   |
|     line_row_0_0_reg_373     |    2   |
|pool1_line_buffer_V_10_reg_988|   14   |
|pool1_line_buffer_V_12_reg_993|   14   |
| pool1_line_buffer_V_1_reg_946|   14   |
| pool1_line_buffer_V_2_reg_963|   14   |
| pool1_line_buffer_V_3_reg_978|   14   |
| pool1_line_buffer_V_8_reg_973|   14   |
| pool1_line_buffer_V_s_reg_936|   14   |
|    select_ln206_1_reg_881    |    2   |
|     select_ln206_reg_875     |    9   |
|    select_ln217_1_reg_926    |    9   |
|     select_ln217_reg_921     |    5   |
|    select_ln251_3_reg_983    |   14   |
|     select_ln251_reg_968     |   14   |
|        tmp_13_reg_888        |   15   |
+------------------------------+--------+
|             Total            |   322  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |  22  |  14  |   308  ||   105   |
| grp_access_fu_185 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   308  ||  3.659  ||   146   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   400  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   146  |    -   |
|  Register |    -   |    -   |   322  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   322  |   546  |    0   |
+-----------+--------+--------+--------+--------+--------+
