

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Sat May 06 14:33:22 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 17/06/2022 GMT
    17                           ; 
    18                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F57Q43 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _OSCCON1bits	set	173
    51   000000                     _LATF	set	1219
    52   000000                     _TRISF	set	1227
    53   000000                     _OSCFRQbits	set	177
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58   01FF78                     __pcinit:
    59                           	callstack 0
    60   01FF78                     start_initialization:
    61                           	callstack 0
    62   01FF78                     __initialization:
    63                           	callstack 0
    64   01FF78                     end_of_initialization:
    65                           	callstack 0
    66   01FF78                     __end_of__initialization:
    67                           	callstack 0
    68   01FF78  0100               	movlb	0
    69   01FF7A  EFCA  F0FF         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72   000501                     __pcstackCOMRAM:
    73                           	callstack 0
    74   000501                     FM_Hfintosc_Init@clock_params:
    75                           	callstack 0
    76                           
    77                           ; 2 bytes @ 0x0
    78   000501                     	ds	2
    79   000503                     ??_FM_Hfintosc_Init:
    80                           
    81                           ; 1 bytes @ 0x2
    82   000503                     	ds	1
    83   000504                     Init_Internal_Oscillator@my_clock:
    84                           	callstack 0
    85                           
    86                           ; 2 bytes @ 0x3
    87   000504                     	ds	2
    88   000506                     ??_main:
    89                           
    90                           ; 1 bytes @ 0x5
    91   000506                     	ds	2
    92                           
    93 ;;
    94 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    95 ;;
    96 ;; *************** function _main *****************
    97 ;; Defined at:
    98 ;;		line 40 in file "main.c"
    99 ;; Parameters:    Size  Location     Type
   100 ;;		None
   101 ;; Auto vars:     Size  Location     Type
   102 ;;		None
   103 ;; Return value:  Size  Location     Type
   104 ;;                  2   16[None  ] int 
   105 ;; Registers used:
   106 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   107 ;; Tracked objects:
   108 ;;		On entry : 0/0
   109 ;;		On exit  : 0/0
   110 ;;		Unchanged: 0/0
   111 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   112 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   113 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   114 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   115 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   116 ;;Total ram usage:        2 bytes
   117 ;; Hardware stack levels required when called: 2
   118 ;; This function calls:
   119 ;;		_Init_Gpio_System
   120 ;;		_Init_Internal_Oscillator
   121 ;; This function is called by:
   122 ;;		Startup code after reset
   123 ;; This function uses a non-reentrant model
   124 ;;
   125                           
   126                           	psect	text0
   127   01FF94                     __ptext0:
   128                           	callstack 0
   129   01FF94                     _main:
   130                           	callstack 125
   131   01FF94                     
   132                           ;main.c: 42:     Init_Internal_Oscillator();
   133   01FF94  ECBF  F0FF         	call	_Init_Internal_Oscillator	;wreg free
   134   01FF98                     
   135                           ;main.c: 43:     Init_Gpio_System();
   136   01FF98  ECB9  F0FF         	call	_Init_Gpio_System	;wreg free
   137   01FF9C                     l743:
   138                           
   139                           ;main.c: 45:     {;main.c: 46:         LATF ^= (1 << 3);;
   140   01FF9C  0E08               	movlw	8
   141   01FF9E  1AC3               	xorwf	195,f,c	;volatile
   142   01FFA0                     
   143                           ;main.c: 47:         _delay((unsigned long)((100)*(16000000UL/4000.0)));
   144   01FFA0  0E03               	movlw	3
   145   01FFA2  6E07               	movwf	(??_main+1)^(0+1280),c
   146   01FFA4  0E08               	movlw	8
   147   01FFA6  6E06               	movwf	??_main^(0+1280),c
   148   01FFA8  0E77               	movlw	119
   149   01FFAA                     u17:
   150   01FFAA  2EE8               	decfsz	wreg,f,c
   151   01FFAC  D7FE               	bra	u17
   152   01FFAE  2E06               	decfsz	??_main^(0+1280),f,c
   153   01FFB0  D7FC               	bra	u17
   154   01FFB2  2E07               	decfsz	(??_main+1)^(0+1280),f,c
   155   01FFB4  D7FA               	bra	u17
   156   01FFB6  F000               	nop	
   157   01FFB8  EFCE  F0FF         	goto	l743
   158   01FFBC  EFFE  F0FF         	goto	start
   159   01FFC0                     __end_of_main:
   160                           	callstack 0
   161                           
   162 ;; *************** function _Init_Internal_Oscillator *****************
   163 ;; Defined at:
   164 ;;		line 62 in file "main.c"
   165 ;; Parameters:    Size  Location     Type
   166 ;;		None
   167 ;; Auto vars:     Size  Location     Type
   168 ;;  my_clock        2    3[COMRAM] struct .
   169 ;; Return value:  Size  Location     Type
   170 ;;                  1    wreg      void 
   171 ;; Registers used:
   172 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   173 ;; Tracked objects:
   174 ;;		On entry : 0/0
   175 ;;		On exit  : 0/0
   176 ;;		Unchanged: 0/0
   177 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   178 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   179 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   180 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   181 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   182 ;;Total ram usage:        2 bytes
   183 ;; Hardware stack levels used: 1
   184 ;; Hardware stack levels required when called: 1
   185 ;; This function calls:
   186 ;;		_FM_Hfintosc_Init
   187 ;; This function is called by:
   188 ;;		_main
   189 ;; This function uses a non-reentrant model
   190 ;;
   191                           
   192                           	psect	text1
   193   01FF7E                     __ptext1:
   194                           	callstack 0
   195   01FF7E                     _Init_Internal_Oscillator:
   196                           	callstack 125
   197   01FF7E                     
   198                           ;main.c: 64:     _clock_hfintosc_params_t my_clock;;main.c: 65:     my_clock.divisor_clo
      +                          ck = clock_div_1;
   199   01FF7E  0E00               	movlw	0
   200   01FF80  6E04               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   201                           
   202                           ;main.c: 66:     my_clock.frecuencia_clock = freq_clk_16MHZ;
   203   01FF82  0E05               	movlw	5
   204   01FF84  6E05               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   205   01FF86                     
   206                           ;main.c: 69:     FM_Hfintosc_Init(&my_clock);
   207   01FF86  0E04               	movlw	low Init_Internal_Oscillator@my_clock
   208   01FF88  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   209   01FF8A  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   210   01FF8C  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   211   01FF8E  ECE0  F0FF         	call	_FM_Hfintosc_Init	;wreg free
   212   01FF92  0012               	return		;funcret
   213   01FF94                     __end_of_Init_Internal_Oscillator:
   214                           	callstack 0
   215                           
   216 ;; *************** function _FM_Hfintosc_Init *****************
   217 ;; Defined at:
   218 ;;		line 8 in file "system_config.c"
   219 ;; Parameters:    Size  Location     Type
   220 ;;  clock_params    2    0[COMRAM] PTR struct .
   221 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   222 ;; Auto vars:     Size  Location     Type
   223 ;;		None
   224 ;; Return value:  Size  Location     Type
   225 ;;                  1    wreg      void 
   226 ;; Registers used:
   227 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   228 ;; Tracked objects:
   229 ;;		On entry : 0/0
   230 ;;		On exit  : 0/0
   231 ;;		Unchanged: 0/0
   232 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   233 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   234 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   235 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   236 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   237 ;;Total ram usage:        3 bytes
   238 ;; Hardware stack levels used: 1
   239 ;; This function calls:
   240 ;;		Nothing
   241 ;; This function is called by:
   242 ;;		_Init_Internal_Oscillator
   243 ;; This function uses a non-reentrant model
   244 ;;
   245                           
   246                           	psect	text2
   247   01FFC0                     __ptext2:
   248                           	callstack 0
   249   01FFC0                     _FM_Hfintosc_Init:
   250                           	callstack 125
   251   01FFC0                     
   252                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   253   01FFC0  0100               	movlb	0	; () banked
   254   01FFC2  51AD               	movf	173,w,b	;volatile
   255   01FFC4  0B8F               	andlw	-113
   256   01FFC6  0960               	iorlw	96
   257   01FFC8  6FAD               	movwf	173,b	;volatile
   258   01FFCA                     
   259                           ; BSR set to: 0
   260                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   261   01FFCA  C501  F4D9         	movff	FM_Hfintosc_Init@clock_params,fsr2l
   262   01FFCE  C502  F4DA         	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   263   01FFD2  50DF               	movf	indf2,w,c
   264   01FFD4  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   265   01FFD6  51AD               	movf	173,w,b	;volatile
   266   01FFD8  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   267   01FFDA  0BF0               	andlw	-16
   268   01FFDC  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   269   01FFDE  6FAD               	movwf	173,b	;volatile
   270   01FFE0                     
   271                           ; BSR set to: 0
   272                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   273   01FFE0  EE20 F001          	lfsr	2,1
   274   01FFE4  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   275   01FFE6  26D9               	addwf	fsr2l,f,c
   276   01FFE8  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   277   01FFEA  22DA               	addwfc	fsr2h,f,c
   278   01FFEC  50DF               	movf	indf2,w,c
   279   01FFEE  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   280   01FFF0  51B1               	movf	177,w,b	;volatile
   281   01FFF2  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   282   01FFF4  0BF0               	andlw	-16
   283   01FFF6  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   284   01FFF8  6FB1               	movwf	177,b	;volatile
   285   01FFFA                     
   286                           ; BSR set to: 0
   287   01FFFA  0012               	return		;funcret
   288   01FFFC                     __end_of_FM_Hfintosc_Init:
   289                           	callstack 0
   290                           
   291 ;; *************** function _Init_Gpio_System *****************
   292 ;; Defined at:
   293 ;;		line 56 in file "main.c"
   294 ;; Parameters:    Size  Location     Type
   295 ;;		None
   296 ;; Auto vars:     Size  Location     Type
   297 ;;		None
   298 ;; Return value:  Size  Location     Type
   299 ;;                  1    wreg      void 
   300 ;; Registers used:
   301 ;;		status,2, status,0
   302 ;; Tracked objects:
   303 ;;		On entry : 0/0
   304 ;;		On exit  : 0/0
   305 ;;		Unchanged: 0/0
   306 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   307 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   308 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   309 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   310 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   311 ;;Total ram usage:        0 bytes
   312 ;; Hardware stack levels used: 1
   313 ;; This function calls:
   314 ;;		Nothing
   315 ;; This function is called by:
   316 ;;		_main
   317 ;; This function uses a non-reentrant model
   318 ;;
   319                           
   320                           	psect	text3
   321   01FF72                     __ptext3:
   322                           	callstack 0
   323   01FF72                     _Init_Gpio_System:
   324                           	callstack 126
   325   01FF72                     
   326                           ;main.c: 58:     TRISF &= ~(1 << 3);
   327   01FF72  96CB               	bcf	203,3,c	;volatile
   328                           
   329                           ;main.c: 59:     LATF |= (1 << 3);;
   330   01FF74  86C3               	bsf	195,3,c	;volatile
   331   01FF76  0012               	return		;funcret
   332   01FF78                     __end_of_Init_Gpio_System:
   333                           	callstack 0
   334   000000                     
   335                           	psect	rparam
   336   000000                     
   337                           	psect	idloc
   338                           
   339                           ;Config register IDLOC0 @ 0x200000
   340                           ;	unspecified, using default values
   341   200000                     	org	2097152
   342   200000  0FFF               	dw	4095
   343                           
   344                           ;Config register IDLOC1 @ 0x200002
   345                           ;	unspecified, using default values
   346   200002                     	org	2097154
   347   200002  0FFF               	dw	4095
   348                           
   349                           ;Config register IDLOC2 @ 0x200004
   350                           ;	unspecified, using default values
   351   200004                     	org	2097156
   352   200004  0FFF               	dw	4095
   353                           
   354                           ;Config register IDLOC3 @ 0x200006
   355                           ;	unspecified, using default values
   356   200006                     	org	2097158
   357   200006  0FFF               	dw	4095
   358                           
   359                           ;Config register IDLOC4 @ 0x200008
   360                           ;	unspecified, using default values
   361   200008                     	org	2097160
   362   200008  0FFF               	dw	4095
   363                           
   364                           ;Config register IDLOC5 @ 0x20000A
   365                           ;	unspecified, using default values
   366   20000A                     	org	2097162
   367   20000A  0FFF               	dw	4095
   368                           
   369                           ;Config register IDLOC6 @ 0x20000C
   370                           ;	unspecified, using default values
   371   20000C                     	org	2097164
   372   20000C  0FFF               	dw	4095
   373                           
   374                           ;Config register IDLOC7 @ 0x20000E
   375                           ;	unspecified, using default values
   376   20000E                     	org	2097166
   377   20000E  0FFF               	dw	4095
   378                           
   379                           ;Config register IDLOC8 @ 0x200010
   380                           ;	unspecified, using default values
   381   200010                     	org	2097168
   382   200010  0FFF               	dw	4095
   383                           
   384                           ;Config register IDLOC9 @ 0x200012
   385                           ;	unspecified, using default values
   386   200012                     	org	2097170
   387   200012  0FFF               	dw	4095
   388                           
   389                           ;Config register IDLOC10 @ 0x200014
   390                           ;	unspecified, using default values
   391   200014                     	org	2097172
   392   200014  0FFF               	dw	4095
   393                           
   394                           ;Config register IDLOC11 @ 0x200016
   395                           ;	unspecified, using default values
   396   200016                     	org	2097174
   397   200016  0FFF               	dw	4095
   398                           
   399                           ;Config register IDLOC12 @ 0x200018
   400                           ;	unspecified, using default values
   401   200018                     	org	2097176
   402   200018  0FFF               	dw	4095
   403                           
   404                           ;Config register IDLOC13 @ 0x20001A
   405                           ;	unspecified, using default values
   406   20001A                     	org	2097178
   407   20001A  0FFF               	dw	4095
   408                           
   409                           ;Config register IDLOC14 @ 0x20001C
   410                           ;	unspecified, using default values
   411   20001C                     	org	2097180
   412   20001C  0FFF               	dw	4095
   413                           
   414                           ;Config register IDLOC15 @ 0x20001E
   415                           ;	unspecified, using default values
   416   20001E                     	org	2097182
   417   20001E  0FFF               	dw	4095
   418                           
   419                           ;Config register IDLOC16 @ 0x200020
   420                           ;	unspecified, using default values
   421   200020                     	org	2097184
   422   200020  0FFF               	dw	4095
   423                           
   424                           ;Config register IDLOC17 @ 0x200022
   425                           ;	unspecified, using default values
   426   200022                     	org	2097186
   427   200022  0FFF               	dw	4095
   428                           
   429                           ;Config register IDLOC18 @ 0x200024
   430                           ;	unspecified, using default values
   431   200024                     	org	2097188
   432   200024  0FFF               	dw	4095
   433                           
   434                           ;Config register IDLOC19 @ 0x200026
   435                           ;	unspecified, using default values
   436   200026                     	org	2097190
   437   200026  0FFF               	dw	4095
   438                           
   439                           ;Config register IDLOC20 @ 0x200028
   440                           ;	unspecified, using default values
   441   200028                     	org	2097192
   442   200028  0FFF               	dw	4095
   443                           
   444                           ;Config register IDLOC21 @ 0x20002A
   445                           ;	unspecified, using default values
   446   20002A                     	org	2097194
   447   20002A  0FFF               	dw	4095
   448                           
   449                           ;Config register IDLOC22 @ 0x20002C
   450                           ;	unspecified, using default values
   451   20002C                     	org	2097196
   452   20002C  0FFF               	dw	4095
   453                           
   454                           ;Config register IDLOC23 @ 0x20002E
   455                           ;	unspecified, using default values
   456   20002E                     	org	2097198
   457   20002E  0FFF               	dw	4095
   458                           
   459                           ;Config register IDLOC24 @ 0x200030
   460                           ;	unspecified, using default values
   461   200030                     	org	2097200
   462   200030  0FFF               	dw	4095
   463                           
   464                           ;Config register IDLOC25 @ 0x200032
   465                           ;	unspecified, using default values
   466   200032                     	org	2097202
   467   200032  0FFF               	dw	4095
   468                           
   469                           ;Config register IDLOC26 @ 0x200034
   470                           ;	unspecified, using default values
   471   200034                     	org	2097204
   472   200034  0FFF               	dw	4095
   473                           
   474                           ;Config register IDLOC27 @ 0x200036
   475                           ;	unspecified, using default values
   476   200036                     	org	2097206
   477   200036  0FFF               	dw	4095
   478                           
   479                           ;Config register IDLOC28 @ 0x200038
   480                           ;	unspecified, using default values
   481   200038                     	org	2097208
   482   200038  0FFF               	dw	4095
   483                           
   484                           ;Config register IDLOC29 @ 0x20003A
   485                           ;	unspecified, using default values
   486   20003A                     	org	2097210
   487   20003A  0FFF               	dw	4095
   488                           
   489                           ;Config register IDLOC30 @ 0x20003C
   490                           ;	unspecified, using default values
   491   20003C                     	org	2097212
   492   20003C  0FFF               	dw	4095
   493                           
   494                           ;Config register IDLOC31 @ 0x20003E
   495                           ;	unspecified, using default values
   496   20003E                     	org	2097214
   497   20003E  0FFF               	dw	4095
   498                           
   499                           	psect	config
   500                           
   501                           ;Config register CONFIG1 @ 0x300000
   502                           ;	External Oscillator Selection
   503                           ;	FEXTOSC = OFF, Oscillator not enabled
   504                           ;	Reset Oscillator Selection
   505                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   506   300000                     	org	3145728
   507   300000  8C                 	db	140
   508                           
   509                           ;Config register CONFIG2 @ 0x300001
   510                           ;	Clock out Enable bit
   511                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   512                           ;	PRLOCKED One-Way Set Enable bit
   513                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
   514                           ;	Clock Switch Enable bit
   515                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
   516                           ;	Fail-Safe Clock Monitor Enable bit
   517                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   518   300001                     	org	3145729
   519   300001  D5                 	db	213
   520                           
   521                           ;Config register CONFIG3 @ 0x300002
   522                           ;	MCLR Enable bit
   523                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   524                           ;	Power-up timer selection bits
   525                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   526                           ;	Multi-vector enable bit
   527                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   528                           ;	IVTLOCK bit One-way set enable bit
   529                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
   530                           ;	Low Power BOR Enable bit
   531                           ;	LPBOREN = OFF, Low-Power BOR disabled
   532                           ;	Brown-out Reset Enable bits
   533                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   534   300002                     	org	3145730
   535   300002  EF                 	db	239
   536                           
   537                           ;Config register CONFIG4 @ 0x300003
   538                           ;	Brown-out Reset Voltage Selection bits
   539                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   540                           ;	ZCD Disable bit
   541                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   542                           ;	PPSLOCK bit One-Way Set Enable bit
   543                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
   544                           ;	Stack Full/Underflow Reset Enable bit
   545                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   546                           ;	Low Voltage Programming Enable bit
   547                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
   548                           ;	Extended Instruction Set Enable bit
   549                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   550   300003                     	org	3145731
   551   300003  C7                 	db	199
   552                           
   553                           ;Config register CONFIG5 @ 0x300004
   554                           ;	WDT Period selection bits
   555                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   556                           ;	WDT operating mode
   557                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   558   300004                     	org	3145732
   559   300004  9F                 	db	159
   560                           
   561                           ;Config register CONFIG6 @ 0x300005
   562                           ;	WDT Window Select bits
   563                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   564                           ;	WDT input clock selector
   565                           ;	WDTCCS = SC, Software Control
   566   300005                     	org	3145733
   567   300005  FF                 	db	255
   568                           
   569                           ;Config register CONFIG7 @ 0x300006
   570                           ;	Boot Block Size selection bits
   571                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   572                           ;	Boot Block enable bit
   573                           ;	BBEN = OFF, Boot block disabled
   574                           ;	Storage Area Flash enable bit
   575                           ;	SAFEN = OFF, SAF disabled
   576                           ;	Background Debugger
   577                           ;	DEBUG = OFF, Background Debugger disabled
   578   300006                     	org	3145734
   579   300006  FF                 	db	255
   580                           
   581                           ;Config register CONFIG8 @ 0x300007
   582                           ;	Boot Block Write Protection bit
   583                           ;	WRTB = OFF, Boot Block not Write protected
   584                           ;	Configuration Register Write Protection bit
   585                           ;	WRTC = OFF, Configuration registers not Write protected
   586                           ;	Data EEPROM Write Protection bit
   587                           ;	WRTD = OFF, Data EEPROM not Write protected
   588                           ;	SAF Write protection bit
   589                           ;	WRTSAF = OFF, SAF not Write Protected
   590                           ;	Application Block write protection bit
   591                           ;	WRTAPP = OFF, Application Block not write protected
   592   300007                     	org	3145735
   593   300007  FF                 	db	255
   594                           
   595                           ; Padding undefined space
   596   300008                     	org	3145736
   597   300008  FF                 	db	255
   598                           
   599                           ;Config register CONFIG10 @ 0x300009
   600                           ;	PFM and Data EEPROM Code Protection bit
   601                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   602   300009                     	org	3145737
   603   300009  FF                 	db	255
   604                           tosu	equ	0x4FF
   605                           tosh	equ	0x4FE
   606                           tosl	equ	0x4FD
   607                           stkptr	equ	0x4FC
   608                           pclatu	equ	0x4FB
   609                           pclath	equ	0x4FA
   610                           pcl	equ	0x4F9
   611                           tblptru	equ	0x4F8
   612                           tblptrh	equ	0x4F7
   613                           tblptrl	equ	0x4F6
   614                           tablat	equ	0x4F5
   615                           prodh	equ	0x4F4
   616                           prodl	equ	0x4F3
   617                           indf0	equ	0x4EF
   618                           postinc0	equ	0x4EE
   619                           postdec0	equ	0x4ED
   620                           preinc0	equ	0x4EC
   621                           plusw0	equ	0x4EB
   622                           fsr0h	equ	0x4EA
   623                           fsr0l	equ	0x4E9
   624                           wreg	equ	0x4E8
   625                           indf1	equ	0x4E7
   626                           postinc1	equ	0x4E6
   627                           postdec1	equ	0x4E5
   628                           preinc1	equ	0x4E4
   629                           plusw1	equ	0x4E3
   630                           fsr1h	equ	0x4E2
   631                           fsr1l	equ	0x4E1
   632                           bsr	equ	0x4E0
   633                           indf2	equ	0x4DF
   634                           postinc2	equ	0x4DE
   635                           postdec2	equ	0x4DD
   636                           preinc2	equ	0x4DC
   637                           plusw2	equ	0x4DB
   638                           fsr2h	equ	0x4DA
   639                           fsr2l	equ	0x4D9
   640                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7       7
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 


Critical Paths under _main in COMRAM

    _main->_Init_Internal_Oscillator
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     169
                                              5 COMRAM     2     2      0
                   _Init_Gpio_System
           _Init_Internal_Oscillator
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Gpio_System                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Gpio_System
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      7       7       1        7.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BITBIGSFR_1        100      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITBIGSFRhh         34      0       0      70        0.0%
BITBIGSFRhl          7      0       0      71        0.0%
BITBIGSFRlhh       411      0       0      72        0.0%
BITBIGSFRlhl         3      0       0      73        0.0%
BITBIGSFRll         AD      0       0      74        0.0%
ABS                  0      0       0      75        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Sat May 06 14:33:22 2023

                              l23 FF76                                l33 FFFA                                l26 FF92  
                              u17 FFAA                               l731 FFCA                               l733 FFE0  
                             l741 FF98                               l719 FF72                               l735 FF7E  
                             l743 FF9C                               l729 FFC0                               l737 FF86  
                             l745 FFA0                               l739 FF94                               wreg 04E8  
                            _LATF 04C3                 ?_FM_Hfintosc_Init 0501                              _main FF94  
                            fsr2h 04DA                              indf2 04DF                              fsr2l 04D9  
              ??_FM_Hfintosc_Init 0503                              start FFFC                      ___param_bank 0000  
               ?_Init_Gpio_System 0501                             ?_main 0501                ??_Init_Gpio_System 0501  
                           _TRISF 04CB  Init_Internal_Oscillator@my_clock 0504                   __initialization FF78  
                    __end_of_main FFC0                            ??_main 0506                     __activetblptr 0000  
                          isa$std 0001                        __accesstop 0560           __end_of__initialization FF78  
                   ___rparam_used 0001                    __pcstackCOMRAM 0501      FM_Hfintosc_Init@clock_params 0501  
       ?_Init_Internal_Oscillator 0501                           __Hparam 0000                           __Lparam 0000  
                         __pcinit FF78                           __ramtop 2600                           __ptext0 FF94  
                         __ptext1 FF7E                           __ptext2 FFC0                           __ptext3 FF72  
            end_of_initialization FF78                  _FM_Hfintosc_Init FFC0               start_initialization FF78  
                _Init_Gpio_System FF72  __end_of_Init_Internal_Oscillator FF94          _Init_Internal_Oscillator FF7E  
        __end_of_FM_Hfintosc_Init FFFC                          __Hrparam 0000                          __Lrparam 0000  
        __end_of_Init_Gpio_System FF78                       _OSCCON1bits 00AD                          isa$xinst 0000  
                      _OSCFRQbits 00B1        ??_Init_Internal_Oscillator 0504  
