{"vcs1":{"timestamp_begin":1684311186.943170116, "rt":1.27, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311188.305103645, "rt":1.35, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684311189.724397043, "rt":0.47, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311186.286368397}
{"VCS_COMP_START_TIME": 1684311186.286368397}
{"VCS_COMP_END_TIME": 1684311191.941018476}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211884}}
