# do LogicalStep_Lab2_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {N:/ECE-124/Lab2/LogicalStep_Lab2_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:27:10 on Jan 28,2020
# vcom -reportprogress 300 -93 -work work N:/ECE-124/Lab2/LogicalStep_Lab2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicalStep_Lab2_top
# -- Compiling architecture SimpleCircuit of LogicalStep_Lab2_top
# End time: 15:27:10 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/ECE-124/Lab2/SevenSegment.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:27:10 on Jan 28,2020
# vcom -reportprogress 300 -93 -work work N:/ECE-124/Lab2/SevenSegment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SevenSegment
# -- Compiling architecture Behavioral of SevenSegment
# End time: 15:27:10 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
