<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Vivado Tcl Build Script - Project F</title><meta name=theme-color><meta name=description content="Are you tired of firing up the Vivado GUI to build an FPGA project? You can automate your Xilinx FPGA build using a little Tcl. And you don&rsquo;t even need to know any Tcl. Building your design from a script also comes in handy for continuous integration (CI) and Makefiles. Plus, I&rsquo;ll show you how to quickly program your dev board with openFPGALoader.
Build Script A basic Tcl build script replicates the typical FPGA workflow of synthesis, place, route, and write bitstream."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.118.2"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="Vivado Tcl Build Script"><meta itemprop=description content="Are you tired of firing up the Vivado GUI to build an FPGA project? You can automate your Xilinx FPGA build using a little Tcl. And you don&rsquo;t even need to know any Tcl. Building your design from a script also comes in handy for continuous integration (CI) and Makefiles. Plus, I&rsquo;ll show you how to quickly program your dev board with openFPGALoader.
Build Script A basic Tcl build script replicates the typical FPGA workflow of synthesis, place, route, and write bitstream."><meta itemprop=datePublished content="2023-04-20T00:00:00+00:00"><meta itemprop=dateModified content="2023-04-20T00:00:00+00:00"><meta itemprop=wordCount content="790"><meta itemprop=image content="https://projectf.io/img/posts/vivado-tcl-build-script/social-card.png"><meta itemprop=keywords content="openfpgaloader,vivado,"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/vivado-tcl-build-script/social-card.png"><meta name=twitter:title content="Vivado Tcl Build Script"><meta name=twitter:description content="Are you tired of firing up the Vivado GUI to build an FPGA project? You can automate your Xilinx FPGA build using a little Tcl. And you don&rsquo;t even need to know any Tcl. Building your design from a script also comes in handy for continuous integration (CI) and Makefiles. Plus, I&rsquo;ll show you how to quickly program your dev board with openFPGALoader.
Build Script A basic Tcl build script replicates the typical FPGA workflow of synthesis, place, route, and write bitstream."></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github</a>
<a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon</a>
<a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">Vivado Tcl Build Script</h1><div class="text-sm antialiased opacity-60">Published
<time>20 Apr 2023</time></div></header><section><p>Are you tired of firing up the Vivado GUI to build an FPGA project? You can automate your Xilinx FPGA build using a little Tcl. And you don&rsquo;t even need to know any Tcl. Building your design from a script also comes in handy for continuous integration (CI) and Makefiles. Plus, I&rsquo;ll show you how to quickly program your dev board with openFPGALoader.</p><h2 id=build-script>Build Script</h2><p>A basic Tcl build script replicates the typical FPGA workflow of synthesis, place, route, and write bitstream. The whole build takes place in memory without creating project files, so it&rsquo;s faster than building in the GUI.</p><p>The only external info you need is the name of the FPGA part on your dev board. For example, the Arty A7-35T is <code>xc7a35ticsg324-1L</code>, and the Nexys Video is <code>xc7a200tsbg484-1</code>.</p><p>Create a file called <code>build.tcl</code> in the same directory as your source and XDC constraints file:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-tcl data-lang=tcl><span style=display:flex><span><span style=color:#75715e># read design sources (add one line for each file)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>read_verilog <span style=color:#f92672>-</span>sv <span style=color:#e6db74>&#34;top.sv&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># read constraints
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>read_xdc <span style=color:#e6db74>&#34;arty.xdc&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># synth
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>synth_design <span style=color:#f92672>-</span>top <span style=color:#e6db74>&#34;top&#34;</span> <span style=color:#f92672>-</span>part <span style=color:#e6db74>&#34;xc7a35ticsg324-1L&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># place and route
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>opt_design
</span></span><span style=display:flex><span>place_design
</span></span><span style=display:flex><span>route_design
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># write bitstream
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>write_bitstream <span style=color:#f92672>-</span>force <span style=color:#e6db74>&#34;hello.bit&#34;</span>
</span></span></code></pre></div><p><em>Use your own source files, or grab a simple example from the <a href=https://github.com/projf/projf-explore/tree/main/hello/hello-arty/F>Hello Arty</a> tutorial series. You can build the &ldquo;Hello Arty&rdquo; examples even if you don&rsquo;t have an Arty board.</em></p><p>Here&rsquo;s a quick summary of the Tcl commands in our script:</p><ul><li><strong>read_verilog</strong> - read Verilog source (with <code>-sv</code> for SystemVerilog). Use <code>read_vhdl</code> for VHDL.</li><li><strong>read_xdc</strong> - read XDC constraints file</li><li><strong>synth_design</strong> - synthesize (generate netlist) with specified top module and FPGA part</li><li><strong>opt_design</strong> - optimize netlist for target part</li><li><strong>place_design</strong> - place logic and I/O ports on device resources</li><li><strong>route_design</strong> - routes the design on target part</li><li><strong>write_bitstream</strong> - write bitstream to disk (<code>-force</code> overwrites existing file)</li></ul><p>All the commands are covered in <a href="https://www.xilinx.com/bin/public/docSeeAllVersions?productType=DesignTools&amp;documentId=UG835">UG835 - Vivado Design Suite Tcl Command Reference Guide</a>.</p><p>If you&rsquo;re having trouble meeting timing with this simple script, take a look at the following commands:</p><ul><li><code>route_design -directive Explore</code></li><li><code>phys_opt_design</code></li></ul><p>There are many more options and optimizations you can play with. I might cover these in a subsequent post if there&rsquo;s enough interest.</p><h3 id=pong-build>Pong Build</h3><p>Here&rsquo;s a slightly more complex example I use to build <a href=/posts/fpga-pong/>FPGA Pong</a> for Arty A7-35T:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-tcl data-lang=tcl><span style=display:flex><span><span style=color:#75715e># build settings
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>set</span> design_name <span style=color:#e6db74>&#34;pong&#34;</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>set</span> arch <span style=color:#e6db74>&#34;xc7&#34;</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>set</span> board_name <span style=color:#e6db74>&#34;arty&#34;</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>set</span> fpga_part <span style=color:#e6db74>&#34;xc7a35ticsg324-1L&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># set reference directories for source files
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>set</span> lib_dir <span style=color:#66d9ef>[</span>file normalize <span style=color:#e6db74>&#34;./../../../../lib&#34;</span><span style=color:#66d9ef>]</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>set</span> origin_dir <span style=color:#66d9ef>[</span>file normalize <span style=color:#e6db74>&#34;./../../&#34;</span><span style=color:#66d9ef>]</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># read design sources
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>read_verilog <span style=color:#f92672>-</span>sv <span style=color:#e6db74>&#34;${lib_dir}/clock/xc7/clock_480p.sv&#34;</span>
</span></span><span style=display:flex><span>read_verilog <span style=color:#f92672>-</span>sv <span style=color:#e6db74>&#34;${lib_dir}/essential/debounce.sv&#34;</span>
</span></span><span style=display:flex><span>read_verilog <span style=color:#f92672>-</span>sv <span style=color:#e6db74>&#34;${origin_dir}/${arch}/top_${design_name}.sv&#34;</span>
</span></span><span style=display:flex><span>read_verilog <span style=color:#f92672>-</span>sv <span style=color:#e6db74>&#34;${origin_dir}/simple_480p.sv&#34;</span>
</span></span><span style=display:flex><span>read_verilog <span style=color:#f92672>-</span>sv <span style=color:#e6db74>&#34;${origin_dir}/simple_score.sv&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># read constraints
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>read_xdc <span style=color:#e6db74>&#34;${origin_dir}/${arch}/${board_name}.xdc&#34;</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># synth
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>synth_design <span style=color:#f92672>-</span>top <span style=color:#e6db74>&#34;top_${design_name}&#34;</span> <span style=color:#f92672>-</span>part <span style=color:#960050;background-color:#1e0010>$</span><span style=color:#66d9ef>{</span>fpga_part<span style=color:#66d9ef>}</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># place and route
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>opt_design
</span></span><span style=display:flex><span>place_design
</span></span><span style=display:flex><span>route_design
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># write bitstream
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>write_bitstream <span style=color:#f92672>-</span>force <span style=color:#e6db74>&#34;${origin_dir}/${arch}/${design_name}.bit&#34;</span>
</span></span></code></pre></div><p>This script uses <code>set</code> to create variables and <a href=https://wiki.tcl-lang.org/page/file+normalize>file normalize</a> to create absolute paths.</p><p>You can find this build script in git: <a href=https://github.com/projf/projf-explore/blob/main/graphics/pong/xc7/vivado/build.tcl><code>projf-explore/graphics/pong/xc7/vivado/build.tcl</code></a></p><h2 id=run-build-script>Run Build Script</h2><p>Before you can run the script from the command line (shell), you need to source the Vivado environment. Replace &ldquo;<code>&lt;version></code>&rdquo; with your Vivado version, such as <code>2022.2</code>.</p><p>On <strong>Linux</strong> source the settings file:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>. Xilinx/Vivado/&lt;version&gt;/settings64.sh
</span></span></code></pre></div><p>On <strong>Windows</strong> run the batch script from a command prompt:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>Xilinx/Vivado/&lt;version&gt;/settings64.bat
</span></span></code></pre></div><p>You can then run your build script in the same shell:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>vivado -mode batch -source build.tcl
</span></span></code></pre></div><p>If you&rsquo;d rather Vivado not generate a journal and log files:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>vivado -mode batch -nolog -nojournal -source build.tcl
</span></span></code></pre></div><h2 id=board-programming>Board Programming</h2><h3 id=vivado>Vivado</h3><p>Dev board programming is a bit of a faff with Vivado.</p><p>This <code>program-board.tcl</code> script should suffice for simple cases (replace <code>hello.bit</code> with your file):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-tcl data-lang=tcl><span style=display:flex><span>open_hw_manager
</span></span><span style=display:flex><span>connect_hw_server
</span></span><span style=display:flex><span>current_hw_target
</span></span><span style=display:flex><span>open_hw_target
</span></span><span style=display:flex><span>set_property PROGRAM.FILE hello.bit <span style=color:#66d9ef>[</span>current_hw_device<span style=color:#66d9ef>]</span>
</span></span><span style=display:flex><span>program_hw_devices <span style=color:#66d9ef>[</span>current_hw_device<span style=color:#66d9ef>]</span>
</span></span></code></pre></div><p>You run the script as before:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>vivado -mode batch -source program-board.tcl
</span></span></code></pre></div><p>If you get an error, try disconnecting and reconnecting your board.</p><p>The script only programs FPGA memory. Programming SPI flash with Vivado involves additional steps I&rsquo;m not going to go into; use openFPGALoader instead.</p><h3 id=openfpgaloader>openFPGALoader</h3><p>I use <a href=https://github.com/trabucayre/openFPGALoader>openFPGALoader</a> to program my FPGA dev boards. It&rsquo;s much smaller than Vivado and can program FPGA memory or SPI flash with one command. openFPGALoader supports a wide range FPGAs (not just Xilinx) and runs on Linux, macOS, and Windows.</p><p>openFPGALoader is included in the free <a href=https://github.com/YosysHQ/oss-cad-suite-build>OSS CAD Suite</a> (release 2023-04-19 or later recommended).</p><p>Example commands:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span><span style=color:#75715e># program memory on Arty S7-25</span>
</span></span><span style=display:flex><span>openFPGALoader -b arty_s7_25 hello.bit
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># program memory on Nexys Video</span>
</span></span><span style=display:flex><span>openFPGALoader -b nexysVideo hello.bit
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># program SPI flash on Nexys Video</span>
</span></span><span style=display:flex><span>openFPGALoader -b nexysVideo -f hello.bit
</span></span></code></pre></div><p>See the <a href=https://trabucayre.github.io/openFPGALoader/>openFPGALoader docs</a> for detailed instructions.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>Project F has loads more FPGA content. Quickly check your designs with <a href=/posts/verilog-lint-with-verilator/>Verilator lint</a>, or perhaps you want to <a href=/posts/initialize-memory-in-verilog/>initialize memory</a> or get to grips with <a href=/posts/numbers-in-verilog/>Verilog numbers</a>?</p><p>Have a question or suggestion? Contact <a href=https://mastodon.social/@WillFlux>@WillFlux</a> or join me on <a href=https://github.com/projf/projf-explore/discussions>Project F Discussions</a> or <a href=https://discord.gg/cf869yDbXf>1BitSquared Discord</a>. If you like what I do, consider <a href=https://github.com/sponsors/WillGreen>sponsoring me</a> on GitHub. Thank you.</p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/openfpgaloader>openfpgaloader</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/vivado>vivado</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io>Project F</a>
&copy; 2023 Will Green.</div></footer></body></html>