// Seed: 1534516232
module module_0;
  logic [-1 : -1] \id_1 ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    output wire id_4,
    output tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output wand id_10,
    input tri1 id_11,
    input wand id_12
);
  genvar id_14, id_15;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wire id_6
    , id_12,
    output tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    output tri id_10
);
  module_0 modCall_1 ();
endmodule
