

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Apr  1 18:35:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_8"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_7"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %x_V_dest_V, i1 %x_V_id_V, i1 %x_V_last_V, i1 %x_V_user_V, i2 %x_V_strb_V, i2 %x_V_keep_V, i16 %x_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_V_dest_V, i1 %y_V_id_V, i1 %y_V_last_V, i1 %y_V_user_V, i2 %y_V_strb_V, i2 %y_V_keep_V, i16 %y_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_1"   --->   Operation 15 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem_addr_read_34 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_2"   --->   Operation 16 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr_read_35 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_3"   --->   Operation 17 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem_addr_read_36 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_4"   --->   Operation 18 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_5"   --->   Operation 19 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr_read_38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_6"   --->   Operation 20 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr_read_39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_7"   --->   Operation 21 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr_read_40 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_8"   --->   Operation 22 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr_read_41 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_9"   --->   Operation 23 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr_read_42 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_10"   --->   Operation 24 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr_read_43 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_11"   --->   Operation 25 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr_read_44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_12"   --->   Operation 26 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%gmem_addr_read_45 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_13"   --->   Operation 27 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr_read_46 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_14"   --->   Operation 28 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr_read_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_15"   --->   Operation 29 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_addr_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_16"   --->   Operation 30 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_17"   --->   Operation 31 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr_read_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_18"   --->   Operation 32 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr_read_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_19"   --->   Operation 33 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr_read_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_20"   --->   Operation 34 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_21"   --->   Operation 35 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_22"   --->   Operation 36 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr_read_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_23"   --->   Operation 37 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr_read_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_24"   --->   Operation 38 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%gmem_addr_read_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_25"   --->   Operation 39 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr_read_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_26"   --->   Operation 40 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr_read_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_27"   --->   Operation 41 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr_read_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_28"   --->   Operation 42 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_addr_read_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_29"   --->   Operation 43 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_read_62 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_30"   --->   Operation 44 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr_read_63 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_31"   --->   Operation 45 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr_read_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read"   --->   Operation 46 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr_read_65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_32"   --->   Operation 47 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LowFreq_Shift_Accumulate_Loop"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:31]   --->   Operation 49 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 50 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 51 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 52 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 53 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 54 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 55 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 56 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:38]   --->   Operation 57 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:38]   --->   Operation 58 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_26)   --->   "%mul_ln39_30 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %gmem_addr_read_33" [filt.cpp:39]   --->   Operation 59 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:38]   --->   Operation 60 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %tmp_data, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:43]   --->   Operation 61 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_last, void %cleanup.cont, void %while.end.exitStub" [filt.cpp:31]   --->   Operation 62 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [filt.cpp:18]   --->   Operation 63 'specpipeline' 'specpipeline_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [filt.cpp:18]   --->   Operation 64 'specloopname' 'specloopname_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 65 'br' 'br_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:38]   --->   Operation 66 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:38]   --->   Operation 67 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln39_27 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %gmem_addr_read_36" [filt.cpp:39]   --->   Operation 68 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:38]   --->   Operation 69 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln39_28 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %gmem_addr_read_35" [filt.cpp:39]   --->   Operation 70 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (5.58ns)   --->   "%mul_ln39_29 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %gmem_addr_read_34" [filt.cpp:39]   --->   Operation 71 'mul' 'mul_ln39_29' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_26)   --->   "%mul_ln39_30 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %gmem_addr_read_33" [filt.cpp:39]   --->   Operation 72 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:38]   --->   Operation 73 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:38]   --->   Operation 74 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 76 [3/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i16 %tmp_data, i16 %gmem_addr_read_64" [filt.cpp:42]   --->   Operation 76 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3" [filt.cpp:38]   --->   Operation 77 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4" [filt.cpp:38]   --->   Operation 78 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln39_3 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %gmem_addr_read_60" [filt.cpp:39]   --->   Operation 79 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5" [filt.cpp:38]   --->   Operation 80 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (5.58ns)   --->   "%mul_ln39_4 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27, i16 %gmem_addr_read_59" [filt.cpp:39]   --->   Operation 81 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6" [filt.cpp:38]   --->   Operation 82 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln39_5 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %gmem_addr_read_58" [filt.cpp:39]   --->   Operation 83 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7" [filt.cpp:38]   --->   Operation 84 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (5.58ns)   --->   "%mul_ln39_6 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29, i16 %gmem_addr_read_57" [filt.cpp:39]   --->   Operation 85 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8" [filt.cpp:38]   --->   Operation 86 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_7)   --->   "%mul_ln39_7 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %gmem_addr_read_56" [filt.cpp:39]   --->   Operation 87 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9" [filt.cpp:38]   --->   Operation 88 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (5.58ns)   --->   "%mul_ln39_8 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31, i16 %gmem_addr_read_55" [filt.cpp:39]   --->   Operation 89 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10" [filt.cpp:38]   --->   Operation 90 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%mul_ln39_9 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %gmem_addr_read_54" [filt.cpp:39]   --->   Operation 91 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11" [filt.cpp:38]   --->   Operation 92 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (5.58ns)   --->   "%mul_ln39_10 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33, i16 %gmem_addr_read_53" [filt.cpp:39]   --->   Operation 93 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12" [filt.cpp:38]   --->   Operation 94 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_10)   --->   "%mul_ln39_11 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %gmem_addr_read_52" [filt.cpp:39]   --->   Operation 95 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13" [filt.cpp:38]   --->   Operation 96 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (5.58ns)   --->   "%mul_ln39_12 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35, i16 %gmem_addr_read_51" [filt.cpp:39]   --->   Operation 97 'mul' 'mul_ln39_12' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14" [filt.cpp:38]   --->   Operation 98 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln39_13 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %gmem_addr_read_50" [filt.cpp:39]   --->   Operation 99 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15" [filt.cpp:38]   --->   Operation 100 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (5.58ns)   --->   "%mul_ln39_14 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37, i16 %gmem_addr_read_49" [filt.cpp:39]   --->   Operation 101 'mul' 'mul_ln39_14' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16" [filt.cpp:38]   --->   Operation 102 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_15)   --->   "%mul_ln39_15 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %gmem_addr_read_48" [filt.cpp:39]   --->   Operation 103 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17" [filt.cpp:38]   --->   Operation 104 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (5.58ns)   --->   "%mul_ln39_16 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39, i16 %gmem_addr_read_47" [filt.cpp:39]   --->   Operation 105 'mul' 'mul_ln39_16' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18" [filt.cpp:38]   --->   Operation 106 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%mul_ln39_17 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %gmem_addr_read_46" [filt.cpp:39]   --->   Operation 107 'mul' 'mul_ln39_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19" [filt.cpp:38]   --->   Operation 108 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (5.58ns)   --->   "%mul_ln39_18 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41, i16 %gmem_addr_read_45" [filt.cpp:39]   --->   Operation 109 'mul' 'mul_ln39_18' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20" [filt.cpp:38]   --->   Operation 110 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_18)   --->   "%mul_ln39_19 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %gmem_addr_read_44" [filt.cpp:39]   --->   Operation 111 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21" [filt.cpp:38]   --->   Operation 112 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (5.58ns)   --->   "%mul_ln39_20 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43, i16 %gmem_addr_read_43" [filt.cpp:39]   --->   Operation 113 'mul' 'mul_ln39_20' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:38]   --->   Operation 114 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln39_21 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %gmem_addr_read_42" [filt.cpp:39]   --->   Operation 115 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:38]   --->   Operation 116 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (5.58ns)   --->   "%mul_ln39_22 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load, i16 %gmem_addr_read_41" [filt.cpp:39]   --->   Operation 117 'mul' 'mul_ln39_22' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:38]   --->   Operation 118 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_22)   --->   "%mul_ln39_23 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %gmem_addr_read_40" [filt.cpp:39]   --->   Operation 119 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:38]   --->   Operation 120 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (5.58ns)   --->   "%mul_ln39_24 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load, i16 %gmem_addr_read_39" [filt.cpp:39]   --->   Operation 121 'mul' 'mul_ln39_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:38]   --->   Operation 122 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_23)   --->   "%mul_ln39_25 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %gmem_addr_read_38" [filt.cpp:39]   --->   Operation 123 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (5.58ns)   --->   "%mul_ln39_26 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %gmem_addr_read_37" [filt.cpp:39]   --->   Operation 124 'mul' 'mul_ln39_26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln39_27 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %gmem_addr_read_36" [filt.cpp:39]   --->   Operation 125 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln39_28 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %gmem_addr_read_35" [filt.cpp:39]   --->   Operation 126 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_26)   --->   "%mul_ln39_30 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %gmem_addr_read_33" [filt.cpp:39]   --->   Operation 127 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_26 = add i16 %mul_ln39_29, i16 %mul_ln39_30" [filt.cpp:42]   --->   Operation 128 'add' 'add_ln42_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3" [filt.cpp:38]   --->   Operation 129 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4" [filt.cpp:38]   --->   Operation 130 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5" [filt.cpp:38]   --->   Operation 131 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6" [filt.cpp:38]   --->   Operation 132 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7" [filt.cpp:38]   --->   Operation 133 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8" [filt.cpp:38]   --->   Operation 134 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9" [filt.cpp:38]   --->   Operation 135 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10" [filt.cpp:38]   --->   Operation 136 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11" [filt.cpp:38]   --->   Operation 137 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12" [filt.cpp:38]   --->   Operation 138 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13" [filt.cpp:38]   --->   Operation 139 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14" [filt.cpp:38]   --->   Operation 140 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15" [filt.cpp:38]   --->   Operation 141 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16" [filt.cpp:38]   --->   Operation 142 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17" [filt.cpp:38]   --->   Operation 143 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18" [filt.cpp:38]   --->   Operation 144 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19" [filt.cpp:38]   --->   Operation 145 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20" [filt.cpp:38]   --->   Operation 146 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21" [filt.cpp:38]   --->   Operation 147 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:38]   --->   Operation 148 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:38]   --->   Operation 149 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:38]   --->   Operation 150 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:38]   --->   Operation 151 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:38]   --->   Operation 152 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E" [filt.cpp:38]   --->   Operation 153 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (5.58ns)   --->   "%lowfreq_accumulate = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22, i16 %gmem_addr_read_65" [filt.cpp:39]   --->   Operation 154 'mul' 'lowfreq_accumulate' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i16 %tmp_data, i16 %gmem_addr_read_64" [filt.cpp:42]   --->   Operation 155 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1" [filt.cpp:38]   --->   Operation 156 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (5.58ns)   --->   "%mul_ln39 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23, i16 %gmem_addr_read_63" [filt.cpp:39]   --->   Operation 157 'mul' 'mul_ln39' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2" [filt.cpp:38]   --->   Operation 158 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln39_1 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %gmem_addr_read_62" [filt.cpp:39]   --->   Operation 159 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (5.58ns)   --->   "%mul_ln39_2 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25, i16 %gmem_addr_read_61" [filt.cpp:39]   --->   Operation 160 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln39_3 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %gmem_addr_read_60" [filt.cpp:39]   --->   Operation 161 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln39_5 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %gmem_addr_read_58" [filt.cpp:39]   --->   Operation 162 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_7)   --->   "%mul_ln39_7 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %gmem_addr_read_56" [filt.cpp:39]   --->   Operation 163 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%mul_ln39_9 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %gmem_addr_read_54" [filt.cpp:39]   --->   Operation 164 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_10)   --->   "%mul_ln39_11 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %gmem_addr_read_52" [filt.cpp:39]   --->   Operation 165 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln39_13 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %gmem_addr_read_50" [filt.cpp:39]   --->   Operation 166 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_15)   --->   "%mul_ln39_15 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %gmem_addr_read_48" [filt.cpp:39]   --->   Operation 167 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%mul_ln39_17 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %gmem_addr_read_46" [filt.cpp:39]   --->   Operation 168 'mul' 'mul_ln39_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_18)   --->   "%mul_ln39_19 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %gmem_addr_read_44" [filt.cpp:39]   --->   Operation 169 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln39_21 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %gmem_addr_read_42" [filt.cpp:39]   --->   Operation 170 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_22)   --->   "%mul_ln39_23 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %gmem_addr_read_40" [filt.cpp:39]   --->   Operation 171 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_23)   --->   "%mul_ln39_25 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %gmem_addr_read_38" [filt.cpp:39]   --->   Operation 172 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln39_27 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %gmem_addr_read_36" [filt.cpp:39]   --->   Operation 173 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln39_28 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %gmem_addr_read_35" [filt.cpp:39]   --->   Operation 174 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i16 %mul_ln39_26, i16 %mul_ln39_27" [filt.cpp:42]   --->   Operation 175 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_26 = add i16 %mul_ln39_29, i16 %mul_ln39_30" [filt.cpp:42]   --->   Operation 176 'add' 'add_ln42_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i16 %add_ln42_26, i16 %mul_ln39_28" [filt.cpp:42]   --->   Operation 177 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E" [filt.cpp:38]   --->   Operation 178 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1" [filt.cpp:38]   --->   Operation 179 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2" [filt.cpp:38]   --->   Operation 180 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i16 %tmp_data, i16 %gmem_addr_read_64" [filt.cpp:42]   --->   Operation 181 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln39_1 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %gmem_addr_read_62" [filt.cpp:39]   --->   Operation 182 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln39_3 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %gmem_addr_read_60" [filt.cpp:39]   --->   Operation 183 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln39_5 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %gmem_addr_read_58" [filt.cpp:39]   --->   Operation 184 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_7)   --->   "%mul_ln39_7 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %gmem_addr_read_56" [filt.cpp:39]   --->   Operation 185 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_8)   --->   "%mul_ln39_9 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %gmem_addr_read_54" [filt.cpp:39]   --->   Operation 186 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_10)   --->   "%mul_ln39_11 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %gmem_addr_read_52" [filt.cpp:39]   --->   Operation 187 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln39_13 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %gmem_addr_read_50" [filt.cpp:39]   --->   Operation 188 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_15)   --->   "%mul_ln39_15 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %gmem_addr_read_48" [filt.cpp:39]   --->   Operation 189 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_16)   --->   "%mul_ln39_17 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %gmem_addr_read_46" [filt.cpp:39]   --->   Operation 190 'mul' 'mul_ln39_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_18)   --->   "%mul_ln39_19 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %gmem_addr_read_44" [filt.cpp:39]   --->   Operation 191 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln39_21 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %gmem_addr_read_42" [filt.cpp:39]   --->   Operation 192 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_22)   --->   "%mul_ln39_23 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %gmem_addr_read_40" [filt.cpp:39]   --->   Operation 193 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_23)   --->   "%mul_ln39_25 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %gmem_addr_read_38" [filt.cpp:39]   --->   Operation 194 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i16 %lowfreq_accumulate, i16 %mul_ln42" [filt.cpp:42]   --->   Operation 195 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i16 %mul_ln39_2, i16 %mul_ln39_3" [filt.cpp:42]   --->   Operation 196 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i16 %mul_ln39_4, i16 %mul_ln39_5" [filt.cpp:42]   --->   Operation 197 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_7 = add i16 %mul_ln39_6, i16 %mul_ln39_7" [filt.cpp:42]   --->   Operation 198 'add' 'add_ln42_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i16 %mul_ln39_8, i16 %mul_ln39_9" [filt.cpp:42]   --->   Operation 199 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_10 = add i16 %mul_ln39_10, i16 %mul_ln39_11" [filt.cpp:42]   --->   Operation 200 'add' 'add_ln42_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i16 %mul_ln39_12, i16 %mul_ln39_13" [filt.cpp:42]   --->   Operation 201 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_15 = add i16 %mul_ln39_14, i16 %mul_ln39_15" [filt.cpp:42]   --->   Operation 202 'add' 'add_ln42_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i16 %mul_ln39_16, i16 %mul_ln39_17" [filt.cpp:42]   --->   Operation 203 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_18 = add i16 %mul_ln39_18, i16 %mul_ln39_19" [filt.cpp:42]   --->   Operation 204 'add' 'add_ln42_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i16 %mul_ln39_20, i16 %mul_ln39_21" [filt.cpp:42]   --->   Operation 205 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_22 = add i16 %mul_ln39_22, i16 %mul_ln39_23" [filt.cpp:42]   --->   Operation 206 'add' 'add_ln42_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_23 = add i16 %mul_ln39_24, i16 %mul_ln39_25" [filt.cpp:42]   --->   Operation 207 'add' 'add_ln42_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i16 %mul_ln39_26, i16 %mul_ln39_27" [filt.cpp:42]   --->   Operation 208 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i16 %add_ln42_26, i16 %mul_ln39_28" [filt.cpp:42]   --->   Operation 209 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (2.07ns)   --->   "%add_ln42_28 = add i16 %add_ln42_27, i16 %add_ln42_25" [filt.cpp:42]   --->   Operation 210 'add' 'add_ln42_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln39_1 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %gmem_addr_read_62" [filt.cpp:39]   --->   Operation 211 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i16 %lowfreq_accumulate, i16 %mul_ln42" [filt.cpp:42]   --->   Operation 212 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i16 %mul_ln39, i16 %mul_ln39_1" [filt.cpp:42]   --->   Operation 213 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i16 %mul_ln39_2, i16 %mul_ln39_3" [filt.cpp:42]   --->   Operation 214 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i16 %mul_ln39_4, i16 %mul_ln39_5" [filt.cpp:42]   --->   Operation 215 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (2.07ns)   --->   "%add_ln42_5 = add i16 %add_ln42_4, i16 %add_ln42_3" [filt.cpp:42]   --->   Operation 216 'add' 'add_ln42_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_7 = add i16 %mul_ln39_6, i16 %mul_ln39_7" [filt.cpp:42]   --->   Operation 217 'add' 'add_ln42_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i16 %mul_ln39_8, i16 %mul_ln39_9" [filt.cpp:42]   --->   Operation 218 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_10 = add i16 %mul_ln39_10, i16 %mul_ln39_11" [filt.cpp:42]   --->   Operation 219 'add' 'add_ln42_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i16 %mul_ln39_12, i16 %mul_ln39_13" [filt.cpp:42]   --->   Operation 220 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [1/1] (2.07ns)   --->   "%add_ln42_12 = add i16 %add_ln42_11, i16 %add_ln42_10" [filt.cpp:42]   --->   Operation 221 'add' 'add_ln42_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_15 = add i16 %mul_ln39_14, i16 %mul_ln39_15" [filt.cpp:42]   --->   Operation 222 'add' 'add_ln42_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i16 %mul_ln39_16, i16 %mul_ln39_17" [filt.cpp:42]   --->   Operation 223 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (2.07ns)   --->   "%add_ln42_17 = add i16 %add_ln42_16, i16 %add_ln42_15" [filt.cpp:42]   --->   Operation 224 'add' 'add_ln42_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_18 = add i16 %mul_ln39_18, i16 %mul_ln39_19" [filt.cpp:42]   --->   Operation 225 'add' 'add_ln42_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i16 %mul_ln39_20, i16 %mul_ln39_21" [filt.cpp:42]   --->   Operation 226 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (2.07ns)   --->   "%add_ln42_20 = add i16 %add_ln42_19, i16 %add_ln42_18" [filt.cpp:42]   --->   Operation 227 'add' 'add_ln42_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_22 = add i16 %mul_ln39_22, i16 %mul_ln39_23" [filt.cpp:42]   --->   Operation 228 'add' 'add_ln42_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_23 = add i16 %mul_ln39_24, i16 %mul_ln39_25" [filt.cpp:42]   --->   Operation 229 'add' 'add_ln42_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_24 = add i16 %add_ln42_23, i16 %add_ln42_22" [filt.cpp:42]   --->   Operation 230 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_29 = add i16 %add_ln42_28, i16 %add_ln42_24" [filt.cpp:42]   --->   Operation 231 'add' 'add_ln42_29' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 232 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i16 %mul_ln39, i16 %mul_ln39_1" [filt.cpp:42]   --->   Operation 232 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i16 %add_ln42_1, i16 %add_ln42" [filt.cpp:42]   --->   Operation 233 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_6 = add i16 %add_ln42_5, i16 %add_ln42_2" [filt.cpp:42]   --->   Operation 234 'add' 'add_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_9 = add i16 %add_ln42_8, i16 %add_ln42_7" [filt.cpp:42]   --->   Operation 235 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_13 = add i16 %add_ln42_12, i16 %add_ln42_9" [filt.cpp:42]   --->   Operation 236 'add' 'add_ln42_13' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_21 = add i16 %add_ln42_20, i16 %add_ln42_17" [filt.cpp:42]   --->   Operation 237 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_30 = add i16 %add_ln42_29, i16 %add_ln42_21" [filt.cpp:42]   --->   Operation 238 'add' 'add_ln42_30' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.90>
ST_8 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_14 = add i16 %add_ln42_13, i16 %add_ln42_6" [filt.cpp:42]   --->   Operation 239 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 240 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%lowfreq_accumulate_2 = add i16 %add_ln42_30, i16 %add_ln42_14" [filt.cpp:42]   --->   Operation 240 'add' 'lowfreq_accumulate_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 241 [1/1] (1.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %lowfreq_accumulate_2, i2 %tmp_keep, i2 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:52]   --->   Operation 241 'write' 'write_ln52' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (tmp_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.050ns
The critical path consists of the following:
	wire read operation ('gmem_addr_read_33') on port 'gmem_addr_read_1' [84]  (0.000 ns)
	'mul' operation 16 bit of DSP[218] ('mul_ln39_30', filt.cpp:39) [191]  (1.050 ns)

 <State 2>: 5.580ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln39_29', filt.cpp:39) [189]  (5.580 ns)

 <State 3>: 5.580ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27', filt.cpp:38) on static variable 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5' [138]  (0.000 ns)
	'mul' operation 16 bit ('mul_ln39_4', filt.cpp:39) [139]  (5.580 ns)

 <State 4>: 5.580ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22', filt.cpp:38) on static variable 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E' [127]  (0.000 ns)
	'mul' operation 16 bit ('lowfreq_accumulate', filt.cpp:39) [128]  (5.580 ns)

 <State 5>: 4.177ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[217] ('add_ln42_25', filt.cpp:42) [217]  (2.100 ns)
	'add' operation 16 bit ('add_ln42_28', filt.cpp:42) [220]  (2.077 ns)

 <State 6>: 6.003ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[214] ('add_ln42_22', filt.cpp:42) [214]  (2.100 ns)
	'add' operation 16 bit ('add_ln42_24', filt.cpp:42) [216]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_29', filt.cpp:42) [221]  (3.903 ns)

 <State 7>: 6.003ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[193] ('add_ln42_1', filt.cpp:42) [193]  (2.100 ns)
	'add' operation 16 bit ('add_ln42_2', filt.cpp:42) [194]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_6', filt.cpp:42) [198]  (3.903 ns)

 <State 8>: 4.903ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln42_14', filt.cpp:42) [206]  (0.000 ns)
	'add' operation 16 bit ('lowfreq_accumulate', filt.cpp:42) [223]  (3.903 ns)
	axis write operation ('write_ln52', filt.cpp:52) on port 'y_V_data_V' (filt.cpp:52) [256]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
