/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  reg [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [44:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_0z ? celloutsig_0_2z : _00_;
  assign celloutsig_1_5z = !(celloutsig_1_2z[3] ? in_data[118] : in_data[101]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z[2] | celloutsig_1_11z);
  assign celloutsig_0_15z = ~(celloutsig_0_11z[1] | celloutsig_0_14z);
  assign celloutsig_0_12z = ~celloutsig_0_8z;
  assign celloutsig_0_16z = ~in_data[32];
  assign celloutsig_0_9z = ~((celloutsig_0_4z | celloutsig_0_1z[2]) & (celloutsig_0_7z | celloutsig_0_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_12z | celloutsig_0_13z[3]) & (in_data[62] | celloutsig_0_4z));
  assign celloutsig_1_8z = celloutsig_1_7z ^ in_data[132];
  assign celloutsig_0_1z = in_data[27:22] + { in_data[87:84], celloutsig_0_0z, celloutsig_0_0z };
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[6:4], _00_, _01_[2:0] } = _12_;
  assign celloutsig_1_3z = { celloutsig_1_1z[5:2], celloutsig_1_0z } / { 1'h1, in_data[117:115], in_data[96] };
  assign celloutsig_0_8z = { in_data[11:6], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z } == { in_data[55:34], celloutsig_0_2z };
  assign celloutsig_1_7z = in_data[124:116] > { celloutsig_1_3z[3:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_0z = ! in_data[169:149];
  assign celloutsig_0_0z = in_data[13:10] !== in_data[63:60];
  assign celloutsig_0_7z = { _01_[6:5], celloutsig_0_4z } !== { celloutsig_0_1z[4:3], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_1z[4:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_2z, _01_[6:4], _00_, _01_[2:0], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_15z } | { celloutsig_0_10z[20:9], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_4z = | { in_data[25:15], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_11z = in_data[143] & celloutsig_1_8z;
  assign celloutsig_0_2z = ^ { in_data[51:49], celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[69:29], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } << { in_data[40:2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[159:156] << { in_data[172:170], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_6z[6:1], celloutsig_1_6z[1] } ^ { celloutsig_1_2z[3:1], celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[62:60], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } ^ { in_data[68:56], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_11z = { celloutsig_0_1z[4:3], celloutsig_0_2z };
  assign celloutsig_1_1z[6:2] = in_data[110:106] ~^ { in_data[152:150], celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_6z[1], celloutsig_1_6z[11:2] } = ~ { celloutsig_1_5z, in_data[142:133] };
  assign _01_[3] = _00_;
  assign celloutsig_1_1z[1:0] = 2'h3;
  assign celloutsig_1_6z[0] = celloutsig_1_6z[1];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
