// Seed: 2787957806
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input wor id_9
);
  wor id_11 = 1;
  id_12 :
  assert property (@(posedge id_0) id_4)
  else $display(1, id_7);
  assign id_11 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3
);
  module_0(
      id_3, id_0, id_3, id_3, id_3, id_3, id_2, id_1, id_3, id_0
  );
  wire id_5;
  assign id_2 = 1;
endmodule
