#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17c05c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17d3bf0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x17c55f0 .functor NOT 1, L_0x180b470, C4<0>, C4<0>, C4<0>;
L_0x17e4a00 .functor XOR 2, L_0x180afd0, L_0x180b1b0, C4<00>, C4<00>;
L_0x180b3b0 .functor XOR 2, L_0x17e4a00, L_0x180b2e0, C4<00>, C4<00>;
v0x1809530_0 .net *"_ivl_10", 1 0, L_0x180b2e0;  1 drivers
v0x1809630_0 .net *"_ivl_12", 1 0, L_0x180b3b0;  1 drivers
v0x1809710_0 .net *"_ivl_2", 1 0, L_0x180af10;  1 drivers
v0x18097d0_0 .net *"_ivl_4", 1 0, L_0x180afd0;  1 drivers
v0x18098b0_0 .net *"_ivl_6", 1 0, L_0x180b1b0;  1 drivers
v0x18099e0_0 .net *"_ivl_8", 1 0, L_0x17e4a00;  1 drivers
v0x1809ac0_0 .net "a", 0 0, v0x1807860_0;  1 drivers
v0x1809bf0_0 .net "b", 0 0, v0x1807900_0;  1 drivers
v0x1809d20_0 .net "cin", 0 0, v0x18079a0_0;  1 drivers
v0x1809ee0_0 .var "clk", 0 0;
v0x1809f80_0 .net "cout_dut", 0 0, L_0x17d9e90;  1 drivers
v0x180a050_0 .net "cout_ref", 0 0, L_0x180a700;  1 drivers
v0x180a120_0 .var/2u "stats1", 223 0;
v0x180a1c0_0 .var/2u "strobe", 0 0;
v0x180a260_0 .net "sum_dut", 0 0, L_0x17c6020;  1 drivers
v0x180a300_0 .net "sum_ref", 0 0, L_0x180a7a0;  1 drivers
v0x180a3a0_0 .net "tb_match", 0 0, L_0x180b470;  1 drivers
v0x180a440_0 .net "tb_mismatch", 0 0, L_0x17c55f0;  1 drivers
v0x180a500_0 .net "wavedrom_enable", 0 0, v0x1807ae0_0;  1 drivers
v0x180a5d0_0 .net "wavedrom_title", 511 0, v0x1807bd0_0;  1 drivers
L_0x180af10 .concat [ 1 1 0 0], L_0x180a7a0, L_0x180a700;
L_0x180afd0 .concat [ 1 1 0 0], L_0x180a7a0, L_0x180a700;
L_0x180b1b0 .concat [ 1 1 0 0], L_0x17c6020, L_0x17d9e90;
L_0x180b2e0 .concat [ 1 1 0 0], L_0x180a7a0, L_0x180a700;
L_0x180b470 .cmp/eeq 2, L_0x180af10, L_0x180b3b0;
S_0x17d3d80 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x17d3bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f3ac2878060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17cea60_0 .net *"_ivl_10", 0 0, L_0x7f3ac2878060;  1 drivers
v0x17c53a0_0 .net *"_ivl_11", 1 0, L_0x180aa80;  1 drivers
v0x17c56c0_0 .net *"_ivl_13", 1 0, L_0x180abc0;  1 drivers
L_0x7f3ac28780a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17c5a10_0 .net *"_ivl_16", 0 0, L_0x7f3ac28780a8;  1 drivers
v0x17c5da0_0 .net *"_ivl_17", 1 0, L_0x180acf0;  1 drivers
v0x17c6130_0 .net *"_ivl_3", 1 0, L_0x180a840;  1 drivers
L_0x7f3ac2878018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17c64c0_0 .net *"_ivl_6", 0 0, L_0x7f3ac2878018;  1 drivers
v0x1806b40_0 .net *"_ivl_7", 1 0, L_0x180a930;  1 drivers
v0x1806c20_0 .net "a", 0 0, v0x1807860_0;  alias, 1 drivers
v0x1806ce0_0 .net "b", 0 0, v0x1807900_0;  alias, 1 drivers
v0x1806da0_0 .net "cin", 0 0, v0x18079a0_0;  alias, 1 drivers
v0x1806e60_0 .net "cout", 0 0, L_0x180a700;  alias, 1 drivers
v0x1806f20_0 .net "sum", 0 0, L_0x180a7a0;  alias, 1 drivers
L_0x180a700 .part L_0x180acf0, 1, 1;
L_0x180a7a0 .part L_0x180acf0, 0, 1;
L_0x180a840 .concat [ 1 1 0 0], v0x1807860_0, L_0x7f3ac2878018;
L_0x180a930 .concat [ 1 1 0 0], v0x1807900_0, L_0x7f3ac2878060;
L_0x180aa80 .arith/sum 2, L_0x180a840, L_0x180a930;
L_0x180abc0 .concat [ 1 1 0 0], v0x18079a0_0, L_0x7f3ac28780a8;
L_0x180acf0 .arith/sum 2, L_0x180aa80, L_0x180abc0;
S_0x1807080 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x17d3bf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1807860_0 .var "a", 0 0;
v0x1807900_0 .var "b", 0 0;
v0x18079a0_0 .var "cin", 0 0;
v0x1807a40_0 .net "clk", 0 0, v0x1809ee0_0;  1 drivers
v0x1807ae0_0 .var "wavedrom_enable", 0 0;
v0x1807bd0_0 .var "wavedrom_title", 511 0;
E_0x17d20c0/0 .event negedge, v0x1807a40_0;
E_0x17d20c0/1 .event posedge, v0x1807a40_0;
E_0x17d20c0 .event/or E_0x17d20c0/0, E_0x17d20c0/1;
E_0x17d1e60 .event negedge, v0x1807a40_0;
E_0x17bc9f0 .event posedge, v0x1807a40_0;
S_0x1807360 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1807080;
 .timescale -12 -12;
v0x1807560_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1807660 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1807080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1807d30 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x17d3bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x17d9e90 .functor OR 1, L_0x17c5c90, L_0x17c63b0, C4<0>, C4<0>;
v0x1808cb0_0 .net "a", 0 0, v0x1807860_0;  alias, 1 drivers
v0x1808d70_0 .net "b", 0 0, v0x1807900_0;  alias, 1 drivers
v0x1808e30_0 .net "c1", 0 0, L_0x17c5c90;  1 drivers
v0x1808f00_0 .net "c2", 0 0, L_0x17c63b0;  1 drivers
v0x1808fd0_0 .net "cin", 0 0, v0x18079a0_0;  alias, 1 drivers
v0x18090c0_0 .net "cout", 0 0, L_0x17d9e90;  alias, 1 drivers
v0x1809160_0 .net "s1", 0 0, L_0x17c5940;  1 drivers
v0x1809250_0 .net "sum", 0 0, L_0x17c6020;  alias, 1 drivers
S_0x1807ff0 .scope module, "HA1" "half_adder" 4 12, 4 31 0, S_0x1807d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x17c5940 .functor XOR 1, v0x1807860_0, v0x1807900_0, C4<0>, C4<0>;
L_0x17c5c90 .functor AND 1, v0x1807860_0, v0x1807900_0, C4<1>, C4<1>;
v0x1808290_0 .net "a", 0 0, v0x1807860_0;  alias, 1 drivers
v0x18083a0_0 .net "b", 0 0, v0x1807900_0;  alias, 1 drivers
v0x18084b0_0 .net "cout", 0 0, L_0x17c5c90;  alias, 1 drivers
v0x1808550_0 .net "sum", 0 0, L_0x17c5940;  alias, 1 drivers
S_0x1808670 .scope module, "HA2" "half_adder" 4 20, 4 31 0, S_0x1807d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x17c6020 .functor XOR 1, L_0x17c5940, v0x18079a0_0, C4<0>, C4<0>;
L_0x17c63b0 .functor AND 1, L_0x17c5940, v0x18079a0_0, C4<1>, C4<1>;
v0x1808900_0 .net "a", 0 0, L_0x17c5940;  alias, 1 drivers
v0x18089d0_0 .net "b", 0 0, v0x18079a0_0;  alias, 1 drivers
v0x1808ac0_0 .net "cout", 0 0, L_0x17c63b0;  alias, 1 drivers
v0x1808b60_0 .net "sum", 0 0, L_0x17c6020;  alias, 1 drivers
S_0x1809310 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x17d3bf0;
 .timescale -12 -12;
E_0x17d1c10 .event anyedge, v0x180a1c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x180a1c0_0;
    %nor/r;
    %assign/vec4 v0x180a1c0_0, 0;
    %wait E_0x17d1c10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1807080;
T_3 ;
    %wait E_0x17bc9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17bc9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17bc9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17bc9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17bc9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17bc9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17bc9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %wait E_0x17d1e60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1807660;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d20c0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x18079a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1807900_0, 0;
    %assign/vec4 v0x1807860_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17d3bf0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1809ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x180a1c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17d3bf0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1809ee0_0;
    %inv;
    %store/vec4 v0x1809ee0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17d3bf0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1807a40_0, v0x180a440_0, v0x1809ac0_0, v0x1809bf0_0, v0x1809d20_0, v0x180a050_0, v0x1809f80_0, v0x180a300_0, v0x180a260_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17d3bf0;
T_7 ;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x180a120_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17d3bf0;
T_8 ;
    %wait E_0x17d20c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180a120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
    %load/vec4 v0x180a3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x180a120_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x180a050_0;
    %load/vec4 v0x180a050_0;
    %load/vec4 v0x1809f80_0;
    %xor;
    %load/vec4 v0x180a050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x180a300_0;
    %load/vec4 v0x180a300_0;
    %load/vec4 v0x180a260_0;
    %xor;
    %load/vec4 v0x180a300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x180a120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x180a120_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/fadd/iter0/response31/top_module.sv";
