@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: FX493 |Applying initial value "000" on instance UART_TX_Inst.r_SM_Main[2:0].
@N: FX493 |Applying initial value "00000000" on instance UART_TX_Inst.r_TX_Data[7:0].
@N: MO231 :"c:\users\mohammad\documents\fpga\oscill\top.sv":100:0:100:5|Found counter in view:work.top(verilog) instance command_index[4:0] 
@N: MF179 :"c:\users\mohammad\documents\fpga\oscill\cmd.v":21:7:21:21|Found 6 by 6 bit equality operator ('==') i9 (in view: work.cmd_send(verilog))
@N: BN362 :"c:\users\mohammad\documents\fpga\oscill\cmd.v":10:0:10:5|Removing sequential instance output_byte[7] (in view: work.cmd_send(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\mohammad\documents\fpga\oscill\uart_tx.v":38:2:38:7|Removing sequential instance UART_TX_Inst.r_TX_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\mohammad\Documents\FPGA\Oscill\impl1\dft_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock top|baud_clk_derived_clock with period 5.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
