{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572973414157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973414161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:03:34 2019 " "Processing started: Tue Nov 05 12:03:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973414161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973414161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973414161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572973414613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572973414613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_vhdl_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2_vhdl_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part2_VHDL_ROM " "Found entity 1: Lab6_Part2_VHDL_ROM" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973423678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973423678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_vhdl_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_vhdl_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_VHDL_ROM-behavior " "Found design unit 1: BOARD_VHDL_ROM-behavior" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424083 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOARD_VHDL_ROM " "Found entity 1: BOARD_VHDL_ROM" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973424083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_rom_vhdl_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file board_rom_vhdl_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_ROM_VHDL_INIT " "Found design unit 1: BOARD_ROM_VHDL_INIT" {  } { { "board_ROM_vhdl_init.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_ROM_vhdl_init.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973424105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_Part2_VHDL_ROM " "Elaborating entity \"Lab6_Part2_VHDL_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572973424206 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst13 " "Block or symbol \"GND\" of instance \"inst13\" overlaps another block or symbol" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 384 24 56 416 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1572973424207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab6_part2vhdl.vhd 2 1 " "Using design file lab6_part2vhdl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6_Part2VHDL-logic " "Found design unit 1: Lab6_Part2VHDL-logic" {  } { { "lab6_part2vhdl.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab6_part2vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part2VHDL " "Found entity 1: Lab6_Part2VHDL" {  } { { "lab6_part2vhdl.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab6_part2vhdl.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572973424218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6_Part2VHDL Lab6_Part2VHDL:inst334 " "Elaborating entity \"Lab6_Part2VHDL\" for hierarchy \"Lab6_Part2VHDL:inst334\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst334" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1576 1720 464 "inst334" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 216 624 744 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst " "Elaborated megafunction instantiation \"21mux:inst\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 216 624 744 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOARD_VHDL_ROM BOARD_VHDL_ROM:inst11 " "Elaborating entity \"BOARD_VHDL_ROM\" for hierarchy \"BOARD_VHDL_ROM:inst11\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst11" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 320 112 272 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst14 " "Elaborating entity \"74161\" for hierarchy \"74161:inst14\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst14" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1256 1376 408 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst14 " "Elaborated megafunction instantiation \"74161:inst14\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1256 1376 408 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst14\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst14\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst14\|f74161:sub 74161:inst14 " "Elaborated megafunction instantiation \"74161:inst14\|f74161:sub\", which is child of megafunction instantiation \"74161:inst14\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1256 1376 408 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_cpu.bdf 1 1 " "Using design file lab4_cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_CPU " "Found entity 1: Lab4_CPU" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572973424311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_CPU Lab4_CPU:inst10 " "Elaborating entity \"Lab4_CPU\" for hierarchy \"Lab4_CPU:inst10\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst10" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 240 2040 2264 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_CPU:inst10\|74283:inst42 " "Elaborating entity \"74283\" for hierarchy \"Lab4_CPU:inst10\|74283:inst42\"" {  } { { "lab4_cpu.bdf" "inst42" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74283:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74283:inst42\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_CPU:inst10\|74283:inst42\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_CPU:inst10\|74283:inst42\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst10\|74283:inst42\|f74283:sub Lab4_CPU:inst10\|74283:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74283:inst42\|f74283:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst10\|74283:inst42\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 Lab4_CPU:inst10\|74153:inst900 " "Elaborating entity \"74153\" for hierarchy \"Lab4_CPU:inst10\|74153:inst900\"" {  } { { "lab4_cpu.bdf" "inst900" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 176 296 416 400 "inst900" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74153:inst900 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74153:inst900\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 176 296 416 400 "inst900" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst10\|74151:inst47 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst47\"" {  } { { "lab4_cpu.bdf" "inst47" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74151:inst47 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst47\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 Lab4_CPU:inst10\|74151:inst47\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst47\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst10\|74151:inst47\|f74151:sub Lab4_CPU:inst10\|74151:inst47 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst47\|f74151:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst10\|74151:inst47\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst10\|74151:inst44 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst44\"" {  } { { "lab4_cpu.bdf" "inst44" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 696 1024 1144 920 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74151:inst44 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst44\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 696 1024 1144 920 "inst44" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst10\|74151:inst50 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst50\"" {  } { { "lab4_cpu.bdf" "inst50" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 928 1344 1464 1152 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74151:inst50 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst50\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 928 1344 1464 1152 "inst50" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424423 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "26 " "Ignored 26 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1572973424716 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1572973424716 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1572973424716 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1572973424716 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst11\|D\[2\] Data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[2\]\" to the node \"Data\[2\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst11\|D\[1\] Data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[1\]\" to the node \"Data\[1\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst11\|D\[0\] Data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[0\]\" to the node \"Data\[0\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "BOARD_VHDL_ROM:inst11\|D\[3\] Lab4_CPU:inst10\|74153:inst900\|9 " "Converted the fanout from the open-drain buffer \"BOARD_VHDL_ROM:inst11\|D\[3\]\" to the node \"Lab4_CPU:inst10\|74153:inst900\|9\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst11\|D\[2\] inst3 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[2\]\" to the node \"inst3\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst11\|D\[1\] inst4 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[1\]\" to the node \"inst4\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst11\|D\[0\] inst5 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[0\]\" to the node \"inst5\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "BOARD_VHDL_ROM:inst11\|D\[3\] Data\[3\] " "Reduced fanout from the always-enabled open-drain buffer \"BOARD_VHDL_ROM:inst11\|D\[3\]\" to the output pin \"Data\[3\]\" to GND" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[3\] GND " "Pin \"Data\[3\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 48 1136 1312 64 "Data\[3..0\]" "" } { 224 504 624 241 "Data\[2\]" "" } { 272 1944 2040 289 "Data\[3..0\]" "" } { 384 504 624 401 "Data\[1\]" "" } { 576 504 624 593 "Data\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|Data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[14\] GND " "Pin \"A\[14\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] VCC " "Pin \"A\[13\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] VCC " "Pin \"A\[12\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] VCC " "Pin \"A\[11\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[10\] VCC " "Pin \"A\[10\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] VCC " "Pin \"A\[9\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[8\] GND " "Pin \"A\[8\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] GND " "Pin \"A\[7\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] VCC " "Pin \"A\[6\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] VCC " "Pin \"A\[5\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] VCC " "Pin \"A\[4\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572973425817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572973425862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572973426326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973426326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572973426403 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572973426403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572973426403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572973426403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973426436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:03:46 2019 " "Processing ended: Tue Nov 05 12:03:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973426436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973426436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973426436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973426436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572973427644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973427650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:03:47 2019 " "Processing started: Tue Nov 05 12:03:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973427650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572973427650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572973427650 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572973427765 ""}
{ "Info" "0" "" "Project  = Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Project  = Lab6_Part2_VHDL_ROM" 0 0 "Fitter" 0 0 1572973427765 ""}
{ "Info" "0" "" "Revision = Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Revision = Lab6_Part2_VHDL_ROM" 0 0 "Fitter" 0 0 1572973427765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572973427854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572973427855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6_Part2_VHDL_ROM 10M02SCU169C8G " "Selected device 10M02SCU169C8G for design \"Lab6_Part2_VHDL_ROM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572973427861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572973427889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572973427889 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572973427961 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572973427970 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1572973428162 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCU169C8G " "Device 10M08SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572973428177 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169C8G " "Device 10M04SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572973428177 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169C8G " "Device 10M16SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572973428177 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572973428177 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572973428180 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572973428180 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572973428182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572973428182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572973428182 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572973428182 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572973428183 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 50 " "No exact pin location assignment(s) for 36 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572973428306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_Part2_VHDL_ROM.sdc " "Synopsys Design Constraints File file not found: 'Lab6_Part2_VHDL_ROM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572973428730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572973428731 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572973428732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572973428733 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572973428733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemCLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R10p, DIFFOUT_R10p, High_Speed)) " "Automatically promoted node MemCLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R10p, DIFFOUT_R10p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572973428743 ""}  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 48 848 1016 64 "MemCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572973428743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst27  " "Automatically promoted node inst27 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572973428743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst27~0 " "Destination node inst27~0" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 552 168 232 632 "inst27" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572973428743 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK~output " "Destination node CLK~output" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 80 1136 1312 96 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572973428743 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572973428743 ""}  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 552 168 232 632 "inst27" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572973428743 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572973429117 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572973429117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572973429118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572973429118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572973429119 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572973429119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572973429119 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572973429119 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572973429128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572973429128 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572973429128 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 0 36 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 0 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572973429131 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572973429131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572973429131 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 23 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 13 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 20 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572973429132 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572973429132 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572973429132 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572973429175 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572973429179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572973429598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572973429630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572973429638 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572973430540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572973430540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572973431052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572973431253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572973431253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572973431536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572973431536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572973431539 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572973431710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572973431720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572973431958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572973431958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572973432419 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572973433012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/output_files/Lab6_Part2_VHDL_ROM.fit.smsg " "Generated suppressed messages file C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/output_files/Lab6_Part2_VHDL_ROM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572973433137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973433643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:03:53 2019 " "Processing ended: Tue Nov 05 12:03:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973433643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973433643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973433643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572973433643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572973434771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973434775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:03:54 2019 " "Processing started: Tue Nov 05 12:03:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973434775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572973434775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572973434775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572973435050 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572973435185 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572973435197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973435395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:03:55 2019 " "Processing ended: Tue Nov 05 12:03:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973435395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973435395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973435395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572973435395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572973436369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973436374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:03:56 2019 " "Processing started: Tue Nov 05 12:03:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973436374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1572973436374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1572973436374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1572973436817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1572973436819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1572973436819 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_Part2_VHDL_ROM.sdc " "Synopsys Design Constraints File file not found: 'Lab6_Part2_VHDL_ROM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1572973437130 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst27 " "Node: inst27 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register inst17 inst27 " "Register inst17 is being clocked by inst27" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572973437131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1572973437131 "|Lab6_Part2_VHDL_ROM|inst27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemCLK " "Node: MemCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BOARD_VHDL_ROM:inst11\|D_sig\[1\] MemCLK " "Register BOARD_VHDL_ROM:inst11\|D_sig\[1\] is being clocked by MemCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572973437131 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1572973437131 "|Lab6_Part2_VHDL_ROM|MemCLK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1572973437131 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1572973437135 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1572973437135 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1572973437136 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1572973437301 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1572973437302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1572973437335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1572973437832 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1572973438434 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "72.43 mW " "Total thermal power estimate for the design is 72.43 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1572973438702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973438910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:03:58 2019 " "Processing ended: Tue Nov 05 12:03:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973438910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973438910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973438910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1572973438910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1572973440063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973440068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:03:59 2019 " "Processing started: Tue Nov 05 12:03:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973440068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572973440068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_sta Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572973440069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572973440186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572973440492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572973440495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973440575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973440575 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_Part2_VHDL_ROM.sdc " "Synopsys Design Constraints File file not found: 'Lab6_Part2_VHDL_ROM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572973440680 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973440680 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst27 inst27 " "create_clock -period 1.000 -name inst27 inst27" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572973440681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemCLK MemCLK " "create_clock -period 1.000 -name MemCLK MemCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572973440681 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572973440681 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572973440682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572973440682 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572973440683 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572973440692 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1572973440695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572973440696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.440 " "Worst-case setup slack is -3.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440             -42.919 inst27  " "   -3.440             -42.919 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187              -3.718 MemCLK  " "   -1.187              -3.718 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973440698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 inst27  " "    0.348               0.000 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 MemCLK  " "    0.665               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973440701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572973440705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572973440708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 MemCLK  " "   -3.000              -8.948 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 inst27  " "   -1.487             -25.279 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973440711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973440711 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572973440720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572973440740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572973441211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572973441279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572973441283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.268 " "Worst-case setup slack is -3.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.268             -40.020 inst27  " "   -3.268             -40.020 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033              -3.225 MemCLK  " "   -1.033              -3.225 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973441285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 inst27  " "    0.310               0.000 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 MemCLK  " "    0.660               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973441288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572973441291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572973441294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 MemCLK  " "   -3.000              -8.948 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 inst27  " "   -1.487             -25.279 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973441296 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572973441304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572973441454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572973441455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.724 " "Worst-case setup slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.144 inst27  " "   -0.724              -7.144 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 MemCLK  " "   -0.011              -0.011 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973441457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 inst27  " "    0.147               0.000 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 MemCLK  " "    0.174               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973441463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572973441466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572973441469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.128 MemCLK  " "   -3.000              -7.128 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 inst27  " "   -1.000             -17.000 inst27 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572973441471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572973441471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572973442353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572973442353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973442435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:04:02 2019 " "Processing ended: Tue Nov 05 12:04:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973442435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973442435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973442435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572973442435 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572973443516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973443521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:04:03 2019 " "Processing started: Tue Nov 05 12:04:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973443521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572973443521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572973443521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572973444001 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572973444018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_Part2_VHDL_ROM.vho C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/simulation/modelsim/ simulation " "Generated file Lab6_Part2_VHDL_ROM.vho in folder \"C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572973444220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973444273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:04:04 2019 " "Processing ended: Tue Nov 05 12:04:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973444273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973444273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973444273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572973444273 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572973444918 ""}
