Analysis & Synthesis report for ECE385_FinalProj
Sat Apr 27 17:52:38 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |toplevel|music_statemachine:msm|current
 11. State Machine - |toplevel|music_statemachine:msm|sram_reader:rdr|current
 12. State Machine - |toplevel|music_statemachine:msm|audio_interface:audint|state
 13. State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next
 14. State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_state
 15. State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_next
 16. State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_state
 17. State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 28. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 29. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 31. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 32. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 33. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 34. Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 35. Source assignments for finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated
 36. Source assignments for finalproj_soc:nios_system|finalproj_soc_sdram:sdram
 37. Source assignments for finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll
 38. Source assignments for finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3
 39. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux
 42. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 43. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 44. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 45. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 46. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 47. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 48. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 49. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 50. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 51. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 52. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 53. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 54. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller
 63. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_001
 66. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 69. Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 70. Source assignments for color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_kk81:auto_generated
 71. Source assignments for color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_il81:auto_generated
 72. Source assignments for color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_fi81:auto_generated
 73. Source assignments for color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_j981:auto_generated
 74. Source assignments for color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0|altsyncram_te81:auto_generated
 75. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 76. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 77. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a
 78. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b
 80. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 82. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram
 83. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 85. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 86. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 87. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 88. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy
 89. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0
 90. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 92. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 93. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 94. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 95. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 96. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
 97. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 98. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 99. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator
100. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator
101. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator
102. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator
103. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator
104. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator
105. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
106. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
107. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
108. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
109. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
112. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
115. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
118. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
121. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
124. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent
128. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent
131. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent
134. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent
137. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent
140. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent
143. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
146. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_004|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_005|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_006|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_007|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_008|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_009|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_010|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_011|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_012|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_013|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_014|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
178. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
179. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
180. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
181. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
182. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
186. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
190. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
194. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
195. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
196. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
197. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
198. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
199. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
200. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
201. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
202. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
203. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
204. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
205. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
206. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller
207. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
208. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
209. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_001
210. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_002
213. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
214. Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
215. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
216. Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance
217. Parameter Settings for User Entity Instance: music_statemachine:msm|sram_reader:rdr|tristate:ts0
218. Parameter Settings for User Entity Instance: sprite_red:r1
219. Parameter Settings for User Entity Instance: sprite_blue:b1
220. Parameter Settings for User Entity Instance: sprite_green:g1
221. Parameter Settings for User Entity Instance: sprite_yellow:y1
222. Parameter Settings for User Entity Instance: sprite_orange:o1
223. Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0
224. Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0
225. Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0
226. Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0
227. Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0
228. scfifo Parameter Settings by Entity Instance
229. altsyncram Parameter Settings by Entity Instance
230. altpll Parameter Settings by Entity Instance
231. Port Connectivity Checks: "music_statemachine:msm|sram_reader:rdr|tristate:ts0"
232. Port Connectivity Checks: "music_statemachine:msm|counter:ctr"
233. Port Connectivity Checks: "music_statemachine:msm|audio_interface:audint"
234. Port Connectivity Checks: "music_statemachine:msm"
235. Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
236. Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_002"
237. Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
238. Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_001"
239. Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
240. Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller"
241. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
242. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
243. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
244. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
245. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
246. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
247. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
248. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
249. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
250. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
251. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode"
252. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
254. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo"
255. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent"
256. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo"
257. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent"
258. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo"
259. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent"
260. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo"
261. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent"
262. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo"
263. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent"
264. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo"
265. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent"
266. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
267. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
268. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
269. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
270. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
271. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
272. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
273. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
274. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
275. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
276. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
277. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
278. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
279. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
280. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
281. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
282. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator"
283. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator"
284. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator"
285. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator"
286. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator"
287. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator"
288. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
289. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
290. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
291. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
292. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
293. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
294. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
295. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
296. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1"
297. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll"
298. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_sdram:sdram|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module"
299. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0"
300. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy"
301. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
302. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
303. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib"
304. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
305. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
306. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
307. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
308. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
309. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug"
310. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci"
311. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench"
312. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0"
313. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic"
314. Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0"
315. Port Connectivity Checks: "finalproj_soc:nios_system"
316. Post-Synthesis Netlist Statistics for Top Partition
317. Elapsed Time Per Partition
318. Analysis & Synthesis Messages
319. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 27 17:52:38 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; ECE385_FinalProj                            ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,170                                       ;
;     Total combinational functions  ; 3,061                                       ;
;     Dedicated logic registers      ; 2,409                                       ;
; Total registers                    ; 2409                                        ;
; Total pins                         ; 219                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 203,392                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; toplevel           ; ECE385_FinalProj   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                 ; Library       ;
+---------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; finalproj_soc/synthesis/finalproj_soc.v                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v                                                                 ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_reset_controller.v                                            ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv                                          ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v                                    ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v                  ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv                       ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv                           ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv                     ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv                         ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv                       ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv                           ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv                     ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv                         ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv                        ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv                        ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv                        ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv                            ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v                                         ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v                                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v                                            ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v                                                ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v                                         ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v                                           ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v                                      ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.hex                                   ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v                                     ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v                                         ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v                                     ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v                     ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v                          ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v                                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v                                              ; finalproj_soc ;
; finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v                                          ; finalproj_soc ;
; sprites_yellow.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_yellow.sv                                                                                       ;               ;
; sprites_red.sv                                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_red.sv                                                                                          ;               ;
; sprites_orange.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_orange.sv                                                                                       ;               ;
; sprites_green.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_green.sv                                                                                        ;               ;
; sprites_blue.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_blue.sv                                                                                         ;               ;
; hpi_io_intf.sv                                                                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/hpi_io_intf.sv                                                                                          ;               ;
; vga_clk.v                                                                                               ; yes             ; User Wizard-Generated File                            ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/vga_clk.v                                                                                               ;               ;
; Color_Mapper.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv                                                                                         ;               ;
; VGA_controller.sv                                                                                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/VGA_controller.sv                                                                                       ;               ;
; ram_yellow.sv                                                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_yellow.sv                                                                                           ;               ;
; ram_red.sv                                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_red.sv                                                                                              ;               ;
; ram_orange.sv                                                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_orange.sv                                                                                           ;               ;
; ram_green.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_green.sv                                                                                            ;               ;
; ram_blue.sv                                                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_blue.sv                                                                                             ;               ;
; HexDriver.sv                                                                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/HexDriver.sv                                                                                            ;               ;
; toplevel.sv                                                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv                                                                                             ;               ;
; music_statemachine.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_statemachine.sv                                                                                   ;               ;
; music_modules.sv                                                                                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv                                                                                        ;               ;
; audio_interface.vhd                                                                                     ; yes             ; User VHDL File                                        ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd                                                                                     ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/red_new.txt                            ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/red_new.txt                            ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/blue_new.txt                           ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/blue_new.txt                           ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/orange_new.txt                         ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/orange_new.txt                         ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/yellow_new.txt                         ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/yellow_new.txt                         ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/green_new.txt                          ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/green_new.txt                          ;               ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                            ;               ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                         ;               ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                          ;               ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                          ;               ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                          ;               ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                          ;               ;
; aglobal180.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                        ;               ;
; db/scfifo_jr21.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/scfifo_jr21.tdf                                                                                      ;               ;
; db/a_dpfifo_l011.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_dpfifo_l011.tdf                                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_fefifo_7cf.tdf                                                                                     ;               ;
; db/cntr_do7.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/cntr_do7.tdf                                                                                         ;               ;
; db/altsyncram_nio1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_nio1.tdf                                                                                  ;               ;
; db/cntr_1ob.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/cntr_1ob.tdf                                                                                         ;               ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                   ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;               ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;               ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;               ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;               ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;               ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;               ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                            ;               ;
; altram.inc                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                                            ;               ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;               ;
; db/altsyncram_6mc1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_6mc1.tdf                                                                                  ;               ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                             ;               ;
; db/altsyncram_ac71.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_ac71.tdf                                                                                  ;               ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                              ;               ;
; db/altsyncram_qdh1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_qdh1.tdf                                                                                  ;               ;
; altpll.tdf                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                                            ;               ;
; stratix_pll.inc                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                       ;               ;
; stratixii_pll.inc                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                     ;               ;
; cycloneii_pll.inc                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                     ;               ;
; db/vga_clk_altpll.v                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/vga_clk_altpll.v                                                                                     ;               ;
; tristate.sv                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/tristate.sv                                                                                             ;               ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld    ;
; db/ip/sldfe1fdb8e/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/alt_sld_fab.v                                                                         ; alt_sld_fab   ;
; db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab   ;
; db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab   ;
; db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab   ;
; db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab   ;
; db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;               ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;               ;
; db/altsyncram_kk81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_kk81.tdf                                                                                  ;               ;
; db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif                                               ;               ;
; db/altsyncram_il81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_il81.tdf                                                                                  ;               ;
; db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif                                               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif                                               ;               ;
; db/altsyncram_fi81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_fi81.tdf                                                                                  ;               ;
; db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif                                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif                                                ;               ;
; db/altsyncram_j981.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_j981.tdf                                                                                  ;               ;
; db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif                                                 ;               ;
; db/altsyncram_te81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_te81.tdf                                                                                  ;               ;
; db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif                                                  ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/red.txt                                ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/red.txt                                ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/blue.txt                               ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/blue.txt                               ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/orange.txt                             ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/orange.txt                             ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/yellow.txt                             ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/yellow.txt                             ;               ;
; ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/green.txt                              ; yes             ; Auto-Found File                                       ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ece385-helpertools-master/png to hex/on-chip memory/sprite_bytes/green.txt                              ;               ;
; db/altsyncram_1l81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_1l81.tdf                                                                                  ;               ;
; db/altsyncram_vl81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_vl81.tdf                                                                                  ;               ;
; db/altsyncram_si81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_si81.tdf                                                                                  ;               ;
; db/altsyncram_0a81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_0a81.tdf                                                                                  ;               ;
; db/altsyncram_af81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_af81.tdf                                                                                  ;               ;
+---------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,170          ;
;                                             ;                ;
; Total combinational functions               ; 3061           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1592           ;
;     -- 3 input functions                    ; 812            ;
;     -- <=2 input functions                  ; 657            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2729           ;
;     -- arithmetic mode                      ; 332            ;
;                                             ;                ;
; Total registers                             ; 2409           ;
;     -- Dedicated logic registers            ; 2409           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 219            ;
; Total memory bits                           ; 203392         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1563           ;
; Total fan-out                               ; 21675          ;
; Average fan-out                             ; 3.47           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                           ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
; |toplevel                                                                                                                               ; 3061 (1)            ; 2409 (1)                  ; 203392      ; 0            ; 0       ; 0         ; 219  ; 0            ; |toplevel                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; toplevel                                              ; work          ;
;    |HexDriver:hex_inst_0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_1                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_2|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_2                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_3|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_3                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_4|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_4                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_5|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_5                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_6|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_6                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |HexDriver:hex_inst_7|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|HexDriver:hex_inst_7                                                                                                                                                                                                                                                                                                                                                                                                                                              ; HexDriver                                             ; work          ;
;    |VGA_controller:vga_controller_instance|                                                                                             ; 63 (63)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VGA_controller:vga_controller_instance                                                                                                                                                                                                                                                                                                                                                                                                                            ; VGA_controller                                        ; work          ;
;    |color_mapper:col|                                                                                                                   ; 274 (274)           ; 0 (0)                     ; 192000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; color_mapper                                          ; work          ;
;       |frameRAM_blue:b|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_blue:b                                                                                                                                                                                                                                                                                                                                                                                                                                  ; frameRAM_blue                                         ; work          ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                            ; work          ;
;             |altsyncram_j981:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_j981:auto_generated                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_j981                                       ; work          ;
;       |frameRAM_green:g|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_green:g                                                                                                                                                                                                                                                                                                                                                                                                                                 ; frameRAM_green                                        ; work          ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram                                            ; work          ;
;             |altsyncram_fi81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_fi81:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram_fi81                                       ; work          ;
;       |frameRAM_orange:o|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_orange:o                                                                                                                                                                                                                                                                                                                                                                                                                                ; frameRAM_orange                                       ; work          ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                            ; work          ;
;             |altsyncram_kk81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_kk81:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_kk81                                       ; work          ;
;       |frameRAM_red:r|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_red:r                                                                                                                                                                                                                                                                                                                                                                                                                                   ; frameRAM_red                                          ; work          ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                            ; work          ;
;             |altsyncram_te81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0|altsyncram_te81:auto_generated                                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_te81                                       ; work          ;
;       |frameRAM_yellow:y|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_yellow:y                                                                                                                                                                                                                                                                                                                                                                                                                                ; frameRAM_yellow                                       ; work          ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram                                            ; work          ;
;             |altsyncram_il81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 38400       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_il81:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; altsyncram_il81                                       ; work          ;
;    |finalproj_soc:nios_system|                                                                                                          ; 2278 (0)            ; 2017 (0)                  ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system                                                                                                                                                                                                                                                                                                                                                                                                                                         ; finalproj_soc                                         ; finalproj_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; finalproj_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                             ; finalproj_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; finalproj_soc ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; finalproj_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; finalproj_soc ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                               ; finalproj_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; finalproj_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                             ; finalproj_soc ;
;       |finalproj_soc_jtag_uart_0:jtag_uart_0|                                                                                           ; 144 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                   ; finalproj_soc_jtag_uart_0                             ; finalproj_soc ;
;          |alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|                                                                ; 56 (56)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                     ; work          ;
;          |finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                         ; finalproj_soc_jtag_uart_0_scfifo_r                    ; finalproj_soc ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                            ; scfifo                                                ; work          ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_jr21                                           ; work          ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_l011                                         ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                    ; a_fefifo_7cf                                          ; work          ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                               ; cntr_do7                                              ; work          ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_nio1                                       ; work          ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                      ; cntr_1ob                                              ; work          ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                            ; cntr_1ob                                              ; work          ;
;          |finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                         ; finalproj_soc_jtag_uart_0_scfifo_w                    ; finalproj_soc ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                            ; scfifo                                                ; work          ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_jr21                                           ; work          ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_l011                                         ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                    ; a_fefifo_7cf                                          ; work          ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                               ; cntr_do7                                              ; work          ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_nio1                                       ; work          ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                      ; cntr_1ob                                              ; work          ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                            ; cntr_1ob                                              ; work          ;
;       |finalproj_soc_keycode:keycode|                                                                                                   ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_keycode                                 ; finalproj_soc ;
;       |finalproj_soc_mm_interconnect_0:mm_interconnect_0|                                                                               ; 734 (0)             ; 893 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                       ; finalproj_soc_mm_interconnect_0                       ; finalproj_soc ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|                                                                      ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|                                                                           ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|                                                                         ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|                                                                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|                                                                            ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 185 (185)           ; 330 (330)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 40 (40)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; finalproj_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 7 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser              ; finalproj_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 7 (7)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                        ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser              ; finalproj_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                        ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser              ; finalproj_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                        ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 136 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser              ; finalproj_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 136 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                        ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                         ; finalproj_soc ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                            ; finalproj_soc ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                       ; finalproj_soc ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_master_translator                       ; finalproj_soc ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:otg_hpi_address_s1_agent|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:otg_hpi_cs_s1_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:otg_hpi_data_s1_agent|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:otg_hpi_r_s1_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:otg_hpi_reset_s1_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:otg_hpi_w_s1_agent|                                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; finalproj_soc ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:otg_hpi_address_s1_translator|                                                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:otg_hpi_cs_s1_translator|                                                                      ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:otg_hpi_data_s1_translator|                                                                    ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:otg_hpi_r_s1_translator|                                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:otg_hpi_reset_s1_translator|                                                                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:otg_hpi_w_s1_translator|                                                                       ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                   ; finalproj_soc_mm_interconnect_0_cmd_demux             ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_mm_interconnect_0_cmd_demux_001         ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_mm_interconnect_0_cmd_mux_001           ; finalproj_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                      ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_mm_interconnect_0_cmd_mux_001           ; finalproj_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                      ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_mm_interconnect_0_cmd_mux_001           ; finalproj_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                      ; 49 (44)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_mm_interconnect_0_cmd_mux_001           ; finalproj_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                      ; 67 (63)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_mm_interconnect_0_cmd_mux_001           ; finalproj_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_router:router|                                                                                ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                         ; finalproj_soc_mm_interconnect_0_router                ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_router_001:router_001|                                                                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                 ; finalproj_soc_mm_interconnect_0_router_001            ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_router_003:router_007|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_007                                                                                                                                                                                                                                                                                                                                 ; finalproj_soc_mm_interconnect_0_router_003            ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_mm_interconnect_0_rsp_demux_001         ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_mm_interconnect_0_rsp_demux_001         ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_mm_interconnect_0_rsp_demux_001         ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_mm_interconnect_0_rsp_demux_001         ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                       ; finalproj_soc_mm_interconnect_0_rsp_mux               ; finalproj_soc ;
;          |finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_mm_interconnect_0_rsp_mux_001           ; finalproj_soc ;
;       |finalproj_soc_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 1017 (0)            ; 587 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproj_soc_nios2_gen2_0                            ; finalproj_soc ;
;          |finalproj_soc_nios2_gen2_0_cpu:cpu|                                                                                           ; 1017 (728)          ; 587 (318)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                              ; finalproj_soc_nios2_gen2_0_cpu                        ; finalproj_soc ;
;             |finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|                                     ; 289 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                        ; finalproj_soc_nios2_gen2_0_cpu_nios2_oci              ; finalproj_soc ;
;                |finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|              ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                              ; finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; finalproj_soc ;
;                   |finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|             ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; finalproj_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                               ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                               ; work          ;
;                   |finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck        ; finalproj_soc ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                               ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                               ; work          ;
;                   |sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                                ; work          ;
;                |finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                    ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                    ; finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; finalproj_soc ;
;                |finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break|                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                      ; finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break        ; finalproj_soc ;
;                |finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|                      ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                      ; finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; finalproj_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                  ; altera_std_synchronizer                               ; work          ;
;                |finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|                            ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                            ; finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem           ; finalproj_soc ;
;                   |finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; finalproj_soc ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                            ; work          ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                       ; work          ;
;             |finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                         ; finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module ; finalproj_soc ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work          ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                ; altsyncram_6mc1                                       ; work          ;
;             |finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                         ; finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module ; finalproj_soc ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                            ; work          ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                ; altsyncram_6mc1                                       ; work          ;
;       |finalproj_soc_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 1 (1)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                         ; finalproj_soc_onchip_memory2_0                        ; finalproj_soc ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                            ; work          ;
;             |altsyncram_qdh1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_qdh1                                       ; work          ;
;       |finalproj_soc_otg_hpi_address:otg_hpi_address|                                                                                   ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                                                                                                                                                                                                                           ; finalproj_soc_otg_hpi_address                         ; finalproj_soc ;
;       |finalproj_soc_otg_hpi_cs:otg_hpi_cs|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                                                                                                                                                                                                                     ; finalproj_soc_otg_hpi_cs                              ; finalproj_soc ;
;       |finalproj_soc_otg_hpi_cs:otg_hpi_reset|                                                                                          ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                                                                                                                                                                                                                  ; finalproj_soc_otg_hpi_cs                              ; finalproj_soc ;
;       |finalproj_soc_otg_hpi_cs:otg_hpi_r|                                                                                              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                                                                                                                                                                                                                      ; finalproj_soc_otg_hpi_cs                              ; finalproj_soc ;
;       |finalproj_soc_otg_hpi_cs:otg_hpi_w|                                                                                              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                                                                                                                                                                                                                      ; finalproj_soc_otg_hpi_cs                              ; finalproj_soc ;
;       |finalproj_soc_otg_hpi_data:otg_hpi_data|                                                                                         ; 17 (17)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                                                                                                                                                                                                                 ; finalproj_soc_otg_hpi_data                            ; finalproj_soc ;
;       |finalproj_soc_sdram:sdram|                                                                                                       ; 319 (248)           ; 337 (209)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_sdram                                   ; finalproj_soc ;
;          |finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module|                                            ; 71 (71)             ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                             ; finalproj_soc_sdram_input_efifo_module                ; finalproj_soc ;
;       |finalproj_soc_sdram_pll:sdram_pll|                                                                                               ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                                       ; finalproj_soc_sdram_pll                               ; finalproj_soc ;
;          |finalproj_soc_sdram_pll_altpll_lqa2:sd1|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                                               ; finalproj_soc_sdram_pll_altpll_lqa2                   ; finalproj_soc ;
;          |finalproj_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                          ; finalproj_soc_sdram_pll_stdsync_sv6                   ; finalproj_soc ;
;             |finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                             ; finalproj_soc_sdram_pll_dffpipe_l2c                   ; finalproj_soc ;
;    |hpi_io_intf:hpi_io_inst|                                                                                                            ; 38 (38)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|hpi_io_intf:hpi_io_inst                                                                                                                                                                                                                                                                                                                                                                                                                                           ; hpi_io_intf                                           ; work          ;
;    |music_statemachine:msm|                                                                                                             ; 151 (5)             ; 232 (36)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|music_statemachine:msm                                                                                                                                                                                                                                                                                                                                                                                                                                            ; music_statemachine                                    ; work          ;
;       |audio_interface:audint|                                                                                                          ; 77 (77)             ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|music_statemachine:msm|audio_interface:audint                                                                                                                                                                                                                                                                                                                                                                                                                     ; audio_interface                                       ; work          ;
;       |counter:ctr|                                                                                                                     ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|music_statemachine:msm|counter:ctr                                                                                                                                                                                                                                                                                                                                                                                                                                ; counter                                               ; work          ;
;       |sram_reader:rdr|                                                                                                                 ; 25 (25)             ; 74 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|music_statemachine:msm|sram_reader:rdr                                                                                                                                                                                                                                                                                                                                                                                                                            ; sram_reader                                           ; work          ;
;          |tristate:ts0|                                                                                                                 ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|music_statemachine:msm|sram_reader:rdr|tristate:ts0                                                                                                                                                                                                                                                                                                                                                                                                               ; tristate                                              ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                               ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                           ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                               ; alt_sld_fab                                           ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                  ; sld_jtag_hub                                          ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                          ; sld_rom_sr                                            ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                        ; sld_shadow_jsm                                        ; altera_sld    ;
;    |sprite_blue:b1|                                                                                                                     ; 21 (21)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sprite_blue:b1                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; sprite_blue                                           ; work          ;
;    |sprite_orange:o1|                                                                                                                   ; 28 (28)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sprite_orange:o1                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sprite_orange                                         ; work          ;
;    |sprite_red:r1|                                                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|sprite_red:r1                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sprite_red                                            ; work          ;
;    |vga_clk:vga_clk_instance|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|vga_clk:vga_clk_instance                                                                                                                                                                                                                                                                                                                                                                                                                                          ; vga_clk                                               ; work          ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|vga_clk:vga_clk_instance|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                  ; altpll                                                ; work          ;
;          |vga_clk_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                    ; vga_clk_altpll                                        ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+
; color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_j981:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; ROM              ; 1600         ; 24           ; --           ; --           ; 38400 ; db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif   ;
; color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_fi81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; ROM              ; 1600         ; 24           ; --           ; --           ; 38400 ; db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif  ;
; color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_kk81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 1600         ; 24           ; --           ; --           ; 38400 ; db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif ;
; color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0|altsyncram_te81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 1600         ; 24           ; --           ; --           ; 38400 ; db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif    ;
; color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_il81:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; ROM              ; 1600         ; 24           ; --           ; --           ; 38400 ; db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                      ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                      ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                                      ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                      ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                      ;
; finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128   ; finalproj_soc_onchip_memory2_0.hex                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File    ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |toplevel|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system                                                                                                                                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_irq_mapper:irq_mapper                                                                                                                                                                                                       ; finalproj_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_keycode:keycode                                                                                                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                   ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                        ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                      ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                              ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                               ; finalproj_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                            ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                       ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                  ; finalproj_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                        ; finalproj_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                              ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent                                                                                                                                      ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator                                                                                                                            ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent                                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo                                                                                                                                      ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator                                                                                                                               ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent                                                                                                                                            ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo                                                                                                                                       ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator                                                                                                                                  ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent                                                                                                                                        ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator                                                                                                                              ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent                                                                                                                                            ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo                                                                                                                                       ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator                                                                                                                                  ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router                                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_004                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_005                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_006                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_007                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_008                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_009                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_010                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_011                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_012                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_013                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_014                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                     ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                      ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                              ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                ; finalproj_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                           ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_address:otg_hpi_address                                                                                                                                                                                             ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_cs                                                                                                                                                                                                       ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data                                                                                                                                                                                                   ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_r                                                                                                                                                                                                        ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_reset                                                                                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_w                                                                                                                                                                                                        ; finalproj_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; finalproj_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_001                                                                                                                                                                                                ; finalproj_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|altera_reset_controller:rst_controller_002                                                                                                                                                                                                ; finalproj_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram                                                                                                                                                                                                                 ; finalproj_soc.qsys ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll                                                                                                                                                                                                         ; finalproj_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                   ; finalproj_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|music_statemachine:msm|current                                                                                     ;
+-------------------+--------------+------------------+-------------+-------------------+-------------------+-------------------+--------------+
; Name              ; current.DONE ; current.DAC_DONE ; current.DAC ; current.DAC_START ; current.INIT_DONE ; current.INIT_WAIT ; current.INIT ;
+-------------------+--------------+------------------+-------------+-------------------+-------------------+-------------------+--------------+
; current.INIT      ; 0            ; 0                ; 0           ; 0                 ; 0                 ; 0                 ; 0            ;
; current.INIT_WAIT ; 0            ; 0                ; 0           ; 0                 ; 0                 ; 1                 ; 1            ;
; current.INIT_DONE ; 0            ; 0                ; 0           ; 0                 ; 1                 ; 0                 ; 1            ;
; current.DAC_START ; 0            ; 0                ; 0           ; 1                 ; 0                 ; 0                 ; 1            ;
; current.DAC       ; 0            ; 0                ; 1           ; 0                 ; 0                 ; 0                 ; 1            ;
; current.DAC_DONE  ; 0            ; 1                ; 0           ; 0                 ; 0                 ; 0                 ; 1            ;
; current.DONE      ; 1            ; 0                ; 0           ; 0                 ; 0                 ; 0                 ; 1            ;
+-------------------+--------------+------------------+-------------+-------------------+-------------------+-------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |toplevel|music_statemachine:msm|sram_reader:rdr|current                ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; current.RR_1 ; current.RL_1 ; current.RR_0 ; current.RL_0 ; current.IDLE ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; current.RL_0 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; current.RR_0 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; current.RL_1 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; current.RR_1 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; current.IDLE ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|music_statemachine:msm|audio_interface:audint|state                                                                                                                                                                                                                                                                                                                                     ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; Name             ; state.b_end ; state.b_stop1 ; state.b_stop0 ; state.d_ack ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.a_ack ; state.a7 ; state.a6 ; state.a5 ; state.a4 ; state.a3 ; state.a2 ; state.a1 ; state.a0 ; state.b_ack ; state.b7 ; state.b6 ; state.b5 ; state.b4 ; state.b3 ; state.b2 ; state.b1 ; state.b0 ; state.start ; state.initialize ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+
; state.initialize ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0                ;
; state.start      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1                ;
; state.b0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1                ;
; state.b1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1                ;
; state.b2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1                ;
; state.b3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a7         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.a_ack      ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d0         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d1         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d2         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d3         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d4         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d5         ; 0           ; 0             ; 0             ; 0           ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d6         ; 0           ; 0             ; 0             ; 0           ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d7         ; 0           ; 0             ; 0             ; 0           ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.d_ack      ; 0           ; 0             ; 0             ; 1           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop0    ; 0           ; 0             ; 1             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_stop1    ; 0           ; 1             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
; state.b_end      ; 1           ; 0             ; 0             ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1                ;
+------------------+-------------+---------------+---------------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next         ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_state                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+----------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                       ;
+------------+------------+------------+------------+----------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                ;
+------------+------------+------------+------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_state           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                   ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 71                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sprite_orange:o1|Sprite_X_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_orange:o1|Sprite_X_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_orange:o1|Sprite_X_Pos[2..5]                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_orange:o1|Sprite_X_Pos[6..8]                                                                                                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_orange:o1|Sprite_X_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[0,1]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[2,3]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[6,7]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_yellow:y1|Sprite_X_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[1,2]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[5,6]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_green:g1|Sprite_X_Pos[8,9]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_blue:b1|Sprite_X_Pos[0..2]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_blue:b1|Sprite_X_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_blue:b1|Sprite_X_Pos[4..6]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_blue:b1|Sprite_X_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_blue:b1|Sprite_X_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_blue:b1|Sprite_X_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_red:r1|Sprite_X_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_red:r1|Sprite_X_Pos[1..4]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_red:r1|Sprite_X_Pos[5..7]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; sprite_red:r1|Sprite_X_Pos[8,9]                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; music_statemachine:msm|sram_reader:rdr|tristate:ts0|Data_write_buffer[0..15]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[6..8,10..12,15,16,18..21,24,25,29,31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[16..31]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Motion[1,3..5,7..9]                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_orange:o1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                               ;
; sprite_red:r1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_orange:o1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                ;
; sprite_blue:b1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_orange:o1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                ;
; sprite_green:g1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sprite_orange:o1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                ;
; sprite_yellow:y1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                ; Merged with sprite_orange:o1|frame_clk_delayed                                                                                                                                                                                                                                                                                                                                                                                ;
; sprite_yellow:y1|Sprite_Y_Motion[1,3..9]                                                                                                                                                                                                                                                                                                                                                                          ; Merged with sprite_yellow:y1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                               ;
; sprite_green:g1|Sprite_Y_Motion[1,3..9]                                                                                                                                                                                                                                                                                                                                                                           ; Merged with sprite_green:g1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; sprite_blue:b1|Sprite_Y_Motion[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_blue:b1|Sprite_Y_Motion[4..9]                                                                                                                                                                                                                                                                                                                                                                              ; Merged with sprite_blue:b1|Sprite_Y_Motion[3]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_red:r1|Sprite_Y_Motion[1,3..9]                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sprite_red:r1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                  ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                       ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                      ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                      ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..5,9,13,14,17,22,23,26..28]                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Motion[6]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with sprite_orange:o1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                               ;
; sprite_blue:b1|Sprite_Y_Motion[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_green:g1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[9]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[8]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[7]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[6]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[5]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[4]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[3]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[2]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[1]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with sprite_blue:b1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_orange:o1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_red:r1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                     ; Merged with sprite_blue:b1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_yellow:y1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; sprite_green:g1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                                ; Merged with sprite_blue:b1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_orange:o1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with sprite_blue:b1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_red:r1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_yellow:y1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with sprite_blue:b1|Sprite_Y_Motion[0]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_green:g1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                ; Merged with sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_orange:o1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_red:r1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; sprite_yellow:y1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                       ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                               ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                  ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                 ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                     ; Merged with finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; sprite_green:g1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                             ; Merged with sprite_blue:b1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                              ;
; sprite_orange:o1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sprite_blue:b1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                              ;
; sprite_red:r1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                               ; Merged with sprite_blue:b1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                              ;
; sprite_yellow:y1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                            ; Merged with sprite_blue:b1|frame_clk_rising_edge                                                                                                                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                   ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                            ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                      ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                      ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                         ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                          ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                              ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                       ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                    ; Merged with finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                    ;
; sprite_blue:b1|Sprite_Y_Motion[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; music_statemachine:msm|audio_interface:audint|flag1                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; music_statemachine:msm|current~2                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current~3                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current~4                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current~5                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current~6                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|sram_reader:rdr|current~2                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|sram_reader:rdr|current~3                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|sram_reader:rdr|current~5                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current.DAC_START                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current.DAC_DONE                                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current.DONE                                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 1117                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                              ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                               ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                             ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                           ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                           ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                           ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                                     ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                     ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                        ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[31]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[30]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[29]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[28]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[27]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[26]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[25]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[24]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[23]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[22]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[21]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[20]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[19]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[18]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[17]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data|readdata[16]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                                ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                            ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                  ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                    ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                     ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                     ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                     ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                          ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                    ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                      ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                         ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                      ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                      ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                       ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                    ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                         ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                       ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                ; Stuck at GND              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                       ; Stuck at VCC              ; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; music_statemachine:msm|current~2                                                                                                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; music_statemachine:msm|current.DONE                                                                                                                                                                                                                                                                                                                                                                               ;
; music_statemachine:msm|current~3                                                                                                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; music_statemachine:msm|current.DAC_START                                                                                                                                                                                                                                                                                                                                                                          ;
; music_statemachine:msm|current~5                                                                                                                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; music_statemachine:msm|current.DAC_DONE                                                                                                                                                                                                                                                                                                                                                                           ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2409  ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 187   ;
; Number of registers using Asynchronous Clear ; 1365  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1284  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; music_statemachine:msm|audio_interface:audint|Bcount[1]                                                                                                                                                                                                                                                                         ; 9       ;
; music_statemachine:msm|audio_interface:audint|Bcount[0]                                                                                                                                                                                                                                                                         ; 9       ;
; music_statemachine:msm|audio_interface:audint|Bcount[3]                                                                                                                                                                                                                                                                         ; 9       ;
; music_statemachine:msm|audio_interface:audint|Bcount[2]                                                                                                                                                                                                                                                                         ; 8       ;
; music_statemachine:msm|audio_interface:audint|Bcount[4]                                                                                                                                                                                                                                                                         ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                    ; 1       ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                              ; 29      ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                  ; 11      ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 405     ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                    ; 2       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                            ; 1       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                            ; 12      ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                     ; 8       ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                   ; 4       ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                  ; 5       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                         ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                         ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                          ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                          ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                          ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                          ; 11      ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                         ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                         ; 4       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                            ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                            ; 2       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                        ; 1       ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                           ; 3       ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                             ; 9       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                         ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                            ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                     ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                     ; 4       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                        ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                              ; 3       ;
; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                   ; 2       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                         ; 1       ;
; finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                          ; 2       ;
; finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                               ; 2       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                     ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                        ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                             ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                              ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                         ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                              ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                          ; 1       ;
; finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 61                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                             ;
+----------------------------------------------------+----------------------------------------------+------+
; Register Name                                      ; Megafunction                                 ; Type ;
+----------------------------------------------------+----------------------------------------------+------+
; color_mapper:col|frameRAM_orange:o|data_Out[0..23] ; color_mapper:col|frameRAM_orange:o|mem_rtl_0 ; RAM  ;
; color_mapper:col|frameRAM_yellow:y|data_Out[0..23] ; color_mapper:col|frameRAM_yellow:y|mem_rtl_0 ; RAM  ;
; color_mapper:col|frameRAM_green:g|data_Out[0..23]  ; color_mapper:col|frameRAM_green:g|mem_rtl_0  ; RAM  ;
; color_mapper:col|frameRAM_blue:b|data_Out[0..23]   ; color_mapper:col|frameRAM_blue:b|mem_rtl_0   ; RAM  ;
; color_mapper:col|frameRAM_red:r|data_Out[0..23]    ; color_mapper:col|frameRAM_red:r|mem_rtl_0    ; RAM  ;
+----------------------------------------------------+----------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |toplevel|music_statemachine:msm|sram_reader:rdr|SRAM_ADDR[19]                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|VGA_controller:vga_controller_instance|h_counter[0]                                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|music_statemachine:msm|counter:ctr|counter[10]                                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|sprite_blue:b1|Sprite_Y_Pos[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 62 bits   ; 248 LEs       ; 0 LEs                ; 248 LEs                ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|active_addr[24]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|music_statemachine:msm|audio_interface:audint|Bcount[4]                                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |toplevel|VGA_controller:vga_controller_instance|v_counter_in[1]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|E_logic_result[3]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|color_mapper:col|Red                                                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |toplevel|color_mapper:col|VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |toplevel|color_mapper:col|VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |toplevel|color_mapper:col|VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |toplevel|finalproj_soc:nios_system|finalproj_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_sdram:sdram ;
+-----------------------------+-------+------+-------------------------------+
; Assignment                  ; Value ; From ; To                            ;
+-----------------------------+-------+------+-------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0               ;
+-----------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                 ;
+----------------+-------+------+----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                         ;
+----------------+-------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                          ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                           ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                             ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                       ;
+-------------------+-------+------+----------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                   ;
+-------------------+-------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_kk81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_il81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_fi81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_j981:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0|altsyncram_te81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                               ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                               ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                               ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------+------------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                             ;
+----------------+------------------------------------+------------------------------------------------------------------+
; INIT_FILE      ; finalproj_soc_onchip_memory2_0.hex ; String                                                           ;
+----------------+------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                                   ;
+------------------------------------+------------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                                ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                                  ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                                ;
; WIDTH_B                            ; 1                                  ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                          ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                                ;
; INIT_FILE                          ; finalproj_soc_onchip_memory2_0.hex ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 4                                  ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_qdh1                    ; Untyped                                                                ;
+------------------------------------+------------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 11    ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_004|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_005|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_006|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_007|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_008|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_009|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_010|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_011|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_012|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_013|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_014|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                              ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                              ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                              ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                       ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                       ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                                  ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                  ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll            ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_controller_instance ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music_statemachine:msm|sram_reader:rdr|tristate:ts0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_red:r1 ;
+----------------+------------+------------------------------+
; Parameter Name ; Value      ; Type                         ;
+----------------+------------+------------------------------+
; Sprite_X_Min   ; 0000000000 ; Unsigned Binary              ;
; Sprite_X_Max   ; 1001111111 ; Unsigned Binary              ;
; Sprite_Y_Min   ; 0000000000 ; Unsigned Binary              ;
; Sprite_Y_Max   ; 0111011111 ; Unsigned Binary              ;
; Sprite_Y_Step  ; 0000000001 ; Unsigned Binary              ;
; Sprite_Size    ; 0000101000 ; Unsigned Binary              ;
+----------------+------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_blue:b1 ;
+----------------+------------+-------------------------------+
; Parameter Name ; Value      ; Type                          ;
+----------------+------------+-------------------------------+
; Sprite_X_Min   ; 0000000000 ; Unsigned Binary               ;
; Sprite_X_Max   ; 1001111111 ; Unsigned Binary               ;
; Sprite_Y_Min   ; 0000000000 ; Unsigned Binary               ;
; Sprite_Y_Max   ; 0111011111 ; Unsigned Binary               ;
; Sprite_Y_Step  ; 0000000001 ; Unsigned Binary               ;
; Sprite_Size    ; 0000101000 ; Unsigned Binary               ;
+----------------+------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_green:g1 ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; Sprite_X_Min   ; 0000000000 ; Unsigned Binary                ;
; Sprite_X_Max   ; 1001111111 ; Unsigned Binary                ;
; Sprite_Y_Min   ; 0000000000 ; Unsigned Binary                ;
; Sprite_Y_Max   ; 0111011111 ; Unsigned Binary                ;
; Sprite_Y_Step  ; 0000000001 ; Unsigned Binary                ;
; Sprite_Size    ; 0000101000 ; Unsigned Binary                ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_yellow:y1 ;
+----------------+------------+---------------------------------+
; Parameter Name ; Value      ; Type                            ;
+----------------+------------+---------------------------------+
; Sprite_X_Min   ; 0000000000 ; Unsigned Binary                 ;
; Sprite_X_Max   ; 1001111111 ; Unsigned Binary                 ;
; Sprite_Y_Min   ; 0000000000 ; Unsigned Binary                 ;
; Sprite_Y_Max   ; 0111011111 ; Unsigned Binary                 ;
; Sprite_Y_Step  ; 0000000001 ; Unsigned Binary                 ;
; Sprite_Size    ; 0000101000 ; Unsigned Binary                 ;
+----------------+------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_orange:o1 ;
+----------------+------------+---------------------------------+
; Parameter Name ; Value      ; Type                            ;
+----------------+------------+---------------------------------+
; Sprite_X_Min   ; 0000000000 ; Unsigned Binary                 ;
; Sprite_X_Max   ; 1001111111 ; Unsigned Binary                 ;
; Sprite_Y_Min   ; 0000000000 ; Unsigned Binary                 ;
; Sprite_Y_Max   ; 0111011111 ; Unsigned Binary                 ;
; Sprite_Y_Step  ; 0000000001 ; Unsigned Binary                 ;
; Sprite_Size    ; 0000101000 ; Unsigned Binary                 ;
+----------------+------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0        ;
+------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                     ; Type           ;
+------------------------------------+-----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                       ; Untyped        ;
; WIDTH_A                            ; 24                                                        ; Untyped        ;
; WIDTHAD_A                          ; 11                                                        ; Untyped        ;
; NUMWORDS_A                         ; 1600                                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; INIT_FILE                          ; db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_kk81                                           ; Untyped        ;
+------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0        ;
+------------------------------------+-----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                     ; Type           ;
+------------------------------------+-----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                       ; Untyped        ;
; WIDTH_A                            ; 24                                                        ; Untyped        ;
; WIDTHAD_A                          ; 11                                                        ; Untyped        ;
; NUMWORDS_A                         ; 1600                                                      ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                      ; Untyped        ;
; INIT_FILE                          ; db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_il81                                           ; Untyped        ;
+------------------------------------+-----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0        ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                      ; Untyped        ;
; WIDTH_A                            ; 24                                                       ; Untyped        ;
; WIDTHAD_A                          ; 11                                                       ; Untyped        ;
; NUMWORDS_A                         ; 1600                                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 1                                                        ; Untyped        ;
; WIDTHAD_B                          ; 1                                                        ; Untyped        ;
; NUMWORDS_B                         ; 1                                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fi81                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0        ;
+------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                   ; Type           ;
+------------------------------------+---------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                     ; Untyped        ;
; WIDTH_A                            ; 24                                                      ; Untyped        ;
; WIDTHAD_A                          ; 11                                                      ; Untyped        ;
; NUMWORDS_A                         ; 1600                                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped        ;
; WIDTH_B                            ; 1                                                       ; Untyped        ;
; WIDTHAD_B                          ; 1                                                       ; Untyped        ;
; NUMWORDS_B                         ; 1                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped        ;
; INIT_FILE                          ; db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_j981                                         ; Untyped        ;
+------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0        ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 24                                                     ; Untyped        ;
; WIDTHAD_A                          ; 11                                                     ; Untyped        ;
; NUMWORDS_A                         ; 1600                                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_te81                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                      ;
; Entity Instance            ; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
; Entity Instance            ; finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1600                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_statemachine:msm|sram_reader:rdr|tristate:ts0" ;
+------------------------+-------+----------+-------------------------------------+
; Port                   ; Type  ; Severity ; Details                             ;
+------------------------+-------+----------+-------------------------------------+
; tristate_output_enable ; Input ; Info     ; Stuck at GND                        ;
+------------------------+-------+----------+-------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "music_statemachine:msm|counter:ctr" ;
+--------------------+-------+----------+------------------------+
; Port               ; Type  ; Severity ; Details                ;
+--------------------+-------+----------+------------------------+
; counter_val[2..0]  ; Input ; Info     ; Stuck at VCC           ;
; counter_val[31..7] ; Input ; Info     ; Stuck at GND           ;
; counter_val[5..3]  ; Input ; Info     ; Stuck at GND           ;
; counter_val[6]     ; Input ; Info     ; Stuck at VCC           ;
+--------------------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_statemachine:msm|audio_interface:audint"                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; adc_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_over ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adcdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music_statemachine:msm"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; MUS_DONE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug00  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug01  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                           ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                      ;
+----------------+-------+----------+--------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                 ;
+----------------+-------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_address_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_data_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_r_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_w_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_cs_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_reset_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:otg_hpi_reset_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                        ;
+--------------------+--------+----------+------------------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                         ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                         ;
; areset             ; Input  ; Info     ; Stuck at GND                                   ;
; locked             ; Output ; Info     ; Explicitly unconnected                         ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                         ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                   ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                   ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                   ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                   ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                   ;
; scandata           ; Input  ; Info     ; Stuck at GND                                   ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------+--------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_sdram:sdram|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                   ;
+--------+-------+----------+---------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                              ;
+--------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+-----------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                   ;
+---------------+--------+----------+-----------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                    ;
+---------------+--------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic"                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0"                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "finalproj_soc:nios_system" ;
+---------------+-------+----------+--------------------+
; Port          ; Type  ; Severity ; Details            ;
+---------------+-------+----------+--------------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC       ;
+---------------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 258                         ;
; cycloneiii_ff         ; 2324                        ;
;     CLR               ; 660                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 649                         ;
;     ENA CLR           ; 516                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 30                          ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 38                          ;
;     SLD               ; 12                          ;
;     plain             ; 250                         ;
; cycloneiii_io_obuf    ; 65                          ;
; cycloneiii_lcell_comb ; 2925                        ;
;     arith             ; 324                         ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 114                         ;
;     normal            ; 2601                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 345                         ;
;         3 data inputs ; 662                         ;
;         4 data inputs ; 1520                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 264                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 3.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Apr 27 17:51:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/finalproj_soc.v
    Info (12023): Found entity 1: finalproj_soc File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv
    Info (12023): Found entity 1: finalproj_soc_irq_mapper File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux_001 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux_001 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux_001 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux_001 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_router_003_default_decode File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: finalproj_soc_mm_interconnect_0_router_003 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_router_002_default_decode File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: finalproj_soc_mm_interconnect_0_router_002 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_router_001_default_decode File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: finalproj_soc_mm_interconnect_0_router_001 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: finalproj_soc_mm_interconnect_0_router_default_decode File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: finalproj_soc_mm_interconnect_0_router File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: finalproj_soc_sysid_qsys_0 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v
    Info (12023): Found entity 1: finalproj_soc_sdram_pll_dffpipe_l2c File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: finalproj_soc_sdram_pll_stdsync_sv6 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: finalproj_soc_sdram_pll_altpll_lqa2 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: finalproj_soc_sdram_pll File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v
    Info (12023): Found entity 1: finalproj_soc_sdram_input_efifo_module File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 21
    Info (12023): Found entity 2: finalproj_soc_sdram File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v
    Info (12023): Found entity 1: finalproj_soc_otg_hpi_data File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v
    Info (12023): Found entity 1: finalproj_soc_otg_hpi_cs File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_cs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v
    Info (12023): Found entity 1: finalproj_soc_otg_hpi_address File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_otg_hpi_address.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: finalproj_soc_onchip_memory2_0 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: finalproj_soc_nios2_gen2_0 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: finalproj_soc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: finalproj_soc_nios2_gen2_0_cpu File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: finalproj_soc_nios2_gen2_0_cpu_test_bench File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v
    Info (12023): Found entity 1: finalproj_soc_keycode File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_keycode.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v
    Info (12023): Found entity 1: finalproj_soc_jtag_uart_0_sim_scfifo_w File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: finalproj_soc_jtag_uart_0_scfifo_w File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: finalproj_soc_jtag_uart_0_sim_scfifo_r File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: finalproj_soc_jtag_uart_0_scfifo_r File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: finalproj_soc_jtag_uart_0 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file sprites_yellow.sv
    Info (12023): Found entity 1: sprite_yellow File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_yellow.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sprites_red.sv
    Info (12023): Found entity 1: sprite_red File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_red.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sprites_orange.sv
    Info (12023): Found entity 1: sprite_orange File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_orange.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sprites_green.sv
    Info (12023): Found entity 1: sprite_green File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_green.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file sprites_blue.sv
    Info (12023): Found entity 1: sprite_blue File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/sprites_blue.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file hpi_io_intf.sv
    Info (12023): Found entity 1: hpi_io_intf File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/hpi_io_intf.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file ram_yellow.sv
    Info (12023): Found entity 1: frameRAM_yellow File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_yellow.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ram_red.sv
    Info (12023): Found entity 1: frameRAM_red File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_red.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ram_orange.sv
    Info (12023): Found entity 1: frameRAM_orange File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_orange.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ram_green.sv
    Info (12023): Found entity 1: frameRAM_green File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_green.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file ram_blue.sv
    Info (12023): Found entity 1: frameRAM_blue File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_blue.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: toplevel File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file music_statemachine.sv
    Info (12023): Found entity 1: music_statemachine File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_statemachine.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file music_modules.sv
    Info (12023): Found entity 1: sq_wave File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 1
    Info (12023): Found entity 2: sram_reader File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 36
    Info (12023): Found entity 3: sram_tester File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 173
    Info (12023): Found entity 4: counter File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 245
Info (12021): Found 2 design units, including 1 entities, in source file audio_interface.vhd
    Info (12022): Found design unit 1: audio_interface-Behavorial File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 40
    Info (12023): Found entity 1: audio_interface File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 21
Warning (10236): Verilog HDL Implicit Net warning at toplevel.sv(154): created implicit net for "MUS_DONE" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 154
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at finalproj_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 682
Info (12127): Elaborating entity "toplevel" for the top level hierarchy
Info (12128): Elaborating entity "hpi_io_intf" for hierarchy "hpi_io_intf:hpi_io_inst" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 106
Info (12128): Elaborating entity "finalproj_soc" for hierarchy "finalproj_soc:nios_system" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 129
Info (12128): Elaborating entity "finalproj_soc_jtag_uart_0" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 135
Info (12128): Elaborating entity "finalproj_soc_jtag_uart_0_scfifo_w" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "finalproj_soc_jtag_uart_0_scfifo_r" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalproj_soc:nios_system|finalproj_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalproj_soc_keycode" for hierarchy "finalproj_soc:nios_system|finalproj_soc_keycode:keycode" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 146
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 175
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 3546
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 4063
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 4081
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 4577
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "finalproj_soc:nios_system|finalproj_soc_nios2_gen2_0:nios2_gen2_0|finalproj_soc_nios2_gen2_0_cpu:cpu|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "finalproj_soc_onchip_memory2_0" for hierarchy "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 189
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "finalproj_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf
    Info (12023): Found entity 1: altsyncram_qdh1 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_qdh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qdh1" for hierarchy "finalproj_soc:nios_system|finalproj_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_qdh1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finalproj_soc_otg_hpi_address" for hierarchy "finalproj_soc:nios_system|finalproj_soc_otg_hpi_address:otg_hpi_address" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 200
Info (12128): Elaborating entity "finalproj_soc_otg_hpi_cs" for hierarchy "finalproj_soc:nios_system|finalproj_soc_otg_hpi_cs:otg_hpi_cs" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 211
Info (12128): Elaborating entity "finalproj_soc_otg_hpi_data" for hierarchy "finalproj_soc:nios_system|finalproj_soc_otg_hpi_data:otg_hpi_data" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 223
Info (12128): Elaborating entity "finalproj_soc_sdram" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sdram:sdram" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 279
Info (12128): Elaborating entity "finalproj_soc_sdram_input_efifo_module" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sdram:sdram|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 298
Info (12128): Elaborating entity "finalproj_soc_sdram_pll" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 303
Info (12128): Elaborating entity "finalproj_soc_sdram_pll_stdsync_sv6" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 282
Info (12128): Elaborating entity "finalproj_soc_sdram_pll_dffpipe_l2c" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "finalproj_soc_sdram_pll_altpll_lqa2" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sdram_pll:sdram_pll|finalproj_soc_sdram_pll_altpll_lqa2:sd1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "finalproj_soc_sysid_qsys_0" for hierarchy "finalproj_soc:nios_system|finalproj_soc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 310
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 403
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1045
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1105
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1169
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1233
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1297
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1361
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1425
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1489
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_reset_s1_translator" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 1553
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 2018
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 2099
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 2183
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 2224
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 2849
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 2890
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 3781
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_default_decode" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router:router|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_001" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 3797
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_001:router_001|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_002" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 3813
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_002:router_002|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_003" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 3829
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_router_003:router_003|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_cmd_demux" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4094
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4135
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_cmd_mux" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4152
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4175
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_rsp_demux" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4403
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4426
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_rsp_mux" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4726
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4767
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4801
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0.v Line: 4932
Info (12128): Elaborating entity "finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "finalproj_soc_irq_mapper" for hierarchy "finalproj_soc:nios_system|finalproj_soc_irq_mapper:irq_mapper" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 410
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproj_soc:nios_system|altera_reset_controller:rst_controller" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 473
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalproj_soc:nios_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproj_soc:nios_system|altera_reset_controller:rst_controller_001" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 536
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproj_soc:nios_system|altera_reset_controller:rst_controller_002" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/finalproj_soc.v Line: 599
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 135
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/vga_clk.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/vga_clk.v Line: 90
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter: File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/vga_clk.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v
    Info (12023): Found entity 1: vga_clk_altpll File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/vga_clk_altpll.v Line: 29
Info (12128): Elaborating entity "vga_clk_altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_controller_instance" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 148
Info (12128): Elaborating entity "music_statemachine" for hierarchy "music_statemachine:msm" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 167
Info (10264): Verilog HDL Case Statement information at music_statemachine.sv(119): all case item expressions in this case statement are onehot File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_statemachine.sv Line: 119
Info (12128): Elaborating entity "audio_interface" for hierarchy "music_statemachine:msm|audio_interface:audint" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_statemachine.sv Line: 60
Info (12128): Elaborating entity "counter" for hierarchy "music_statemachine:msm|counter:ctr" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_statemachine.sv Line: 77
Info (12128): Elaborating entity "sram_reader" for hierarchy "music_statemachine:msm|sram_reader:rdr" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_statemachine.sv Line: 84
Warning (10036): Verilog HDL or VHDL warning at music_modules.sv(93): object "extra" assigned a value but never read File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 93
Warning (10958): SystemVerilog warning at music_modules.sv(118): unique or priority keyword makes case statement complete File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 118
Warning (12125): Using design file tristate.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tristate File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/tristate.sv Line: 16
Info (12128): Elaborating entity "tristate" for hierarchy "music_statemachine:msm|sram_reader:rdr|tristate:ts0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/music_modules.sv Line: 70
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:col" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 193
Info (12128): Elaborating entity "frameRAM_yellow" for hierarchy "color_mapper:col|frameRAM_yellow:y" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv Line: 66
Warning (10030): Net "mem.data_a" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_yellow.sv Line: 16
Warning (10030): Net "mem.waddr_a" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_yellow.sv Line: 16
Warning (10030): Net "mem.we_a" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_yellow.sv Line: 16
Info (12128): Elaborating entity "frameRAM_red" for hierarchy "color_mapper:col|frameRAM_red:r" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv Line: 72
Warning (10030): Net "mem.data_a" at ram_red.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_red.sv Line: 16
Warning (10030): Net "mem.waddr_a" at ram_red.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_red.sv Line: 16
Warning (10030): Net "mem.we_a" at ram_red.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_red.sv Line: 16
Info (12128): Elaborating entity "frameRAM_blue" for hierarchy "color_mapper:col|frameRAM_blue:b" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv Line: 78
Warning (10030): Net "mem.data_a" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_blue.sv Line: 16
Warning (10030): Net "mem.waddr_a" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_blue.sv Line: 16
Warning (10030): Net "mem.we_a" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_blue.sv Line: 16
Info (12128): Elaborating entity "frameRAM_green" for hierarchy "color_mapper:col|frameRAM_green:g" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv Line: 84
Warning (10030): Net "mem.data_a" at ram_green.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_green.sv Line: 16
Warning (10030): Net "mem.waddr_a" at ram_green.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_green.sv Line: 16
Warning (10030): Net "mem.we_a" at ram_green.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_green.sv Line: 16
Info (12128): Elaborating entity "frameRAM_orange" for hierarchy "color_mapper:col|frameRAM_orange:o" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/Color_Mapper.sv Line: 90
Warning (10030): Net "mem.data_a" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_orange.sv Line: 16
Warning (10030): Net "mem.waddr_a" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_orange.sv Line: 16
Warning (10030): Net "mem.we_a" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0' File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/ram_orange.sv Line: 16
Info (12128): Elaborating entity "sprite_red" for hierarchy "sprite_red:r1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 206
Info (12128): Elaborating entity "sprite_blue" for hierarchy "sprite_blue:b1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 219
Info (12128): Elaborating entity "sprite_green" for hierarchy "sprite_green:g1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 232
Info (12128): Elaborating entity "sprite_yellow" for hierarchy "sprite_yellow:y1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 245
Info (12128): Elaborating entity "sprite_orange" for hierarchy "sprite_orange:o1" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 257
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 261
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.04.27.17:52:09 Progress: Loading sldfe1fdb8e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "finalproj_soc:nios_system|finalproj_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:col|frameRAM_orange:o|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:col|frameRAM_yellow:y|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:col|frameRAM_green:g|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:col|frameRAM_blue:b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "color_mapper:col|frameRAM_red:r|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif
Info (12130): Elaborated megafunction instantiation "color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf
    Info (12023): Found entity 1: altsyncram_kk81 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_kk81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_il81.tdf
    Info (12023): Found entity 1: altsyncram_il81 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_il81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fi81.tdf
    Info (12023): Found entity 1: altsyncram_fi81 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_fi81.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j981.tdf
    Info (12023): Found entity 1: altsyncram_j981 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_j981.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "color_mapper:col|frameRAM_red:r|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_te81.tdf
    Info (12023): Found entity 1: altsyncram_te81 File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/db/altsyncram_te81.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/finalproj_soc/synthesis/submodules/finalproj_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 23
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 24
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 25
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 26
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 55
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register music_statemachine:msm|audio_interface:audint|Bcount[4] will power up to High File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 102
    Critical Warning (18010): Register music_statemachine:msm|audio_interface:audint|Bcount[1] will power up to High File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 102
    Critical Warning (18010): Register music_statemachine:msm|audio_interface:audint|Bcount[0] will power up to High File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 102
    Critical Warning (18010): Register music_statemachine:msm|audio_interface:audint|Bcount[3] will power up to High File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 102
    Critical Warning (18010): Register music_statemachine:msm|audio_interface:audint|Bcount[2] will power up to High File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/audio_interface.vhd Line: 102
Info (17049): 109 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab8" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/output_files/ECE385_FinalProj.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 13
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 13
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 13
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 18
    Warning (15610): No output dependent on input pin "AUD_ADCLRCK" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 18
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/toplevel.sv Line: 46
Info (21057): Implemented 4852 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 146 output pins
    Info (21060): Implemented 64 bidirectional pins
    Info (21061): Implemented 4362 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings
    Info: Peak virtual memory: 4984 megabytes
    Info: Processing ended: Sat Apr 27 17:52:38 2019
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Kush/Documents/GitProjects/ECE385_FinalProj/output_files/ECE385_FinalProj.map.smsg.


