

================================================================
== Vitis HLS Report for 'kernel_syr2k'
================================================================
* Date:           Sun Apr 21 08:31:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_syr2k
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3868558|  3868558|  15.474 ms|  15.474 ms|  3868559|  3868559|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_syr2k_Pipeline_L2_fu_548                 |kernel_syr2k_Pipeline_L2                 |     3603|     3603|  14.412 us|  14.412 us|   3603|   3603|       no|
        |grp_kernel_syr2k_Pipeline_L21_fu_571                |kernel_syr2k_Pipeline_L21                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syr2k_Pipeline_L22_fu_602                |kernel_syr2k_Pipeline_L22                |     6004|     6004|  24.016 us|  24.016 us|   6004|   6004|       no|
        |grp_kernel_syr2k_Pipeline_L23_fu_633                |kernel_syr2k_Pipeline_L23                |     3004|     3004|  12.016 us|  12.016 us|   3004|   3004|       no|
        |grp_kernel_syr2k_Pipeline_L24_fu_648                |kernel_syr2k_Pipeline_L24                |     3004|     3004|  12.016 us|  12.016 us|   3004|   3004|       no|
        |grp_kernel_syr2k_Pipeline_merlinL4_fu_663           |kernel_syr2k_Pipeline_merlinL4           |       22|       22|  88.000 ns|  88.000 ns|     22|     22|       no|
        |grp_kernel_syr2k_Pipeline_merlinL2_merlinL1_fu_686  |kernel_syr2k_Pipeline_merlinL2_merlinL1  |    16026|    16026|  64.104 us|  64.104 us|  16026|  16026|       no|
        |grp_kernel_syr2k_Pipeline_L3_fu_775                 |kernel_syr2k_Pipeline_L3                 |     3604|     3604|  14.416 us|  14.416 us|   3604|   3604|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL6   |  3858734|  3858734|   1929367|          -|          -|     2|        no|
        | + merlinL5  |  1926360|  1926360|     16053|          -|          -|   120|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      162|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|    65|    29533|    20753|    0|
|Memory               |      192|     -|        0|        0|   32|
|Multiplexer          |        -|     -|        -|     6170|    -|
|Register             |        -|     -|      678|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      282|    65|    30211|    27085|   32|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       19|     2|        3|        6|   10|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        6|    ~0|        1|        2|    3|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   322|   552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U267                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U268                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U269                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U270                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U271                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U272                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U273                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U274                  |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|   143|    78|    0|
    |grp_kernel_syr2k_Pipeline_L2_fu_548                 |kernel_syr2k_Pipeline_L2                 |        0|   0|   629|   492|    0|
    |grp_kernel_syr2k_Pipeline_L21_fu_571                |kernel_syr2k_Pipeline_L21                |        0|   1|  1146|   752|    0|
    |grp_kernel_syr2k_Pipeline_L22_fu_602                |kernel_syr2k_Pipeline_L22                |        0|   1|  1146|   752|    0|
    |grp_kernel_syr2k_Pipeline_L23_fu_633                |kernel_syr2k_Pipeline_L23                |        0|   1|  1018|   432|    0|
    |grp_kernel_syr2k_Pipeline_L24_fu_648                |kernel_syr2k_Pipeline_L24                |        0|   1|  1018|   432|    0|
    |grp_kernel_syr2k_Pipeline_L3_fu_775                 |kernel_syr2k_Pipeline_L3                 |        0|   0|   736|   856|    0|
    |grp_kernel_syr2k_Pipeline_merlinL2_merlinL1_fu_686  |kernel_syr2k_Pipeline_merlinL2_merlinL1  |        0|  13|  7318|  5095|    0|
    |grp_kernel_syr2k_Pipeline_merlinL4_fu_663           |kernel_syr2k_Pipeline_merlinL4           |        0|  24|  4493|  2681|    0|
    |merlin_gmem_kernel_syr2k_256_0_m_axi_U              |merlin_gmem_kernel_syr2k_256_0_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_syr2k_256_1_m_axi_U              |merlin_gmem_kernel_syr2k_256_1_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_syr2k_512_C_m_axi_U              |merlin_gmem_kernel_syr2k_512_C_m_axi     |       30|   0|  3521|  2695|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |       90|  65| 29533| 20753|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B_9_0_buf_U     |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_24_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_25_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_26_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_27_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_28_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_29_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_30_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_31_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_32_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_33_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_34_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_35_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_36_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_37_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_38_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_39_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_40_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_41_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_42_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_43_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_44_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_45_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_0_buf_46_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_U     |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_24_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_25_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_26_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_27_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_28_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_29_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_30_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_31_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_32_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_33_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_34_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_35_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_36_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_37_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_38_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_39_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_40_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_41_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_42_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_43_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_44_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_45_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |A_9_1_buf_46_U  |B_9_0_buf_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    |B_9_1_buf_U     |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_1_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_2_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_3_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_4_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_5_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_6_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_9_1_buf_7_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_U     |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_8_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_9_U   |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_10_U  |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_11_U  |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_12_U  |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_13_U  |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |A_9_0_buf_14_U  |B_9_1_buf_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |C_buf_U         |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_16_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_17_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_18_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_19_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_20_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_21_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_22_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_23_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_24_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_25_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_26_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_27_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_28_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_29_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    |C_buf_30_U      |C_buf_RAM_AUTO_1R1W      |        0|  0|   0|    1|  3600|   32|     1|       115200|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                         |      192|  0|   0|   32|201600| 2560|    80|      6451200|
    +----------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_872_p2                |         +|   0|  0|   9|           2|           1|
    |add_ln137_1_fu_943_p2              |         +|   0|  0|  19|          12|           5|
    |add_ln137_fu_955_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln164_fu_965_p2                |         +|   0|  0|  18|          11|          11|
    |empty_39_fu_996_p2                 |         +|   0|  0|  16|           9|           9|
    |empty_38_fu_937_p2                 |         -|   0|  0|  16|           9|           9|
    |sub_ln164_1_fu_986_p2              |         -|   0|  0|  19|          12|          12|
    |sub_ln164_fu_900_p2                |         -|   0|  0|  17|          10|          10|
    |icmp_ln120_fu_866_p2               |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln137_fu_949_p2               |      icmp|   0|  0|  14|           7|           5|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state147_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 162|          86|          71|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+------+-----------+-----+-----------+
    |                   Name                  |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+------+-----------+-----+-----------+
    |A_9_0_buf_10_address0                    |    14|          3|   12|         36|
    |A_9_0_buf_10_ce0                         |    14|          3|    1|          3|
    |A_9_0_buf_10_we0                         |     9|          2|    1|          2|
    |A_9_0_buf_11_address0                    |    14|          3|   12|         36|
    |A_9_0_buf_11_ce0                         |    14|          3|    1|          3|
    |A_9_0_buf_11_we0                         |     9|          2|    1|          2|
    |A_9_0_buf_12_address0                    |    14|          3|   12|         36|
    |A_9_0_buf_12_ce0                         |    14|          3|    1|          3|
    |A_9_0_buf_12_we0                         |     9|          2|    1|          2|
    |A_9_0_buf_13_address0                    |    14|          3|   12|         36|
    |A_9_0_buf_13_ce0                         |    14|          3|    1|          3|
    |A_9_0_buf_13_we0                         |     9|          2|    1|          2|
    |A_9_0_buf_14_address0                    |    14|          3|   12|         36|
    |A_9_0_buf_14_ce0                         |    14|          3|    1|          3|
    |A_9_0_buf_14_we0                         |     9|          2|    1|          2|
    |A_9_0_buf_8_address0                     |    14|          3|   12|         36|
    |A_9_0_buf_8_ce0                          |    14|          3|    1|          3|
    |A_9_0_buf_8_we0                          |     9|          2|    1|          2|
    |A_9_0_buf_9_address0                     |    14|          3|   12|         36|
    |A_9_0_buf_9_ce0                          |    14|          3|    1|          3|
    |A_9_0_buf_9_we0                          |     9|          2|    1|          2|
    |A_9_0_buf_address0                       |    14|          3|   12|         36|
    |A_9_0_buf_ce0                            |    14|          3|    1|          3|
    |A_9_0_buf_we0                            |     9|          2|    1|          2|
    |A_9_1_buf_24_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_24_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_24_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_25_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_25_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_25_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_26_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_26_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_26_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_27_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_27_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_27_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_28_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_28_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_28_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_29_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_29_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_29_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_30_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_30_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_30_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_31_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_31_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_31_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_32_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_32_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_32_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_33_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_33_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_33_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_34_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_34_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_34_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_35_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_35_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_35_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_36_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_36_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_36_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_37_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_37_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_37_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_38_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_38_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_38_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_39_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_39_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_39_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_40_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_40_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_40_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_41_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_41_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_41_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_42_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_42_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_42_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_43_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_43_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_43_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_44_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_44_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_44_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_45_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_45_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_45_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_46_address0                    |    14|          3|   11|         33|
    |A_9_1_buf_46_ce0                         |    14|          3|    1|          3|
    |A_9_1_buf_46_we0                         |     9|          2|    1|          2|
    |A_9_1_buf_address0                       |    14|          3|   11|         33|
    |A_9_1_buf_ce0                            |    14|          3|    1|          3|
    |A_9_1_buf_we0                            |     9|          2|    1|          2|
    |B_9_0_buf_24_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_24_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_24_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_25_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_25_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_25_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_26_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_26_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_26_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_27_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_27_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_27_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_28_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_28_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_28_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_29_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_29_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_29_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_30_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_30_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_30_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_31_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_31_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_31_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_32_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_32_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_32_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_33_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_33_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_33_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_34_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_34_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_34_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_35_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_35_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_35_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_36_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_36_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_36_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_37_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_37_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_37_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_38_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_38_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_38_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_39_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_39_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_39_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_40_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_40_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_40_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_41_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_41_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_41_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_42_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_42_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_42_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_43_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_43_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_43_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_44_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_44_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_44_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_45_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_45_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_45_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_46_address0                    |    14|          3|   11|         33|
    |B_9_0_buf_46_ce0                         |    14|          3|    1|          3|
    |B_9_0_buf_46_we0                         |     9|          2|    1|          2|
    |B_9_0_buf_address0                       |    14|          3|   11|         33|
    |B_9_0_buf_ce0                            |    14|          3|    1|          3|
    |B_9_0_buf_we0                            |     9|          2|    1|          2|
    |B_9_1_buf_1_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_1_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_1_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_2_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_2_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_2_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_3_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_3_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_3_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_4_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_4_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_4_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_5_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_5_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_5_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_6_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_6_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_6_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_7_address0                     |    14|          3|   12|         36|
    |B_9_1_buf_7_ce0                          |    14|          3|    1|          3|
    |B_9_1_buf_7_we0                          |     9|          2|    1|          2|
    |B_9_1_buf_address0                       |    14|          3|   12|         36|
    |B_9_1_buf_ce0                            |    14|          3|    1|          3|
    |B_9_1_buf_we0                            |     9|          2|    1|          2|
    |C_buf_16_address0                        |    26|          5|   12|         60|
    |C_buf_16_address1                        |    14|          3|   12|         36|
    |C_buf_16_ce0                             |    26|          5|    1|          5|
    |C_buf_16_ce1                             |    14|          3|    1|          3|
    |C_buf_16_d0                              |    20|          4|   32|        128|
    |C_buf_16_we0                             |    20|          4|    1|          4|
    |C_buf_17_address0                        |    26|          5|   12|         60|
    |C_buf_17_address1                        |    14|          3|   12|         36|
    |C_buf_17_ce0                             |    26|          5|    1|          5|
    |C_buf_17_ce1                             |    14|          3|    1|          3|
    |C_buf_17_d0                              |    20|          4|   32|        128|
    |C_buf_17_we0                             |    20|          4|    1|          4|
    |C_buf_18_address0                        |    26|          5|   12|         60|
    |C_buf_18_address1                        |    14|          3|   12|         36|
    |C_buf_18_ce0                             |    26|          5|    1|          5|
    |C_buf_18_ce1                             |    14|          3|    1|          3|
    |C_buf_18_d0                              |    20|          4|   32|        128|
    |C_buf_18_we0                             |    20|          4|    1|          4|
    |C_buf_19_address0                        |    26|          5|   12|         60|
    |C_buf_19_address1                        |    14|          3|   12|         36|
    |C_buf_19_ce0                             |    26|          5|    1|          5|
    |C_buf_19_ce1                             |    14|          3|    1|          3|
    |C_buf_19_d0                              |    20|          4|   32|        128|
    |C_buf_19_we0                             |    20|          4|    1|          4|
    |C_buf_20_address0                        |    26|          5|   12|         60|
    |C_buf_20_address1                        |    14|          3|   12|         36|
    |C_buf_20_ce0                             |    26|          5|    1|          5|
    |C_buf_20_ce1                             |    14|          3|    1|          3|
    |C_buf_20_d0                              |    20|          4|   32|        128|
    |C_buf_20_we0                             |    20|          4|    1|          4|
    |C_buf_21_address0                        |    26|          5|   12|         60|
    |C_buf_21_address1                        |    14|          3|   12|         36|
    |C_buf_21_ce0                             |    26|          5|    1|          5|
    |C_buf_21_ce1                             |    14|          3|    1|          3|
    |C_buf_21_d0                              |    20|          4|   32|        128|
    |C_buf_21_we0                             |    20|          4|    1|          4|
    |C_buf_22_address0                        |    26|          5|   12|         60|
    |C_buf_22_address1                        |    14|          3|   12|         36|
    |C_buf_22_ce0                             |    26|          5|    1|          5|
    |C_buf_22_ce1                             |    14|          3|    1|          3|
    |C_buf_22_d0                              |    20|          4|   32|        128|
    |C_buf_22_we0                             |    20|          4|    1|          4|
    |C_buf_23_address0                        |    26|          5|   12|         60|
    |C_buf_23_address1                        |    14|          3|   12|         36|
    |C_buf_23_ce0                             |    26|          5|    1|          5|
    |C_buf_23_ce1                             |    14|          3|    1|          3|
    |C_buf_23_d0                              |    20|          4|   32|        128|
    |C_buf_23_we0                             |    20|          4|    1|          4|
    |C_buf_24_address0                        |    26|          5|   12|         60|
    |C_buf_24_address1                        |    14|          3|   12|         36|
    |C_buf_24_ce0                             |    26|          5|    1|          5|
    |C_buf_24_ce1                             |    14|          3|    1|          3|
    |C_buf_24_d0                              |    20|          4|   32|        128|
    |C_buf_24_we0                             |    20|          4|    1|          4|
    |C_buf_25_address0                        |    26|          5|   12|         60|
    |C_buf_25_address1                        |    14|          3|   12|         36|
    |C_buf_25_ce0                             |    26|          5|    1|          5|
    |C_buf_25_ce1                             |    14|          3|    1|          3|
    |C_buf_25_d0                              |    20|          4|   32|        128|
    |C_buf_25_we0                             |    20|          4|    1|          4|
    |C_buf_26_address0                        |    26|          5|   12|         60|
    |C_buf_26_address1                        |    14|          3|   12|         36|
    |C_buf_26_ce0                             |    26|          5|    1|          5|
    |C_buf_26_ce1                             |    14|          3|    1|          3|
    |C_buf_26_d0                              |    20|          4|   32|        128|
    |C_buf_26_we0                             |    20|          4|    1|          4|
    |C_buf_27_address0                        |    26|          5|   12|         60|
    |C_buf_27_address1                        |    14|          3|   12|         36|
    |C_buf_27_ce0                             |    26|          5|    1|          5|
    |C_buf_27_ce1                             |    14|          3|    1|          3|
    |C_buf_27_d0                              |    20|          4|   32|        128|
    |C_buf_27_we0                             |    20|          4|    1|          4|
    |C_buf_28_address0                        |    26|          5|   12|         60|
    |C_buf_28_address1                        |    14|          3|   12|         36|
    |C_buf_28_ce0                             |    26|          5|    1|          5|
    |C_buf_28_ce1                             |    14|          3|    1|          3|
    |C_buf_28_d0                              |    20|          4|   32|        128|
    |C_buf_28_we0                             |    20|          4|    1|          4|
    |C_buf_29_address0                        |    26|          5|   12|         60|
    |C_buf_29_address1                        |    14|          3|   12|         36|
    |C_buf_29_ce0                             |    26|          5|    1|          5|
    |C_buf_29_ce1                             |    14|          3|    1|          3|
    |C_buf_29_d0                              |    20|          4|   32|        128|
    |C_buf_29_we0                             |    20|          4|    1|          4|
    |C_buf_30_address0                        |    26|          5|   12|         60|
    |C_buf_30_address1                        |    14|          3|   12|         36|
    |C_buf_30_ce0                             |    26|          5|    1|          5|
    |C_buf_30_ce1                             |    14|          3|    1|          3|
    |C_buf_30_d0                              |    20|          4|   32|        128|
    |C_buf_30_we0                             |    20|          4|    1|          4|
    |C_buf_address0                           |    26|          5|   12|         60|
    |C_buf_address1                           |    14|          3|   12|         36|
    |C_buf_ce0                                |    26|          5|    1|          5|
    |C_buf_ce1                                |    14|          3|    1|          3|
    |C_buf_d0                                 |    20|          4|   32|        128|
    |C_buf_we0                                |    20|          4|    1|          4|
    |ap_NS_fsm                                |  1189|        224|    1|        224|
    |ap_done                                  |     9|          2|    1|          2|
    |grp_fu_1104_ce                           |    14|          3|    1|          3|
    |grp_fu_1104_p0                           |    14|          3|   32|         96|
    |grp_fu_1104_p1                           |    14|          3|   32|         96|
    |grp_fu_1108_ce                           |    14|          3|    1|          3|
    |grp_fu_1108_p0                           |    14|          3|   32|         96|
    |grp_fu_1108_p1                           |    14|          3|   32|         96|
    |grp_fu_1112_ce                           |    14|          3|    1|          3|
    |grp_fu_1112_p0                           |    14|          3|   32|         96|
    |grp_fu_1112_p1                           |    14|          3|   32|         96|
    |grp_fu_1116_ce                           |    14|          3|    1|          3|
    |grp_fu_1116_p0                           |    14|          3|   32|         96|
    |grp_fu_1116_p1                           |    14|          3|   32|         96|
    |grp_fu_1120_ce                           |    14|          3|    1|          3|
    |grp_fu_1120_p0                           |    14|          3|   32|         96|
    |grp_fu_1120_p1                           |    14|          3|   32|         96|
    |grp_fu_1124_ce                           |    14|          3|    1|          3|
    |grp_fu_1124_p0                           |    14|          3|   32|         96|
    |grp_fu_1124_p1                           |    14|          3|   32|         96|
    |grp_fu_1128_ce                           |    14|          3|    1|          3|
    |grp_fu_1128_p0                           |    14|          3|   32|         96|
    |grp_fu_1128_p1                           |    14|          3|   32|         96|
    |grp_fu_1132_ce                           |    14|          3|    1|          3|
    |grp_fu_1132_p0                           |    14|          3|   32|         96|
    |grp_fu_1132_p1                           |    14|          3|   32|         96|
    |i_4_fu_148                               |     9|          2|    2|          4|
    |i_sub_reg_525                            |     9|          2|    7|         14|
    |merlin_gmem_kernel_syr2k_256_0_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syr2k_256_0_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syr2k_256_0_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syr2k_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_256_1_ARADDR    |    26|          5|   64|        320|
    |merlin_gmem_kernel_syr2k_256_1_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_syr2k_256_1_ARVALID   |    20|          4|    1|          4|
    |merlin_gmem_kernel_syr2k_256_1_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_256_1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syr2k_512_C_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syr2k_512_C_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_syr2k_512_C_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_syr2k_512_C_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_syr2k_512_C_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_syr2k_512_C_blk_n_B   |     9|          2|    1|          2|
    |phi_mul_reg_536                          |     9|          2|   12|         24|
    +-----------------------------------------+------+-----------+-----+-----------+
    |Total                                    |  6170|       1267| 2733|       9593|
    +-----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |                               Name                              |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln120_reg_1064                                               |    2|   0|    2|          0|
    |add_ln137_1_reg_1079                                             |   12|   0|   12|          0|
    |add_ln137_reg_1087                                               |    7|   0|    7|          0|
    |ap_CS_fsm                                                        |  223|   0|  223|          0|
    |ap_done_reg                                                      |    1|   0|    1|          0|
    |ap_rst_n_inv                                                     |    1|   0|    1|          0|
    |ap_rst_reg_1                                                     |    1|   0|    1|          0|
    |ap_rst_reg_2                                                     |    1|   0|    1|          0|
    |empty_38_reg_1074                                                |    6|   0|    9|          3|
    |empty_39_reg_1098                                                |    9|   0|    9|          0|
    |grp_kernel_syr2k_Pipeline_L21_fu_571_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L22_fu_602_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L23_fu_633_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L24_fu_648_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L2_fu_548_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_L3_fu_775_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_merlinL2_merlinL1_fu_686_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_syr2k_Pipeline_merlinL4_fu_663_ap_start_reg           |    1|   0|    1|          0|
    |i_4_fu_148                                                       |    2|   0|    2|          0|
    |i_sub_reg_525                                                    |    7|   0|    7|          0|
    |merlin_gmem_kernel_syr2k_256_0_addr_reg_1038                     |   64|   0|   64|          0|
    |merlin_gmem_kernel_syr2k_256_1_addr_reg_1043                     |   64|   0|   64|          0|
    |merlin_gmem_kernel_syr2k_512_C_addr_reg_1033                     |   64|   0|   64|          0|
    |phi_mul_reg_536                                                  |   12|   0|   12|          0|
    |sext_ln124_reg_1069                                              |    8|   0|   11|          3|
    |sub_ln164_1_reg_1092                                             |   12|   0|   12|          0|
    |trunc_ln1705_1_reg_1019                                          |   58|   0|   58|          0|
    |trunc_ln1705_2_reg_1026                                          |   58|   0|   58|          0|
    |trunc_ln_reg_1012                                                |   58|   0|   58|          0|
    +-----------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                            |  678|   0|  684|          6|
    +-----------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|    Protocol   |          Source Object         |    C Type    |
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+
|s_axi_control_AWVALID                          |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_AWREADY                          |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_AWADDR                           |   in|    7|          s_axi|                         control|        scalar|
|s_axi_control_WVALID                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_WREADY                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_WDATA                            |   in|   32|          s_axi|                         control|        scalar|
|s_axi_control_WSTRB                            |   in|    4|          s_axi|                         control|        scalar|
|s_axi_control_ARVALID                          |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_ARREADY                          |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_ARADDR                           |   in|    7|          s_axi|                         control|        scalar|
|s_axi_control_RVALID                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_RREADY                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_RDATA                            |  out|   32|          s_axi|                         control|        scalar|
|s_axi_control_RRESP                            |  out|    2|          s_axi|                         control|        scalar|
|s_axi_control_BVALID                           |  out|    1|          s_axi|                         control|        scalar|
|s_axi_control_BREADY                           |   in|    1|          s_axi|                         control|        scalar|
|s_axi_control_BRESP                            |  out|    2|          s_axi|                         control|        scalar|
|ap_clk                                         |   in|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|ap_rst_n                                       |   in|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|interrupt                                      |  out|    1|  ap_ctrl_chain|                    kernel_syr2k|  return value|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_512_C_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_512_C|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_0|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
|m_axi_merlin_gmem_kernel_syr2k_256_1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_syr2k_256_1|       pointer|
+-----------------------------------------------+-----+-----+---------------+--------------------------------+--------------+

