#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul  4 22:45:57 2018
# Process ID: 22352
# Current directory: C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/top_level.vds
# Journal file: C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 390.625 ; gain = 100.754
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port s is neither a static name nor a globally static expression [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:294]
WARNING: [Synth 8-1565] actual for formal port s is neither a static name nor a globally static expression [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:307]
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:53]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelerometerCtl.vhd:34' bound to instance 'accel' of component 'AccelerometerCtl' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:164]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelerometerCtl.vhd:60]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelerometerCtl.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/SPI_If.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (1#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (2#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelArithmetics.vhd:37' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelerometerCtl.vhd:180]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelArithmetics.vhd:61]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (3#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelArithmetics.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (4#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/AccelerometerCtl.vhd:60]
INFO: [Synth 8-3491] module 'VGA_Sync' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/VGA_Sync.vhd:34' bound to instance 'sync' of component 'VGA_Sync' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:181]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/VGA_Sync.vhd:46]
INFO: [Synth 8-3491] module 'clk25M_wrapper' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/imports/hdl/clk25M_wrapper.vhd:14' bound to instance 'clk_div' of component 'clk25M_wrapper' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/VGA_Sync.vhd:74]
INFO: [Synth 8-638] synthesizing module 'clk25M_wrapper' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/imports/hdl/clk25M_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'clk25M' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/synth/clk25M.vhd:14' bound to instance 'clk25M_i' of component 'clk25M' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/imports/hdl/clk25M_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'clk25M' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/synth/clk25M.vhd:25]
INFO: [Synth 8-3491] module 'clk25M_clk_wiz_0_0' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/.Xil/Vivado-22352-AC/realtime/clk25M_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'clk25M_clk_wiz_0_0' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/synth/clk25M.vhd:43]
INFO: [Synth 8-638] synthesizing module 'clk25M_clk_wiz_0_0' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/.Xil/Vivado-22352-AC/realtime/clk25M_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'clk25M' (5#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/synth/clk25M.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clk25M_wrapper' (6#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/imports/hdl/clk25M_wrapper.vhd:21]
WARNING: [Synth 8-614] signal 'hend' is read in the process but is not in the sensitivity list [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/VGA_Sync.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync' (7#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/VGA_Sync.vhd:46]
INFO: [Synth 8-3491] module 'BRAMRW_wrapper' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/hdl/BRAMRW_wrapper.vhd:14' bound to instance 'BRAMRW' of component 'BRAMRW_wrapper' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:192]
INFO: [Synth 8-638] synthesizing module 'BRAMRW_wrapper' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/hdl/BRAMRW_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'BRAMRW' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/synth/BRAMRW.vhd:14' bound to instance 'BRAMRW_i' of component 'BRAMRW' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/hdl/BRAMRW_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'BRAMRW' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/synth/BRAMRW.vhd:33]
INFO: [Synth 8-3491] module 'BRAMRW_blk_mem_gen_0_0' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/.Xil/Vivado-22352-AC/realtime/BRAMRW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'BRAMRW_blk_mem_gen_0_0' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/synth/BRAMRW.vhd:83]
INFO: [Synth 8-638] synthesizing module 'BRAMRW_blk_mem_gen_0_0' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/.Xil/Vivado-22352-AC/realtime/BRAMRW_blk_mem_gen_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BRAMRW' (8#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/synth/BRAMRW.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'BRAMRW_wrapper' (9#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/hdl/BRAMRW_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'logo_rom' declared at 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/.Xil/Vivado-22352-AC/realtime/logo_rom_stub.vhdl:5' bound to instance 'Logo' of component 'logo_rom' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:204]
INFO: [Synth 8-638] synthesizing module 'logo_rom' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/.Xil/Vivado-22352-AC/realtime/logo_rom_stub.vhdl:14]
WARNING: [Synth 8-614] signal 'xspeed' is read in the process but is not in the sensitivity list [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:292]
WARNING: [Synth 8-614] signal 'yspeed' is read in the process but is not in the sensitivity list [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'top_level' (10#1) [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:53]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[11]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[10]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[9]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[8]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[7]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[6]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[5]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[4]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[3]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[2]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[1]
WARNING: [Synth 8-3331] design AccelArithmetics has unconnected port ACCEL_Z_IN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 444.500 ; gain = 154.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 444.500 ; gain = 154.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 444.500 ; gain = 154.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/ip/BRAMRW_blk_mem_gen_0_0/BRAMRW_blk_mem_gen_0_0/BRAMRW_blk_mem_gen_0_0_in_context.xdc] for cell 'BRAMRW/BRAMRW_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/BRAMRW/ip/BRAMRW_blk_mem_gen_0_0/BRAMRW_blk_mem_gen_0_0/BRAMRW_blk_mem_gen_0_0_in_context.xdc] for cell 'BRAMRW/BRAMRW_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/ip/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0_in_context.xdc] for cell 'sync/clk_div/clk25M_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/ip/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0_in_context.xdc] for cell 'sync/clk_div/clk25M_i/clk_wiz_0'
Parsing XDC File [c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/ip/logo_rom/logo_rom/logo_rom_in_context.xdc] for cell 'Logo'
Finished Parsing XDC File [c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/ip/logo_rom/logo_rom/logo_rom_in_context.xdc] for cell 'Logo'
Parsing XDC File [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/constrs_1/imports/BRAMtoVGA/Nexys-4-Master.xdc]
Finished Parsing XDC File [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/constrs_1/imports/BRAMtoVGA/Nexys-4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/constrs_1/imports/BRAMtoVGA/Nexys-4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 804.758 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Logo' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BRAMRW/BRAMRW_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 804.758 ; gain = 514.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 804.758 ; gain = 514.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/ip/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/bd/clk25M/ip/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0/clk25M_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for BRAMRW/BRAMRW_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for BRAMRW/BRAMRW_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync/clk_div/clk25M_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sync/clk_div/clk25M_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Logo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 804.758 ; gain = 514.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "showing_logo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inner_logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inner_logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "showing_logo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inner_logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inner_logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "xdir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ydir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'yspeed_reg' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:276]
WARNING: [Synth 8-327] inferring latch for variable 'xspeed_reg' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:265]
WARNING: [Synth 8-327] inferring latch for variable 'addr_reg' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:194]
WARNING: [Synth 8-327] inferring latch for variable 'addrf_reg' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/top_level.vhd:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:54 . Memory (MB): peak = 804.758 ; gain = 514.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module AccelArithmetics 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
Module AccelerometerCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module VGA_Sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' into 'ADXL_Control/Cmd_Reg_Data_Addr_reg[1:0]' [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element ADXL_Control/ACCEL_Z_reg was removed.  [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:807]
WARNING: [Synth 8-6014] Unused sequential element ADXL_Control/ACCEL_TMP_reg was removed.  [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:808]
WARNING: [Synth 8-6014] Unused sequential element ADXL_Control/Cmd_Reg_Data_Addr_reg was removed.  [C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.srcs/sources_1/new/ADXL362Ctrl.vhd:451]
INFO: [Synth 8-5546] ROM "ADXL_Control/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_Control/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RESET_INT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inner_logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inner_logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "logo_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "showing_logo" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP addr0, operation Mode is: C+A*(B:0x280).
DSP Report: operator addr0 is absorbed into DSP addr0.
DSP Report: operator addr1 is absorbed into DSP addr0.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_SUM_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_SUM_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_CLIP_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_Y_SUM_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_Y_SUM_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_Y_CLIP_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[16]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (yspeed_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[31]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[30]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[29]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[28]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[27]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[26]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[25]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[24]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[23]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[22]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[21]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[20]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[19]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[18]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[16]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (xspeed_reg[3]) is unused and will be removed from module top_level.
INFO: [Synth 8-3886] merging instance 'accel/ADXL_Control/Cmd_Reg_reg[0][0]' (FDRE) to 'accel/ADXL_Control/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'accel/ADXL_Control/Cmd_Reg_reg[0][3]' (FDRE) to 'accel/ADXL_Control/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accel/ADXL_Control/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accel/ADXL_Control/Cmd_Reg_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (accel/ADXL_Control/Cmd_Reg_reg[0][5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/ADXL_Control/Cmd_Reg_reg[1][7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/ADXL_Control/Cmd_Reg_reg[2][7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/ADXL_Control/D_Send_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 804.758 ; gain = 514.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | C+A*(B:0x280) | 19     | 11     | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sync/clk_div/clk25M_i/clk_wiz_0/clk_out1' to pin 'sync/clk_div/clk25M_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:33 . Memory (MB): peak = 836.055 ; gain = 546.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 890.355 ; gain = 600.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:49 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:51 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:52 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:52 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | accel/ADXL_Control/Data_Reg_reg[4][7] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | accel/ADXL_Control/Data_Reg_reg[4][6] | 5      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |logo_rom               |         1|
|2     |BRAMRW_blk_mem_gen_0_0 |         1|
|3     |clk25M_clk_wiz_0_0     |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |BRAMRW_blk_mem_gen_0_0_bbox_1 |     1|
|2     |clk25M_clk_wiz_0_0_bbox_0     |     1|
|3     |logo_rom_bbox_2               |     1|
|4     |BUFG                          |     3|
|5     |CARRY4                        |   145|
|6     |DSP48E1_1                     |     1|
|7     |LUT1                          |    56|
|8     |LUT2                          |   391|
|9     |LUT3                          |   105|
|10    |LUT4                          |   179|
|11    |LUT5                          |   114|
|12    |LUT6                          |    64|
|13    |MUXF7                         |     2|
|14    |SRL16E                        |     8|
|15    |FDRE                          |   461|
|16    |FDSE                          |    17|
|17    |LD                            |    44|
|18    |IBUF                          |    18|
|19    |OBUF                          |    17|
+------+------------------------------+------+

Report Instance Areas: 
+------+----------------------+-----------------+------+
|      |Instance              |Module           |Cells |
+------+----------------------+-----------------+------+
|1     |top                   |                 |  1651|
|2     |  BRAMRW              |BRAMRW_wrapper   |    24|
|3     |    BRAMRW_i          |BRAMRW           |    24|
|4     |  accel               |AccelerometerCtl |   708|
|5     |    ADXL_Control      |ADXL362Ctrl      |   449|
|6     |      SPI_Interface   |SPI_If           |    78|
|7     |    Accel_Calculation |AccelArithmetics |   234|
|8     |  sync                |VGA_Sync         |   517|
|9     |    clk_div           |clk25M_wrapper   |     1|
|10    |      clk25M_i        |clk25M           |     1|
+------+----------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:52 . Memory (MB): peak = 891.367 ; gain = 601.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:37 . Memory (MB): peak = 891.367 ; gain = 241.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:54 . Memory (MB): peak = 891.367 ; gain = 601.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  LD => LDCE: 44 instances

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:11 . Memory (MB): peak = 891.367 ; gain = 612.969
INFO: [Common 17-1381] The checkpoint 'C:/Users/Alessio/Documents/PoliTo/II Anno/2_CA/Project/Computer_Art_chitecture/Computer_Art_chitecture.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 891.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  4 22:48:36 2018...
