// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bitstream_dout,
        bitstream_empty_n,
        bitstream_read,
        addSize,
        counter,
        buffer_15_address0,
        buffer_15_ce0,
        buffer_15_we0,
        buffer_15_d0,
        buffer_15_address1,
        buffer_15_ce1,
        buffer_15_we1,
        buffer_15_d1,
        buffer_14_address0,
        buffer_14_ce0,
        buffer_14_we0,
        buffer_14_d0,
        buffer_14_address1,
        buffer_14_ce1,
        buffer_14_we1,
        buffer_14_d1,
        buffer_13_address0,
        buffer_13_ce0,
        buffer_13_we0,
        buffer_13_d0,
        buffer_13_address1,
        buffer_13_ce1,
        buffer_13_we1,
        buffer_13_d1,
        buffer_12_address0,
        buffer_12_ce0,
        buffer_12_we0,
        buffer_12_d0,
        buffer_12_address1,
        buffer_12_ce1,
        buffer_12_we1,
        buffer_12_d1,
        buffer_11_address0,
        buffer_11_ce0,
        buffer_11_we0,
        buffer_11_d0,
        buffer_11_address1,
        buffer_11_ce1,
        buffer_11_we1,
        buffer_11_d1,
        buffer_10_address0,
        buffer_10_ce0,
        buffer_10_we0,
        buffer_10_d0,
        buffer_10_address1,
        buffer_10_ce1,
        buffer_10_we1,
        buffer_10_d1,
        buffer_9_address0,
        buffer_9_ce0,
        buffer_9_we0,
        buffer_9_d0,
        buffer_9_address1,
        buffer_9_ce1,
        buffer_9_we1,
        buffer_9_d1,
        buffer_8_address0,
        buffer_8_ce0,
        buffer_8_we0,
        buffer_8_d0,
        buffer_8_address1,
        buffer_8_ce1,
        buffer_8_we1,
        buffer_8_d1,
        buffer_7_address0,
        buffer_7_ce0,
        buffer_7_we0,
        buffer_7_d0,
        buffer_7_address1,
        buffer_7_ce1,
        buffer_7_we1,
        buffer_7_d1,
        buffer_6_address0,
        buffer_6_ce0,
        buffer_6_we0,
        buffer_6_d0,
        buffer_6_address1,
        buffer_6_ce1,
        buffer_6_we1,
        buffer_6_d1,
        buffer_5_address0,
        buffer_5_ce0,
        buffer_5_we0,
        buffer_5_d0,
        buffer_5_address1,
        buffer_5_ce1,
        buffer_5_we1,
        buffer_5_d1,
        buffer_4_address0,
        buffer_4_ce0,
        buffer_4_we0,
        buffer_4_d0,
        buffer_4_address1,
        buffer_4_ce1,
        buffer_4_we1,
        buffer_4_d1,
        buffer_3_address0,
        buffer_3_ce0,
        buffer_3_we0,
        buffer_3_d0,
        buffer_3_address1,
        buffer_3_ce1,
        buffer_3_we1,
        buffer_3_d1,
        buffer_2_address0,
        buffer_2_ce0,
        buffer_2_we0,
        buffer_2_d0,
        buffer_2_address1,
        buffer_2_ce1,
        buffer_2_we1,
        buffer_2_d1,
        buffer_1_address0,
        buffer_1_ce0,
        buffer_1_we0,
        buffer_1_d0,
        buffer_1_address1,
        buffer_1_ce1,
        buffer_1_we1,
        buffer_1_d1,
        buffer_r_address0,
        buffer_r_ce0,
        buffer_r_we0,
        buffer_r_d0,
        buffer_r_address1,
        buffer_r_ce1,
        buffer_r_we1,
        buffer_r_d1,
        size,
        addSize_1_out,
        addSize_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [0:0] bitstream_dout;
input   bitstream_empty_n;
output   bitstream_read;
input  [0:0] addSize;
input  [63:0] counter;
output  [4:0] buffer_15_address0;
output   buffer_15_ce0;
output   buffer_15_we0;
output  [0:0] buffer_15_d0;
output  [4:0] buffer_15_address1;
output   buffer_15_ce1;
output   buffer_15_we1;
output  [0:0] buffer_15_d1;
output  [4:0] buffer_14_address0;
output   buffer_14_ce0;
output   buffer_14_we0;
output  [0:0] buffer_14_d0;
output  [4:0] buffer_14_address1;
output   buffer_14_ce1;
output   buffer_14_we1;
output  [0:0] buffer_14_d1;
output  [4:0] buffer_13_address0;
output   buffer_13_ce0;
output   buffer_13_we0;
output  [0:0] buffer_13_d0;
output  [4:0] buffer_13_address1;
output   buffer_13_ce1;
output   buffer_13_we1;
output  [0:0] buffer_13_d1;
output  [4:0] buffer_12_address0;
output   buffer_12_ce0;
output   buffer_12_we0;
output  [0:0] buffer_12_d0;
output  [4:0] buffer_12_address1;
output   buffer_12_ce1;
output   buffer_12_we1;
output  [0:0] buffer_12_d1;
output  [4:0] buffer_11_address0;
output   buffer_11_ce0;
output   buffer_11_we0;
output  [0:0] buffer_11_d0;
output  [4:0] buffer_11_address1;
output   buffer_11_ce1;
output   buffer_11_we1;
output  [0:0] buffer_11_d1;
output  [4:0] buffer_10_address0;
output   buffer_10_ce0;
output   buffer_10_we0;
output  [0:0] buffer_10_d0;
output  [4:0] buffer_10_address1;
output   buffer_10_ce1;
output   buffer_10_we1;
output  [0:0] buffer_10_d1;
output  [4:0] buffer_9_address0;
output   buffer_9_ce0;
output   buffer_9_we0;
output  [0:0] buffer_9_d0;
output  [4:0] buffer_9_address1;
output   buffer_9_ce1;
output   buffer_9_we1;
output  [0:0] buffer_9_d1;
output  [4:0] buffer_8_address0;
output   buffer_8_ce0;
output   buffer_8_we0;
output  [0:0] buffer_8_d0;
output  [4:0] buffer_8_address1;
output   buffer_8_ce1;
output   buffer_8_we1;
output  [0:0] buffer_8_d1;
output  [4:0] buffer_7_address0;
output   buffer_7_ce0;
output   buffer_7_we0;
output  [0:0] buffer_7_d0;
output  [4:0] buffer_7_address1;
output   buffer_7_ce1;
output   buffer_7_we1;
output  [0:0] buffer_7_d1;
output  [4:0] buffer_6_address0;
output   buffer_6_ce0;
output   buffer_6_we0;
output  [0:0] buffer_6_d0;
output  [4:0] buffer_6_address1;
output   buffer_6_ce1;
output   buffer_6_we1;
output  [0:0] buffer_6_d1;
output  [4:0] buffer_5_address0;
output   buffer_5_ce0;
output   buffer_5_we0;
output  [0:0] buffer_5_d0;
output  [4:0] buffer_5_address1;
output   buffer_5_ce1;
output   buffer_5_we1;
output  [0:0] buffer_5_d1;
output  [4:0] buffer_4_address0;
output   buffer_4_ce0;
output   buffer_4_we0;
output  [0:0] buffer_4_d0;
output  [4:0] buffer_4_address1;
output   buffer_4_ce1;
output   buffer_4_we1;
output  [0:0] buffer_4_d1;
output  [4:0] buffer_3_address0;
output   buffer_3_ce0;
output   buffer_3_we0;
output  [0:0] buffer_3_d0;
output  [4:0] buffer_3_address1;
output   buffer_3_ce1;
output   buffer_3_we1;
output  [0:0] buffer_3_d1;
output  [4:0] buffer_2_address0;
output   buffer_2_ce0;
output   buffer_2_we0;
output  [0:0] buffer_2_d0;
output  [4:0] buffer_2_address1;
output   buffer_2_ce1;
output   buffer_2_we1;
output  [0:0] buffer_2_d1;
output  [4:0] buffer_1_address0;
output   buffer_1_ce0;
output   buffer_1_we0;
output  [0:0] buffer_1_d0;
output  [4:0] buffer_1_address1;
output   buffer_1_ce1;
output   buffer_1_we1;
output  [0:0] buffer_1_d1;
output  [4:0] buffer_r_address0;
output   buffer_r_ce0;
output   buffer_r_we0;
output  [0:0] buffer_r_d0;
output  [4:0] buffer_r_address1;
output   buffer_r_ce1;
output   buffer_r_we1;
output  [0:0] buffer_r_d1;
input  [63:0] size;
output  [0:0] addSize_1_out;
output   addSize_1_out_ap_vld;

reg ap_idle;
reg bitstream_read;
reg addSize_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln13_reg_655;
reg    ap_block_state3_pp0_stage0_iter2_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln12_fu_539_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    bitstream_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln12_fu_551_p1;
reg   [3:0] trunc_ln12_reg_651;
wire   [0:0] icmp_ln13_fu_586_p2;
reg   [4:0] buffer_addr_reg_659;
reg   [4:0] buffer_1_addr_reg_664;
reg   [4:0] buffer_2_addr_reg_669;
reg   [4:0] buffer_3_addr_reg_674;
reg   [4:0] buffer_4_addr_reg_679;
reg   [4:0] buffer_5_addr_reg_684;
reg   [4:0] buffer_6_addr_reg_689;
reg   [4:0] buffer_7_addr_reg_694;
reg   [4:0] buffer_8_addr_reg_699;
reg   [4:0] buffer_9_addr_reg_704;
reg   [4:0] buffer_10_addr_reg_709;
reg   [4:0] buffer_11_addr_reg_714;
reg   [4:0] buffer_12_addr_reg_719;
reg   [4:0] buffer_13_addr_reg_724;
reg   [4:0] buffer_14_addr_reg_729;
reg   [4:0] buffer_15_addr_reg_734;
wire   [0:0] icmp_ln15_fu_591_p2;
reg   [0:0] icmp_ln15_reg_739;
wire   [63:0] zext_ln4_fu_566_p1;
wire    ap_block_pp0_stage0;
reg   [63:0] counter_1_fu_122;
wire   [63:0] counter_4_fu_596_p2;
wire    ap_loop_init;
reg   [8:0] j_fu_126;
wire   [8:0] add_ln12_fu_545_p2;
reg   [0:0] addSize_1_fu_130;
wire    ap_block_pp0_stage0_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
wire    ap_block_pp0_stage0_01001_grp0;
reg    buffer_14_we1_local;
reg   [0:0] buffer_14_d1_local;
reg    buffer_14_ce1_local;
reg    buffer_14_we0_local;
reg    buffer_14_ce0_local;
reg    buffer_13_we1_local;
reg   [0:0] buffer_13_d1_local;
reg    buffer_13_ce1_local;
reg    buffer_13_we0_local;
reg    buffer_13_ce0_local;
reg    buffer_12_we1_local;
reg   [0:0] buffer_12_d1_local;
reg    buffer_12_ce1_local;
reg    buffer_12_we0_local;
reg    buffer_12_ce0_local;
reg    buffer_11_we1_local;
reg   [0:0] buffer_11_d1_local;
reg    buffer_11_ce1_local;
reg    buffer_11_we0_local;
reg    buffer_11_ce0_local;
reg    buffer_10_we1_local;
reg   [0:0] buffer_10_d1_local;
reg    buffer_10_ce1_local;
reg    buffer_10_we0_local;
reg    buffer_10_ce0_local;
reg    buffer_9_we1_local;
reg   [0:0] buffer_9_d1_local;
reg    buffer_9_ce1_local;
reg    buffer_9_we0_local;
reg    buffer_9_ce0_local;
reg    buffer_8_we1_local;
reg   [0:0] buffer_8_d1_local;
reg    buffer_8_ce1_local;
reg    buffer_8_we0_local;
reg    buffer_8_ce0_local;
reg    buffer_7_we1_local;
reg   [0:0] buffer_7_d1_local;
reg    buffer_7_ce1_local;
reg    buffer_7_we0_local;
reg    buffer_7_ce0_local;
reg    buffer_6_we1_local;
reg   [0:0] buffer_6_d1_local;
reg    buffer_6_ce1_local;
reg    buffer_6_we0_local;
reg    buffer_6_ce0_local;
reg    buffer_5_we1_local;
reg   [0:0] buffer_5_d1_local;
reg    buffer_5_ce1_local;
reg    buffer_5_we0_local;
reg    buffer_5_ce0_local;
reg    buffer_4_we1_local;
reg   [0:0] buffer_4_d1_local;
reg    buffer_4_ce1_local;
reg    buffer_4_we0_local;
reg    buffer_4_ce0_local;
reg    buffer_3_we1_local;
reg   [0:0] buffer_3_d1_local;
reg    buffer_3_ce1_local;
reg    buffer_3_we0_local;
reg    buffer_3_ce0_local;
reg    buffer_2_we1_local;
reg   [0:0] buffer_2_d1_local;
reg    buffer_2_ce1_local;
reg    buffer_2_we0_local;
reg    buffer_2_ce0_local;
reg    buffer_1_we1_local;
reg   [0:0] buffer_1_d1_local;
reg    buffer_1_ce1_local;
reg    buffer_1_we0_local;
reg    buffer_1_ce0_local;
reg    buffer_r_we1_local;
reg   [0:0] buffer_r_d1_local;
reg    buffer_r_ce1_local;
reg    buffer_r_we0_local;
reg    buffer_r_ce0_local;
reg    buffer_15_we1_local;
reg   [0:0] buffer_15_d1_local;
reg    buffer_15_ce1_local;
reg    buffer_15_we0_local;
reg    buffer_15_ce0_local;
wire   [4:0] lshr_ln4_fu_556_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_906;
reg    ap_condition_910;
reg    ap_condition_913;
reg    ap_condition_916;
reg    ap_condition_919;
reg    ap_condition_922;
reg    ap_condition_925;
reg    ap_condition_928;
reg    ap_condition_931;
reg    ap_condition_934;
reg    ap_condition_937;
reg    ap_condition_940;
reg    ap_condition_943;
reg    ap_condition_946;
reg    ap_condition_949;
reg    ap_condition_952;
reg    ap_condition_955;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 counter_1_fu_122 = 64'd0;
#0 j_fu_126 = 9'd0;
#0 addSize_1_fu_130 = 1'd0;
#0 ap_done_reg = 1'b0;
end

sha224Accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            addSize_1_fu_130 <= addSize;
        end else if ((1'b1 == ap_condition_906)) begin
            addSize_1_fu_130 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            counter_1_fu_122 <= counter;
        end else if (((icmp_ln12_fu_539_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            counter_1_fu_122 <= counter_4_fu_596_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_126 <= 9'd0;
        end else if (((icmp_ln12_fu_539_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_126 <= add_ln12_fu_545_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buffer_10_addr_reg_709 <= zext_ln4_fu_566_p1;
        buffer_11_addr_reg_714 <= zext_ln4_fu_566_p1;
        buffer_12_addr_reg_719 <= zext_ln4_fu_566_p1;
        buffer_13_addr_reg_724 <= zext_ln4_fu_566_p1;
        buffer_14_addr_reg_729 <= zext_ln4_fu_566_p1;
        buffer_15_addr_reg_734 <= zext_ln4_fu_566_p1;
        buffer_1_addr_reg_664 <= zext_ln4_fu_566_p1;
        buffer_2_addr_reg_669 <= zext_ln4_fu_566_p1;
        buffer_3_addr_reg_674 <= zext_ln4_fu_566_p1;
        buffer_4_addr_reg_679 <= zext_ln4_fu_566_p1;
        buffer_5_addr_reg_684 <= zext_ln4_fu_566_p1;
        buffer_6_addr_reg_689 <= zext_ln4_fu_566_p1;
        buffer_7_addr_reg_694 <= zext_ln4_fu_566_p1;
        buffer_8_addr_reg_699 <= zext_ln4_fu_566_p1;
        buffer_9_addr_reg_704 <= zext_ln4_fu_566_p1;
        buffer_addr_reg_659 <= zext_ln4_fu_566_p1;
        icmp_ln13_reg_655 <= icmp_ln13_fu_586_p2;
        icmp_ln15_reg_739 <= icmp_ln15_fu_591_p2;
        trunc_ln12_reg_651 <= trunc_ln12_fu_551_p1;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln12_fu_539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addSize_1_out_ap_vld = 1'b1;
    end else begin
        addSize_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln12_fu_539_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (icmp_ln13_reg_655 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bitstream_blk_n = bitstream_empty_n;
    end else begin
        bitstream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bitstream_read = 1'b1;
    end else begin
        bitstream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_10_ce0_local = 1'b1;
    end else begin
        buffer_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_10_ce1_local = 1'b1;
    end else begin
        buffer_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_10_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_10_d1_local = 1'd0;
        end else begin
            buffer_10_d1_local = 'bx;
        end
    end else begin
        buffer_10_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_10_we0_local = 1'b1;
    end else begin
        buffer_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_10_we1_local = 1'b1;
    end else begin
        buffer_10_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_11_ce0_local = 1'b1;
    end else begin
        buffer_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_11_ce1_local = 1'b1;
    end else begin
        buffer_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_913)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_11_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_11_d1_local = 1'd0;
        end else begin
            buffer_11_d1_local = 'bx;
        end
    end else begin
        buffer_11_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd11) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_11_we0_local = 1'b1;
    end else begin
        buffer_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_11_we1_local = 1'b1;
    end else begin
        buffer_11_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_12_ce0_local = 1'b1;
    end else begin
        buffer_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_12_ce1_local = 1'b1;
    end else begin
        buffer_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_916)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_12_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_12_d1_local = 1'd0;
        end else begin
            buffer_12_d1_local = 'bx;
        end
    end else begin
        buffer_12_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd12) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_12_we0_local = 1'b1;
    end else begin
        buffer_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_12_we1_local = 1'b1;
    end else begin
        buffer_12_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_13_ce0_local = 1'b1;
    end else begin
        buffer_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_13_ce1_local = 1'b1;
    end else begin
        buffer_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_919)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_13_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_13_d1_local = 1'd0;
        end else begin
            buffer_13_d1_local = 'bx;
        end
    end else begin
        buffer_13_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd13) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_13_we0_local = 1'b1;
    end else begin
        buffer_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_13_we1_local = 1'b1;
    end else begin
        buffer_13_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_14_ce0_local = 1'b1;
    end else begin
        buffer_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_14_ce1_local = 1'b1;
    end else begin
        buffer_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_922)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_14_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_14_d1_local = 1'd0;
        end else begin
            buffer_14_d1_local = 'bx;
        end
    end else begin
        buffer_14_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd14) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_14_we0_local = 1'b1;
    end else begin
        buffer_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_14_we1_local = 1'b1;
    end else begin
        buffer_14_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_15_ce0_local = 1'b1;
    end else begin
        buffer_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_15_ce1_local = 1'b1;
    end else begin
        buffer_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_925)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_15_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_15_d1_local = 1'd0;
        end else begin
            buffer_15_d1_local = 'bx;
        end
    end else begin
        buffer_15_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd15) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_15_we0_local = 1'b1;
    end else begin
        buffer_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_15_we1_local = 1'b1;
    end else begin
        buffer_15_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_1_ce0_local = 1'b1;
    end else begin
        buffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_1_ce1_local = 1'b1;
    end else begin
        buffer_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_928)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_1_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_1_d1_local = 1'd0;
        end else begin
            buffer_1_d1_local = 'bx;
        end
    end else begin
        buffer_1_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_1_we0_local = 1'b1;
    end else begin
        buffer_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_1_we1_local = 1'b1;
    end else begin
        buffer_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_2_ce0_local = 1'b1;
    end else begin
        buffer_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_2_ce1_local = 1'b1;
    end else begin
        buffer_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_931)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_2_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_2_d1_local = 1'd0;
        end else begin
            buffer_2_d1_local = 'bx;
        end
    end else begin
        buffer_2_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_2_we0_local = 1'b1;
    end else begin
        buffer_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_2_we1_local = 1'b1;
    end else begin
        buffer_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_3_ce0_local = 1'b1;
    end else begin
        buffer_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_3_ce1_local = 1'b1;
    end else begin
        buffer_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_934)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_3_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_3_d1_local = 1'd0;
        end else begin
            buffer_3_d1_local = 'bx;
        end
    end else begin
        buffer_3_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_3_we0_local = 1'b1;
    end else begin
        buffer_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_3_we1_local = 1'b1;
    end else begin
        buffer_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_4_ce0_local = 1'b1;
    end else begin
        buffer_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_4_ce1_local = 1'b1;
    end else begin
        buffer_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_937)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_4_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_4_d1_local = 1'd0;
        end else begin
            buffer_4_d1_local = 'bx;
        end
    end else begin
        buffer_4_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_4_we0_local = 1'b1;
    end else begin
        buffer_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_4_we1_local = 1'b1;
    end else begin
        buffer_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_5_ce0_local = 1'b1;
    end else begin
        buffer_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_5_ce1_local = 1'b1;
    end else begin
        buffer_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_940)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_5_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_5_d1_local = 1'd0;
        end else begin
            buffer_5_d1_local = 'bx;
        end
    end else begin
        buffer_5_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_5_we0_local = 1'b1;
    end else begin
        buffer_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_5_we1_local = 1'b1;
    end else begin
        buffer_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_6_ce0_local = 1'b1;
    end else begin
        buffer_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_6_ce1_local = 1'b1;
    end else begin
        buffer_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_943)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_6_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_6_d1_local = 1'd0;
        end else begin
            buffer_6_d1_local = 'bx;
        end
    end else begin
        buffer_6_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_6_we0_local = 1'b1;
    end else begin
        buffer_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_6_we1_local = 1'b1;
    end else begin
        buffer_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_7_ce0_local = 1'b1;
    end else begin
        buffer_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_7_ce1_local = 1'b1;
    end else begin
        buffer_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_946)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_7_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_7_d1_local = 1'd0;
        end else begin
            buffer_7_d1_local = 'bx;
        end
    end else begin
        buffer_7_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_7_we0_local = 1'b1;
    end else begin
        buffer_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_7_we1_local = 1'b1;
    end else begin
        buffer_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_8_ce0_local = 1'b1;
    end else begin
        buffer_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_8_ce1_local = 1'b1;
    end else begin
        buffer_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_949)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_8_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_8_d1_local = 1'd0;
        end else begin
            buffer_8_d1_local = 'bx;
        end
    end else begin
        buffer_8_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_8_we0_local = 1'b1;
    end else begin
        buffer_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_8_we1_local = 1'b1;
    end else begin
        buffer_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_9_ce0_local = 1'b1;
    end else begin
        buffer_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_9_ce1_local = 1'b1;
    end else begin
        buffer_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_952)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_9_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_9_d1_local = 1'd0;
        end else begin
            buffer_9_d1_local = 'bx;
        end
    end else begin
        buffer_9_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_9_we0_local = 1'b1;
    end else begin
        buffer_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_9_we1_local = 1'b1;
    end else begin
        buffer_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_r_ce0_local = 1'b1;
    end else begin
        buffer_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_r_ce1_local = 1'b1;
    end else begin
        buffer_r_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_955)) begin
        if ((icmp_ln15_fu_591_p2 == 1'd1)) begin
            buffer_r_d1_local = 1'd1;
        end else if ((icmp_ln15_fu_591_p2 == 1'd0)) begin
            buffer_r_d1_local = 1'd0;
        end else begin
            buffer_r_d1_local = 'bx;
        end
    end else begin
        buffer_r_d1_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (icmp_ln13_reg_655 == 1'd1) & (trunc_ln12_reg_651 == 4'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buffer_r_we0_local = 1'b1;
    end else begin
        buffer_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd1) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln15_fu_591_p2 == 1'd0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buffer_r_we1_local = 1'b1;
    end else begin
        buffer_r_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addSize_1_out = addSize_1_fu_130;

assign add_ln12_fu_545_p2 = (j_fu_126 + 9'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2_grp1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2_grp1 = ((icmp_ln13_reg_655 == 1'd1) & (bitstream_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_906 = ((icmp_ln13_reg_655 == 1'd0) & (icmp_ln15_reg_739 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_910 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_913 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_916 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_919 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_922 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_925 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_928 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_931 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_934 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_937 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_940 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_943 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_946 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_949 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_952 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_955 = ((icmp_ln12_fu_539_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln13_fu_586_p2 == 1'd0) & (trunc_ln12_fu_551_p1 == 4'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign buffer_10_address0 = buffer_10_addr_reg_709;

assign buffer_10_address1 = zext_ln4_fu_566_p1;

assign buffer_10_ce0 = buffer_10_ce0_local;

assign buffer_10_ce1 = buffer_10_ce1_local;

assign buffer_10_d0 = bitstream_dout;

assign buffer_10_d1 = buffer_10_d1_local;

assign buffer_10_we0 = buffer_10_we0_local;

assign buffer_10_we1 = buffer_10_we1_local;

assign buffer_11_address0 = buffer_11_addr_reg_714;

assign buffer_11_address1 = zext_ln4_fu_566_p1;

assign buffer_11_ce0 = buffer_11_ce0_local;

assign buffer_11_ce1 = buffer_11_ce1_local;

assign buffer_11_d0 = bitstream_dout;

assign buffer_11_d1 = buffer_11_d1_local;

assign buffer_11_we0 = buffer_11_we0_local;

assign buffer_11_we1 = buffer_11_we1_local;

assign buffer_12_address0 = buffer_12_addr_reg_719;

assign buffer_12_address1 = zext_ln4_fu_566_p1;

assign buffer_12_ce0 = buffer_12_ce0_local;

assign buffer_12_ce1 = buffer_12_ce1_local;

assign buffer_12_d0 = bitstream_dout;

assign buffer_12_d1 = buffer_12_d1_local;

assign buffer_12_we0 = buffer_12_we0_local;

assign buffer_12_we1 = buffer_12_we1_local;

assign buffer_13_address0 = buffer_13_addr_reg_724;

assign buffer_13_address1 = zext_ln4_fu_566_p1;

assign buffer_13_ce0 = buffer_13_ce0_local;

assign buffer_13_ce1 = buffer_13_ce1_local;

assign buffer_13_d0 = bitstream_dout;

assign buffer_13_d1 = buffer_13_d1_local;

assign buffer_13_we0 = buffer_13_we0_local;

assign buffer_13_we1 = buffer_13_we1_local;

assign buffer_14_address0 = buffer_14_addr_reg_729;

assign buffer_14_address1 = zext_ln4_fu_566_p1;

assign buffer_14_ce0 = buffer_14_ce0_local;

assign buffer_14_ce1 = buffer_14_ce1_local;

assign buffer_14_d0 = bitstream_dout;

assign buffer_14_d1 = buffer_14_d1_local;

assign buffer_14_we0 = buffer_14_we0_local;

assign buffer_14_we1 = buffer_14_we1_local;

assign buffer_15_address0 = buffer_15_addr_reg_734;

assign buffer_15_address1 = zext_ln4_fu_566_p1;

assign buffer_15_ce0 = buffer_15_ce0_local;

assign buffer_15_ce1 = buffer_15_ce1_local;

assign buffer_15_d0 = bitstream_dout;

assign buffer_15_d1 = buffer_15_d1_local;

assign buffer_15_we0 = buffer_15_we0_local;

assign buffer_15_we1 = buffer_15_we1_local;

assign buffer_1_address0 = buffer_1_addr_reg_664;

assign buffer_1_address1 = zext_ln4_fu_566_p1;

assign buffer_1_ce0 = buffer_1_ce0_local;

assign buffer_1_ce1 = buffer_1_ce1_local;

assign buffer_1_d0 = bitstream_dout;

assign buffer_1_d1 = buffer_1_d1_local;

assign buffer_1_we0 = buffer_1_we0_local;

assign buffer_1_we1 = buffer_1_we1_local;

assign buffer_2_address0 = buffer_2_addr_reg_669;

assign buffer_2_address1 = zext_ln4_fu_566_p1;

assign buffer_2_ce0 = buffer_2_ce0_local;

assign buffer_2_ce1 = buffer_2_ce1_local;

assign buffer_2_d0 = bitstream_dout;

assign buffer_2_d1 = buffer_2_d1_local;

assign buffer_2_we0 = buffer_2_we0_local;

assign buffer_2_we1 = buffer_2_we1_local;

assign buffer_3_address0 = buffer_3_addr_reg_674;

assign buffer_3_address1 = zext_ln4_fu_566_p1;

assign buffer_3_ce0 = buffer_3_ce0_local;

assign buffer_3_ce1 = buffer_3_ce1_local;

assign buffer_3_d0 = bitstream_dout;

assign buffer_3_d1 = buffer_3_d1_local;

assign buffer_3_we0 = buffer_3_we0_local;

assign buffer_3_we1 = buffer_3_we1_local;

assign buffer_4_address0 = buffer_4_addr_reg_679;

assign buffer_4_address1 = zext_ln4_fu_566_p1;

assign buffer_4_ce0 = buffer_4_ce0_local;

assign buffer_4_ce1 = buffer_4_ce1_local;

assign buffer_4_d0 = bitstream_dout;

assign buffer_4_d1 = buffer_4_d1_local;

assign buffer_4_we0 = buffer_4_we0_local;

assign buffer_4_we1 = buffer_4_we1_local;

assign buffer_5_address0 = buffer_5_addr_reg_684;

assign buffer_5_address1 = zext_ln4_fu_566_p1;

assign buffer_5_ce0 = buffer_5_ce0_local;

assign buffer_5_ce1 = buffer_5_ce1_local;

assign buffer_5_d0 = bitstream_dout;

assign buffer_5_d1 = buffer_5_d1_local;

assign buffer_5_we0 = buffer_5_we0_local;

assign buffer_5_we1 = buffer_5_we1_local;

assign buffer_6_address0 = buffer_6_addr_reg_689;

assign buffer_6_address1 = zext_ln4_fu_566_p1;

assign buffer_6_ce0 = buffer_6_ce0_local;

assign buffer_6_ce1 = buffer_6_ce1_local;

assign buffer_6_d0 = bitstream_dout;

assign buffer_6_d1 = buffer_6_d1_local;

assign buffer_6_we0 = buffer_6_we0_local;

assign buffer_6_we1 = buffer_6_we1_local;

assign buffer_7_address0 = buffer_7_addr_reg_694;

assign buffer_7_address1 = zext_ln4_fu_566_p1;

assign buffer_7_ce0 = buffer_7_ce0_local;

assign buffer_7_ce1 = buffer_7_ce1_local;

assign buffer_7_d0 = bitstream_dout;

assign buffer_7_d1 = buffer_7_d1_local;

assign buffer_7_we0 = buffer_7_we0_local;

assign buffer_7_we1 = buffer_7_we1_local;

assign buffer_8_address0 = buffer_8_addr_reg_699;

assign buffer_8_address1 = zext_ln4_fu_566_p1;

assign buffer_8_ce0 = buffer_8_ce0_local;

assign buffer_8_ce1 = buffer_8_ce1_local;

assign buffer_8_d0 = bitstream_dout;

assign buffer_8_d1 = buffer_8_d1_local;

assign buffer_8_we0 = buffer_8_we0_local;

assign buffer_8_we1 = buffer_8_we1_local;

assign buffer_9_address0 = buffer_9_addr_reg_704;

assign buffer_9_address1 = zext_ln4_fu_566_p1;

assign buffer_9_ce0 = buffer_9_ce0_local;

assign buffer_9_ce1 = buffer_9_ce1_local;

assign buffer_9_d0 = bitstream_dout;

assign buffer_9_d1 = buffer_9_d1_local;

assign buffer_9_we0 = buffer_9_we0_local;

assign buffer_9_we1 = buffer_9_we1_local;

assign buffer_r_address0 = buffer_addr_reg_659;

assign buffer_r_address1 = zext_ln4_fu_566_p1;

assign buffer_r_ce0 = buffer_r_ce0_local;

assign buffer_r_ce1 = buffer_r_ce1_local;

assign buffer_r_d0 = bitstream_dout;

assign buffer_r_d1 = buffer_r_d1_local;

assign buffer_r_we0 = buffer_r_we0_local;

assign buffer_r_we1 = buffer_r_we1_local;

assign counter_4_fu_596_p2 = (counter_1_fu_122 + 64'd1);

assign icmp_ln12_fu_539_p2 = ((j_fu_126 == 9'd448) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_586_p2 = ((counter_1_fu_122 < size) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_591_p2 = ((counter_1_fu_122 == size) ? 1'b1 : 1'b0);

assign lshr_ln4_fu_556_p4 = {{j_fu_126[8:4]}};

assign trunc_ln12_fu_551_p1 = j_fu_126[3:0];

assign zext_ln4_fu_566_p1 = lshr_ln4_fu_556_p4;

endmodule //sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2
