{
  "module_name": "frontend.json",
  "hash_id": "6c3f4f36d771e6fb0989c7c731903855d7e180d1f1a159149b2bcb387518c24c",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/haswell/frontend.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.\",\n        \"EventCode\": \"0xe6\",\n        \"EventName\": \"BACLEARS.ANY\",\n        \"PublicDescription\": \"Number of front end re-steers due to BPU misprediction.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1f\"\n    },\n    {\n        \"BriefDescription\": \"Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.\",\n        \"EventCode\": \"0xAB\",\n        \"EventName\": \"DSB2MITE_SWITCHES.PENALTY_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.HIT\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where a code fetch is stalled due to L1 instruction-cache miss.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.IFDATA_STALL\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cycles where a code fetch is stalled due to L1 instruction-cache miss.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.IFETCH_STALL\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.MISSES\",\n        \"PublicDescription\": \"This event counts Instruction Cache (ICACHE) misses.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Decode Stream Buffer (DSB) is delivering 4 Uops\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_DSB_CYCLES_4_UOPS\",\n        \"PublicDescription\": \"Counts cycles DSB is delivered four uops. Set Cmask = 4.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Decode Stream Buffer (DSB) is delivering any Uop\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_DSB_CYCLES_ANY_UOPS\",\n        \"PublicDescription\": \"Counts cycles DSB is delivered at least one uops. Set Cmask = 1.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x18\"\n    },\n    {\n        \"BriefDescription\": \"Cycles MITE is delivering 4 Uops\",\n        \"CounterMask\": \"4\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_MITE_CYCLES_4_UOPS\",\n        \"PublicDescription\": \"Counts cycles MITE is delivered four uops. Set Cmask = 4.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x24\"\n    },\n    {\n        \"BriefDescription\": \"Cycles MITE is delivering any Uop\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.ALL_MITE_CYCLES_ANY_UOPS\",\n        \"PublicDescription\": \"Counts cycles MITE is delivered at least one uop. Set Cmask = 1.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x24\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.DSB_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.DSB_UOPS\",\n        \"PublicDescription\": \"Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Decode Queue (IDQ) empty cycles\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.EMPTY\",\n        \"PublicDescription\": \"Counts cycles the IDQ is empty.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) from MITE path\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MITE_ALL_UOPS\",\n        \"PublicDescription\": \"Number of uops delivered to IDQ from any path.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x3c\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MITE_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) from MITE path\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MITE_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_CYCLES\",\n        \"PublicDescription\": \"This event counts cycles during which the microcode sequencer assisted the Front-end in delivering uops.  Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder.  Using other instructions, if possible, will usually improve performance.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_DSB_CYCLES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_DSB_OCCUR\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_DSB_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_MITE_UOPS\",\n        \"PublicDescription\": \"Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_SWITCHES\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy\",\n        \"EventCode\": \"0x79\",\n        \"EventName\": \"IDQ.MS_UOPS\",\n        \"PublicDescription\": \"This event counts uops delivered by the Front-end with the assistance of the microcode sequencer.  Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder.  Using other instructions, if possible, will usually improve performance.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CORE\",\n        \"PublicDescription\": \"This event count the number of undelivered (unallocated) uops from the Front-end to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. The Front-end can allocate up to 4 uops per cycle so this event can increment 0-4 times per cycle depending on the number of unallocated uops. This event is counted on a per-core basis.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled\",\n        \"CounterMask\": \"4\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE\",\n        \"PublicDescription\": \"This event counts the number cycles during which the Front-end allocated exactly zero uops to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled.  This event is counted on a per-core basis.\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.\",\n        \"CounterMask\": \"1\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.\",\n        \"CounterMask\": \"3\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with less than 2 uops delivered by the front end.\",\n        \"CounterMask\": \"2\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles with less than 3 uops delivered by the front end.\",\n        \"CounterMask\": \"1\",\n        \"Errata\": \"HSD135\",\n        \"EventCode\": \"0x9C\",\n        \"EventName\": \"IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE\",\n        \"SampleAfterValue\": \"2000003\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}