;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 17/10/16 11:53:59 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x21810000  	8577
0x0008	0x21750000  	8565
0x000C	0x21750000  	8565
0x0010	0x21750000  	8565
0x0014	0x21750000  	8565
0x0018	0x21750000  	8565
0x001C	0x21750000  	8565
0x0020	0x21750000  	8565
0x0024	0x21750000  	8565
0x0028	0x21750000  	8565
0x002C	0x21750000  	8565
0x0030	0x21750000  	8565
0x0034	0x21750000  	8565
0x0038	0x21750000  	8565
0x003C	0x21750000  	8565
0x0040	0x21750000  	8565
0x0044	0x21750000  	8565
0x0048	0x21750000  	8565
0x004C	0x21750000  	8565
0x0050	0x21750000  	8565
0x0054	0x21750000  	8565
0x0058	0x21750000  	8565
0x005C	0x21750000  	8565
0x0060	0x21750000  	8565
0x0064	0x21750000  	8565
0x0068	0x21750000  	8565
0x006C	0x21750000  	8565
0x0070	0x21750000  	8565
0x0074	0x21750000  	8565
0x0078	0x21750000  	8565
0x007C	0x21750000  	8565
0x0080	0x21750000  	8565
0x0084	0x21750000  	8565
0x0088	0x21750000  	8565
0x008C	0x21750000  	8565
0x0090	0x21750000  	8565
0x0094	0x21750000  	8565
0x0098	0x21750000  	8565
0x009C	0x21750000  	8565
0x00A0	0x21750000  	8565
0x00A4	0x21750000  	8565
0x00A8	0x21750000  	8565
0x00AC	0x21750000  	8565
0x00B0	0x21750000  	8565
0x00B4	0x21750000  	8565
0x00B8	0x21750000  	8565
0x00BC	0x21750000  	8565
0x00C0	0x21750000  	8565
0x00C4	0x21750000  	8565
0x00C8	0x21750000  	8565
0x00CC	0x21750000  	8565
0x00D0	0x21750000  	8565
0x00D4	0x21750000  	8565
0x00D8	0x21750000  	8565
0x00DC	0x21750000  	8565
0x00E0	0x21750000  	8565
0x00E4	0x21750000  	8565
0x00E8	0x21750000  	8565
0x00EC	0x21750000  	8565
0x00F0	0x21750000  	8565
0x00F4	0x21750000  	8565
0x00F8	0x21750000  	8565
0x00FC	0x21750000  	8565
0x0100	0x21750000  	8565
0x0104	0x21750000  	8565
0x0108	0x21750000  	8565
0x010C	0x21750000  	8565
0x0110	0x21750000  	8565
0x0114	0x21750000  	8565
0x0118	0x21750000  	8565
0x011C	0x21750000  	8565
0x0120	0x21750000  	8565
0x0124	0x21750000  	8565
0x0128	0x21750000  	8565
0x012C	0x21750000  	8565
0x0130	0x21750000  	8565
0x0134	0x21750000  	8565
0x0138	0x21750000  	8565
0x013C	0x21750000  	8565
0x0140	0x21750000  	8565
0x0144	0x21750000  	8565
0x0148	0x21750000  	8565
0x014C	0x21750000  	8565
; end of ____SysVT
_main:
;Joystick.c, 50 :: 		void main() {
0x2180	0xF000FA0E  BL	9632
0x2184	0xF000FF3A  BL	12284
0x2188	0xF7FFFFEA  BL	8544
0x218C	0xF000FEF6  BL	12156
;Joystick.c, 52 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_ALL); // Set PORTA as digital output
0x2190	0xF64F71FF  MOVW	R1, #65535
0x2194	0x48B5    LDR	R0, [PC, #724]
0x2196	0xF7FFFCA7  BL	_GPIO_Digital_Output+0
;Joystick.c, 53 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_ALL); // Set PORTB as digital output
0x219A	0xF64F71FF  MOVW	R1, #65535
0x219E	0x48B4    LDR	R0, [PC, #720]
0x21A0	0xF7FFFCA2  BL	_GPIO_Digital_Output+0
;Joystick.c, 54 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_ALL); // Set PORTC as digital output
0x21A4	0xF64F71FF  MOVW	R1, #65535
0x21A8	0x48B2    LDR	R0, [PC, #712]
0x21AA	0xF7FFFC9D  BL	_GPIO_Digital_Output+0
;Joystick.c, 55 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_ALL); // Set PORTD as digital output
0x21AE	0xF64F71FF  MOVW	R1, #65535
0x21B2	0x48B1    LDR	R0, [PC, #708]
0x21B4	0xF7FFFC98  BL	_GPIO_Digital_Output+0
;Joystick.c, 56 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_ALL); // Set PORTE as digital output
0x21B8	0xF64F71FF  MOVW	R1, #65535
0x21BC	0x48AF    LDR	R0, [PC, #700]
0x21BE	0xF7FFFC93  BL	_GPIO_Digital_Output+0
;Joystick.c, 58 :: 		GPIOA_ODR = 0;
0x21C2	0x2100    MOVS	R1, #0
0x21C4	0x48AE    LDR	R0, [PC, #696]
0x21C6	0x6001    STR	R1, [R0, #0]
;Joystick.c, 59 :: 		GPIOB_ODR = 0;
0x21C8	0x2100    MOVS	R1, #0
0x21CA	0x48AE    LDR	R0, [PC, #696]
0x21CC	0x6001    STR	R1, [R0, #0]
;Joystick.c, 60 :: 		GPIOC_ODR = 0;
0x21CE	0x2100    MOVS	R1, #0
0x21D0	0x48AD    LDR	R0, [PC, #692]
0x21D2	0x6001    STR	R1, [R0, #0]
;Joystick.c, 61 :: 		GPIOD_ODR = 0;
0x21D4	0x2100    MOVS	R1, #0
0x21D6	0x48AD    LDR	R0, [PC, #692]
0x21D8	0x6001    STR	R1, [R0, #0]
;Joystick.c, 62 :: 		GPIOE_ODR = 0;
0x21DA	0x2100    MOVS	R1, #0
0x21DC	0x48AC    LDR	R0, [PC, #688]
0x21DE	0x6001    STR	R1, [R0, #0]
;Joystick.c, 64 :: 		oldstate_press = 0;
0x21E0	0x2100    MOVS	R1, #0
0x21E2	0x48AC    LDR	R0, [PC, #688]
0x21E4	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 65 :: 		oldstate_right = 0;
0x21E6	0x2100    MOVS	R1, #0
0x21E8	0x48AB    LDR	R0, [PC, #684]
0x21EA	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 66 :: 		oldstate_left  = 0;
0x21EC	0x2100    MOVS	R1, #0
0x21EE	0x48AB    LDR	R0, [PC, #684]
0x21F0	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 67 :: 		oldstate_up    = 0;
0x21F2	0x2100    MOVS	R1, #0
0x21F4	0x48AA    LDR	R0, [PC, #680]
0x21F6	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 68 :: 		oldstate_down  = 0;
0x21F8	0x2100    MOVS	R1, #0
0x21FA	0x48AA    LDR	R0, [PC, #680]
0x21FC	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 69 :: 		state = 1;
0x21FE	0x2101    MOVS	R1, #1
0x2200	0x48A9    LDR	R0, [PC, #676]
0x2202	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 71 :: 		while(1){
L_main0:
;Joystick.c, 73 :: 		if (Button(&GPIOC_IDR, 13, 1, 1))                     // detect logical one state
0x2204	0x2301    MOVS	R3, #1
0x2206	0x2201    MOVS	R2, #1
0x2208	0x210D    MOVS	R1, #13
0x220A	0x48A8    LDR	R0, [PC, #672]
0x220C	0xF7FFFF72  BL	_Button+0
0x2210	0xB110    CBZ	R0, L_main2
;Joystick.c, 74 :: 		oldstate_press = 1;
0x2212	0x2101    MOVS	R1, #1
0x2214	0x489F    LDR	R0, [PC, #636]
0x2216	0x8001    STRH	R1, [R0, #0]
L_main2:
;Joystick.c, 75 :: 		if (oldstate_press && Button(&GPIOC_IDR, 13, 1, 0)) { // detect logical one to logical zero transition
0x2218	0x489E    LDR	R0, [PC, #632]
0x221A	0x8800    LDRH	R0, [R0, #0]
0x221C	0x2800    CMP	R0, #0
0x221E	0xD038    BEQ	L__main40
0x2220	0x2300    MOVS	R3, #0
0x2222	0x2201    MOVS	R2, #1
0x2224	0x210D    MOVS	R1, #13
0x2226	0x48A1    LDR	R0, [PC, #644]
0x2228	0xF7FFFF64  BL	_Button+0
0x222C	0xB388    CBZ	R0, L__main39
L__main38:
;Joystick.c, 76 :: 		TFT_Fill_Screen(CL_TEAL);
0x222E	0xF2404010  MOVW	R0, #1040
0x2232	0xF7FFFCC5  BL	_TFT_Fill_Screen+0
;Joystick.c, 77 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x2236	0x2100    MOVS	R1, #0
0x2238	0x2000    MOVS	R0, #0
0x223A	0xB402    PUSH	(R1)
0x223C	0xB401    PUSH	(R0)
0x223E	0x2300    MOVS	R3, #0
0x2240	0x2200    MOVS	R2, #0
0x2242	0xF64F0100  MOVW	R1, #63488
0x2246	0x2001    MOVS	R0, #1
0x2248	0xF7FFFD02  BL	_TFT_Set_Brush+0
0x224C	0xB002    ADD	SP, SP, #8
;Joystick.c, 78 :: 		TFT_Circle(160, 114, 40);
0x224E	0x2228    MOVS	R2, #40
0x2250	0xB212    SXTH	R2, R2
0x2252	0x2172    MOVS	R1, #114
0x2254	0xB209    SXTH	R1, R1
0x2256	0x20A0    MOVS	R0, #160
0x2258	0xB200    SXTH	R0, R0
0x225A	0xF7FFFD19  BL	_TFT_Circle+0
;Joystick.c, 79 :: 		TFT_Write_Text("Pressed", 136, 106);
0x225E	0x4894    LDR	R0, [PC, #592]
0x2260	0x226A    MOVS	R2, #106
0x2262	0x2188    MOVS	R1, #136
0x2264	0xF7FFFF02  BL	_TFT_Write_Text+0
;Joystick.c, 80 :: 		Delay_ms(300);
0x2268	0xF64E677F  MOVW	R7, #61055
0x226C	0xF2C00736  MOVT	R7, #54
L_main6:
0x2270	0x1E7F    SUBS	R7, R7, #1
0x2272	0xD1FD    BNE	L_main6
0x2274	0xBF00    NOP
0x2276	0xBF00    NOP
0x2278	0xBF00    NOP
0x227A	0xBF00    NOP
0x227C	0xBF00    NOP
;Joystick.c, 81 :: 		TFT_Fill_Screen(CL_TEAL);
0x227E	0xF2404010  MOVW	R0, #1040
0x2282	0xF7FFFC9D  BL	_TFT_Fill_Screen+0
;Joystick.c, 82 :: 		oldstate_press = 0;
0x2286	0x2100    MOVS	R1, #0
0x2288	0x4882    LDR	R0, [PC, #520]
0x228A	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 83 :: 		state = 1;
0x228C	0x2101    MOVS	R1, #1
0x228E	0x4886    LDR	R0, [PC, #536]
0x2290	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 75 :: 		if (oldstate_press && Button(&GPIOC_IDR, 13, 1, 0)) { // detect logical one to logical zero transition
L__main40:
L__main39:
;Joystick.c, 86 :: 		if (Button(&GPIOA_IDR, 6, 1, 1))                     // detect logical one state
0x2292	0x2301    MOVS	R3, #1
0x2294	0x2201    MOVS	R2, #1
0x2296	0x2106    MOVS	R1, #6
0x2298	0x4886    LDR	R0, [PC, #536]
0x229A	0xF7FFFF2B  BL	_Button+0
0x229E	0xB110    CBZ	R0, L_main8
;Joystick.c, 87 :: 		oldstate_right = 1;
0x22A0	0x2101    MOVS	R1, #1
0x22A2	0x487D    LDR	R0, [PC, #500]
0x22A4	0x8001    STRH	R1, [R0, #0]
L_main8:
;Joystick.c, 88 :: 		if (oldstate_right && Button(&GPIOA_IDR, 6, 1, 0)) { // detect logical one to logical zero transition
0x22A6	0x487C    LDR	R0, [PC, #496]
0x22A8	0x8800    LDRH	R0, [R0, #0]
0x22AA	0x2800    CMP	R0, #0
0x22AC	0xD03A    BEQ	L__main42
0x22AE	0x2300    MOVS	R3, #0
0x22B0	0x2201    MOVS	R2, #1
0x22B2	0x2106    MOVS	R1, #6
0x22B4	0x487F    LDR	R0, [PC, #508]
0x22B6	0xF7FFFF1D  BL	_Button+0
0x22BA	0xB398    CBZ	R0, L__main41
L__main37:
;Joystick.c, 89 :: 		TFT_Fill_Screen(CL_TEAL);
0x22BC	0xF2404010  MOVW	R0, #1040
0x22C0	0xF7FFFC7E  BL	_TFT_Fill_Screen+0
;Joystick.c, 90 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x22C4	0x2100    MOVS	R1, #0
0x22C6	0x2000    MOVS	R0, #0
0x22C8	0xB402    PUSH	(R1)
0x22CA	0xB401    PUSH	(R0)
0x22CC	0x2300    MOVS	R3, #0
0x22CE	0x2200    MOVS	R2, #0
0x22D0	0xF64F0100  MOVW	R1, #63488
0x22D4	0x2001    MOVS	R0, #1
0x22D6	0xF7FFFCBB  BL	_TFT_Set_Brush+0
0x22DA	0xB002    ADD	SP, SP, #8
;Joystick.c, 91 :: 		TFT_Circle(282, 114, 20);
0x22DC	0x2214    MOVS	R2, #20
0x22DE	0xB212    SXTH	R2, R2
0x22E0	0x2172    MOVS	R1, #114
0x22E2	0xB209    SXTH	R1, R1
0x22E4	0xF240101A  MOVW	R0, #282
0x22E8	0xB200    SXTH	R0, R0
0x22EA	0xF7FFFCD1  BL	_TFT_Circle+0
;Joystick.c, 92 :: 		TFT_Write_Text("Right", 266, 106);
0x22EE	0x4872    LDR	R0, [PC, #456]
0x22F0	0x226A    MOVS	R2, #106
0x22F2	0xF240110A  MOVW	R1, #266
0x22F6	0xF7FFFEB9  BL	_TFT_Write_Text+0
;Joystick.c, 93 :: 		Delay_ms(300);
0x22FA	0xF64E677F  MOVW	R7, #61055
0x22FE	0xF2C00736  MOVT	R7, #54
L_main12:
0x2302	0x1E7F    SUBS	R7, R7, #1
0x2304	0xD1FD    BNE	L_main12
0x2306	0xBF00    NOP
0x2308	0xBF00    NOP
0x230A	0xBF00    NOP
0x230C	0xBF00    NOP
0x230E	0xBF00    NOP
;Joystick.c, 94 :: 		TFT_Fill_Screen(CL_TEAL);
0x2310	0xF2404010  MOVW	R0, #1040
0x2314	0xF7FFFC54  BL	_TFT_Fill_Screen+0
;Joystick.c, 95 :: 		oldstate_right = 0;
0x2318	0x2100    MOVS	R1, #0
0x231A	0x485F    LDR	R0, [PC, #380]
0x231C	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 96 :: 		state = 2;
0x231E	0x2102    MOVS	R1, #2
0x2320	0x4861    LDR	R0, [PC, #388]
0x2322	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 88 :: 		if (oldstate_right && Button(&GPIOA_IDR, 6, 1, 0)) { // detect logical one to logical zero transition
L__main42:
L__main41:
;Joystick.c, 99 :: 		if (Button(&GPIOD_IDR, 2, 1, 1))
0x2324	0x2301    MOVS	R3, #1
0x2326	0x2201    MOVS	R2, #1
0x2328	0x2102    MOVS	R1, #2
0x232A	0x4864    LDR	R0, [PC, #400]
0x232C	0xF7FFFEE2  BL	_Button+0
0x2330	0xB110    CBZ	R0, L_main14
;Joystick.c, 100 :: 		oldstate_left = 1;
0x2332	0x2101    MOVS	R1, #1
0x2334	0x4859    LDR	R0, [PC, #356]
0x2336	0x8001    STRH	R1, [R0, #0]
L_main14:
;Joystick.c, 101 :: 		if (oldstate_left && Button(&GPIOD_IDR, 2, 1, 0)) { // detect logical one to logical zero transition
0x2338	0x4858    LDR	R0, [PC, #352]
0x233A	0x8800    LDRH	R0, [R0, #0]
0x233C	0x2800    CMP	R0, #0
0x233E	0xD038    BEQ	L__main44
0x2340	0x2300    MOVS	R3, #0
0x2342	0x2201    MOVS	R2, #1
0x2344	0x2102    MOVS	R1, #2
0x2346	0x485D    LDR	R0, [PC, #372]
0x2348	0xF7FFFED4  BL	_Button+0
0x234C	0xB388    CBZ	R0, L__main43
L__main36:
;Joystick.c, 102 :: 		TFT_Fill_Screen(CL_TEAL);
0x234E	0xF2404010  MOVW	R0, #1040
0x2352	0xF7FFFC35  BL	_TFT_Fill_Screen+0
;Joystick.c, 103 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x2356	0x2100    MOVS	R1, #0
0x2358	0x2000    MOVS	R0, #0
0x235A	0xB402    PUSH	(R1)
0x235C	0xB401    PUSH	(R0)
0x235E	0x2300    MOVS	R3, #0
0x2360	0x2200    MOVS	R2, #0
0x2362	0xF64F0100  MOVW	R1, #63488
0x2366	0x2001    MOVS	R0, #1
0x2368	0xF7FFFC72  BL	_TFT_Set_Brush+0
0x236C	0xB002    ADD	SP, SP, #8
;Joystick.c, 104 :: 		TFT_Circle(28, 114, 20);
0x236E	0x2214    MOVS	R2, #20
0x2370	0xB212    SXTH	R2, R2
0x2372	0x2172    MOVS	R1, #114
0x2374	0xB209    SXTH	R1, R1
0x2376	0x201C    MOVS	R0, #28
0x2378	0xB200    SXTH	R0, R0
0x237A	0xF7FFFC89  BL	_TFT_Circle+0
;Joystick.c, 105 :: 		TFT_Write_Text("Left", 16, 106);
0x237E	0x4850    LDR	R0, [PC, #320]
0x2380	0x226A    MOVS	R2, #106
0x2382	0x2110    MOVS	R1, #16
0x2384	0xF7FFFE72  BL	_TFT_Write_Text+0
;Joystick.c, 106 :: 		Delay_ms(300);
0x2388	0xF64E677F  MOVW	R7, #61055
0x238C	0xF2C00736  MOVT	R7, #54
L_main18:
0x2390	0x1E7F    SUBS	R7, R7, #1
0x2392	0xD1FD    BNE	L_main18
0x2394	0xBF00    NOP
0x2396	0xBF00    NOP
0x2398	0xBF00    NOP
0x239A	0xBF00    NOP
0x239C	0xBF00    NOP
;Joystick.c, 107 :: 		TFT_Fill_Screen(CL_TEAL);
0x239E	0xF2404010  MOVW	R0, #1040
0x23A2	0xF7FFFC0D  BL	_TFT_Fill_Screen+0
;Joystick.c, 108 :: 		oldstate_left = 0;
0x23A6	0x2100    MOVS	R1, #0
0x23A8	0x483C    LDR	R0, [PC, #240]
0x23AA	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 109 :: 		state = 3;
0x23AC	0x2103    MOVS	R1, #3
0x23AE	0x483E    LDR	R0, [PC, #248]
0x23B0	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 101 :: 		if (oldstate_left && Button(&GPIOD_IDR, 2, 1, 0)) { // detect logical one to logical zero transition
L__main44:
L__main43:
;Joystick.c, 112 :: 		if (Button(&GPIOD_IDR, 4, 1, 1))                  // detect logical one state
0x23B2	0x2301    MOVS	R3, #1
0x23B4	0x2201    MOVS	R2, #1
0x23B6	0x2104    MOVS	R1, #4
0x23B8	0x4840    LDR	R0, [PC, #256]
0x23BA	0xF7FFFE9B  BL	_Button+0
0x23BE	0xB110    CBZ	R0, L_main20
;Joystick.c, 113 :: 		oldstate_up = 1;
0x23C0	0x2101    MOVS	R1, #1
0x23C2	0x4837    LDR	R0, [PC, #220]
0x23C4	0x8001    STRH	R1, [R0, #0]
L_main20:
;Joystick.c, 114 :: 		if (oldstate_up && Button(&GPIOD_IDR, 4, 1, 0)) { // detect logical one to logical zero transition
0x23C6	0x4836    LDR	R0, [PC, #216]
0x23C8	0x8800    LDRH	R0, [R0, #0]
0x23CA	0x2800    CMP	R0, #0
0x23CC	0xD038    BEQ	L__main46
0x23CE	0x2300    MOVS	R3, #0
0x23D0	0x2201    MOVS	R2, #1
0x23D2	0x2104    MOVS	R1, #4
0x23D4	0x4839    LDR	R0, [PC, #228]
0x23D6	0xF7FFFE8D  BL	_Button+0
0x23DA	0xB388    CBZ	R0, L__main45
L__main35:
;Joystick.c, 115 :: 		TFT_Fill_Screen(CL_TEAL);
0x23DC	0xF2404010  MOVW	R0, #1040
0x23E0	0xF7FFFBEE  BL	_TFT_Fill_Screen+0
;Joystick.c, 116 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x23E4	0x2100    MOVS	R1, #0
0x23E6	0x2000    MOVS	R0, #0
0x23E8	0xB402    PUSH	(R1)
0x23EA	0xB401    PUSH	(R0)
0x23EC	0x2300    MOVS	R3, #0
0x23EE	0x2200    MOVS	R2, #0
0x23F0	0xF64F0100  MOVW	R1, #63488
0x23F4	0x2001    MOVS	R0, #1
0x23F6	0xF7FFFC2B  BL	_TFT_Set_Brush+0
0x23FA	0xB002    ADD	SP, SP, #8
;Joystick.c, 117 :: 		TFT_Circle(154, 24, 20);
0x23FC	0x2214    MOVS	R2, #20
0x23FE	0xB212    SXTH	R2, R2
0x2400	0x2118    MOVS	R1, #24
0x2402	0xB209    SXTH	R1, R1
0x2404	0x209A    MOVS	R0, #154
0x2406	0xB200    SXTH	R0, R0
0x2408	0xF7FFFC42  BL	_TFT_Circle+0
;Joystick.c, 118 :: 		TFT_Write_Text("Up", 146, 16);
0x240C	0x482D    LDR	R0, [PC, #180]
0x240E	0x2210    MOVS	R2, #16
0x2410	0x2192    MOVS	R1, #146
0x2412	0xF7FFFE2B  BL	_TFT_Write_Text+0
;Joystick.c, 119 :: 		Delay_ms(300);
0x2416	0xF64E677F  MOVW	R7, #61055
0x241A	0xF2C00736  MOVT	R7, #54
0x241E	0xBF00    NOP
0x2420	0xBF00    NOP
L_main24:
0x2422	0x1E7F    SUBS	R7, R7, #1
0x2424	0xD1FD    BNE	L_main24
0x2426	0xBF00    NOP
0x2428	0xBF00    NOP
0x242A	0xBF00    NOP
;Joystick.c, 120 :: 		TFT_Fill_Screen(CL_TEAL);
0x242C	0xF2404010  MOVW	R0, #1040
0x2430	0xF7FFFBC6  BL	_TFT_Fill_Screen+0
;Joystick.c, 121 :: 		oldstate_up = 0;
0x2434	0x2100    MOVS	R1, #0
0x2436	0x481A    LDR	R0, [PC, #104]
0x2438	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 122 :: 		state = 4;
0x243A	0x2104    MOVS	R1, #4
0x243C	0x481A    LDR	R0, [PC, #104]
0x243E	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 114 :: 		if (oldstate_up && Button(&GPIOD_IDR, 4, 1, 0)) { // detect logical one to logical zero transition
L__main46:
L__main45:
;Joystick.c, 125 :: 		if (Button(&GPIOB_IDR, 5, 1, 1))
0x2440	0x2301    MOVS	R3, #1
0x2442	0x2201    MOVS	R2, #1
0x2444	0x2105    MOVS	R1, #5
0x2446	0x4820    LDR	R0, [PC, #128]
0x2448	0xF7FFFE54  BL	_Button+0
0x244C	0xB110    CBZ	R0, L_main26
;Joystick.c, 126 :: 		oldstate_down = 1;
0x244E	0x2101    MOVS	R1, #1
0x2450	0x4814    LDR	R0, [PC, #80]
0x2452	0x8001    STRH	R1, [R0, #0]
L_main26:
;Joystick.c, 127 :: 		if (oldstate_down && Button(&GPIOB_IDR, 5, 1, 0)) { // detect logical one to logical zero transition
0x2454	0x4813    LDR	R0, [PC, #76]
0x2456	0x8800    LDRH	R0, [R0, #0]
0x2458	0x2800    CMP	R0, #0
0x245A	0xD06A    BEQ	L__main48
0x245C	0x2300    MOVS	R3, #0
0x245E	0x2201    MOVS	R2, #1
0x2460	0x2105    MOVS	R1, #5
0x2462	0x4819    LDR	R0, [PC, #100]
0x2464	0xF7FFFE46  BL	_Button+0
0x2468	0xF000B830  B	#96
0x246C	0x08004001  	GPIOA_BASE+0
0x2470	0x0C004001  	GPIOB_BASE+0
0x2474	0x10004001  	GPIOC_BASE+0
0x2478	0x14004001  	GPIOD_BASE+0
0x247C	0x18004001  	GPIOE_BASE+0
0x2480	0x080C4001  	GPIOA_ODR+0
0x2484	0x0C0C4001  	GPIOB_ODR+0
0x2488	0x100C4001  	GPIOC_ODR+0
0x248C	0x140C4001  	GPIOD_ODR+0
0x2490	0x180C4001  	GPIOE_ODR+0
0x2494	0x00202000  	_oldstate_press+0
0x2498	0x00222000  	_oldstate_right+0
0x249C	0x00242000  	_oldstate_left+0
0x24A0	0x00262000  	_oldstate_up+0
0x24A4	0x00282000  	_oldstate_down+0
0x24A8	0x002A2000  	_state+0
0x24AC	0x10084001  	GPIOC_IDR+0
0x24B0	0x00002000  	?lstr1_Joystick+0
0x24B4	0x08084001  	GPIOA_IDR+0
0x24B8	0x00082000  	?lstr2_Joystick+0
0x24BC	0x14084001  	GPIOD_IDR+0
0x24C0	0x000E2000  	?lstr3_Joystick+0
0x24C4	0x00132000  	?lstr4_Joystick+0
0x24C8	0x0C084001  	GPIOB_IDR+0
0x24CC	0xB388    CBZ	R0, L__main47
L__main34:
;Joystick.c, 128 :: 		TFT_Fill_Screen(CL_TEAL);
0x24CE	0xF2404010  MOVW	R0, #1040
0x24D2	0xF7FFFB75  BL	_TFT_Fill_Screen+0
;Joystick.c, 129 :: 		TFT_Set_Brush(1, CL_RED, 0, 0, 0, 0);
0x24D6	0x2100    MOVS	R1, #0
0x24D8	0x2000    MOVS	R0, #0
0x24DA	0xB402    PUSH	(R1)
0x24DC	0xB401    PUSH	(R0)
0x24DE	0x2300    MOVS	R3, #0
0x24E0	0x2200    MOVS	R2, #0
0x24E2	0xF64F0100  MOVW	R1, #63488
0x24E6	0x2001    MOVS	R0, #1
0x24E8	0xF7FFFBB2  BL	_TFT_Set_Brush+0
0x24EC	0xB002    ADD	SP, SP, #8
;Joystick.c, 130 :: 		TFT_Circle(154, 216, 20);
0x24EE	0x2214    MOVS	R2, #20
0x24F0	0xB212    SXTH	R2, R2
0x24F2	0x21D8    MOVS	R1, #216
0x24F4	0xB209    SXTH	R1, R1
0x24F6	0x209A    MOVS	R0, #154
0x24F8	0xB200    SXTH	R0, R0
0x24FA	0xF7FFFBC9  BL	_TFT_Circle+0
;Joystick.c, 131 :: 		TFT_Write_Text("Down", 138, 207);
0x24FE	0x4820    LDR	R0, [PC, #128]
0x2500	0x22CF    MOVS	R2, #207
0x2502	0x218A    MOVS	R1, #138
0x2504	0xF7FFFDB2  BL	_TFT_Write_Text+0
;Joystick.c, 132 :: 		Delay_ms(300);
0x2508	0xF64E677F  MOVW	R7, #61055
0x250C	0xF2C00736  MOVT	R7, #54
L_main30:
0x2510	0x1E7F    SUBS	R7, R7, #1
0x2512	0xD1FD    BNE	L_main30
0x2514	0xBF00    NOP
0x2516	0xBF00    NOP
0x2518	0xBF00    NOP
0x251A	0xBF00    NOP
0x251C	0xBF00    NOP
;Joystick.c, 133 :: 		TFT_Fill_Screen(CL_TEAL);
0x251E	0xF2404010  MOVW	R0, #1040
0x2522	0xF7FFFB4D  BL	_TFT_Fill_Screen+0
;Joystick.c, 134 :: 		oldstate_down = 0;
0x2526	0x2100    MOVS	R1, #0
0x2528	0x4816    LDR	R0, [PC, #88]
0x252A	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 135 :: 		state = 5;
0x252C	0x2105    MOVS	R1, #5
0x252E	0x4816    LDR	R0, [PC, #88]
0x2530	0x8001    STRH	R1, [R0, #0]
;Joystick.c, 127 :: 		if (oldstate_down && Button(&GPIOB_IDR, 5, 1, 0)) { // detect logical one to logical zero transition
L__main48:
L__main47:
;Joystick.c, 138 :: 		GPIOA_ODR = ~GPIOB_ODR; // Toggle PORTA
0x2532	0x4816    LDR	R0, [PC, #88]
0x2534	0x6800    LDR	R0, [R0, #0]
0x2536	0x43C1    MVN	R1, R0
0x2538	0x4815    LDR	R0, [PC, #84]
0x253A	0x6001    STR	R1, [R0, #0]
;Joystick.c, 139 :: 		GPIOB_ODR = ~GPIOB_ODR; // Toggle PORTB
0x253C	0x4813    LDR	R0, [PC, #76]
0x253E	0x6800    LDR	R0, [R0, #0]
0x2540	0x43C1    MVN	R1, R0
0x2542	0x4812    LDR	R0, [PC, #72]
0x2544	0x6001    STR	R1, [R0, #0]
;Joystick.c, 140 :: 		GPIOC_ODR = ~GPIOC_ODR; // Toggle PORTC
0x2546	0x4813    LDR	R0, [PC, #76]
0x2548	0x6800    LDR	R0, [R0, #0]
0x254A	0x43C1    MVN	R1, R0
0x254C	0x4811    LDR	R0, [PC, #68]
0x254E	0x6001    STR	R1, [R0, #0]
;Joystick.c, 141 :: 		GPIOD_ODR = ~GPIOD_ODR; // Toggle PORTD
0x2550	0x4811    LDR	R0, [PC, #68]
0x2552	0x6800    LDR	R0, [R0, #0]
0x2554	0x43C1    MVN	R1, R0
0x2556	0x4810    LDR	R0, [PC, #64]
0x2558	0x6001    STR	R1, [R0, #0]
;Joystick.c, 142 :: 		GPIOE_ODR = ~GPIOE_ODR; // Toggle PORTE
0x255A	0x4810    LDR	R0, [PC, #64]
0x255C	0x6800    LDR	R0, [R0, #0]
0x255E	0x43C1    MVN	R1, R0
0x2560	0x480E    LDR	R0, [PC, #56]
0x2562	0x6001    STR	R1, [R0, #0]
;Joystick.c, 143 :: 		Delay_ms(1000);
0x2564	0xF64127FF  MOVW	R7, #6911
0x2568	0xF2C007B7  MOVT	R7, #183
0x256C	0xBF00    NOP
0x256E	0xBF00    NOP
L_main32:
0x2570	0x1E7F    SUBS	R7, R7, #1
0x2572	0xD1FD    BNE	L_main32
0x2574	0xBF00    NOP
0x2576	0xBF00    NOP
0x2578	0xBF00    NOP
;Joystick.c, 144 :: 		}
0x257A	0xE643    B	L_main0
;Joystick.c, 145 :: 		}
L_end_main:
L__main_end_loop:
0x257C	0xE7FE    B	L__main_end_loop
0x257E	0xBF00    NOP
0x2580	0x00162000  	?lstr5_Joystick+0
0x2584	0x00282000  	_oldstate_down+0
0x2588	0x002A2000  	_state+0
0x258C	0x0C0C4001  	GPIOB_ODR+0
0x2590	0x080C4001  	GPIOA_ODR+0
0x2594	0x100C4001  	GPIOC_ODR+0
0x2598	0x140C4001  	GPIOD_ODR+0
0x259C	0x180C4001  	GPIOE_ODR+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x1BAC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x1BAE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x1BB2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x1BB6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x1BBA	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x1BBC	0xB001    ADD	SP, SP, #4
0x1BBE	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x1B04	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x1B06	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x1B0A	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x1B0E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x1B12	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x1B14	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x1B18	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x1B1A	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x1B1C	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x1B1E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x1B22	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x1B26	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x1B28	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x1B2C	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x1B2E	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x1B30	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x1B34	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x1B38	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x1B3A	0xB001    ADD	SP, SP, #4
0x1B3C	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1AE8	0xB081    SUB	SP, SP, #4
0x1AEA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1AEE	0x4A04    LDR	R2, [PC, #16]
0x1AF0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1AF2	0xF7FFFD7F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x1AF6	0xF8DDE000  LDR	LR, [SP, #0]
0x1AFA	0xB001    ADD	SP, SP, #4
0x1AFC	0x4770    BX	LR
0x1AFE	0xBF00    NOP
0x1B00	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x15F4	0xB081    SUB	SP, SP, #4
0x15F6	0xF8CDE000  STR	LR, [SP, #0]
0x15FA	0xB28C    UXTH	R4, R1
0x15FC	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x15FE	0x4B77    LDR	R3, [PC, #476]
0x1600	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x1604	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x1606	0x4618    MOV	R0, R3
0x1608	0xF7FFF89E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x160C	0xF1B40FFF  CMP	R4, #255
0x1610	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x1612	0x4B73    LDR	R3, [PC, #460]
0x1614	0x429D    CMP	R5, R3
0x1616	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x1618	0xF04F3333  MOV	R3, #858993459
0x161C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x161E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x1620	0x2D42    CMP	R5, #66
0x1622	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x1624	0xF04F3344  MOV	R3, #1145324612
0x1628	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x162A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x162C	0xF64F73FF  MOVW	R3, #65535
0x1630	0x429C    CMP	R4, R3
0x1632	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x1634	0x4B6A    LDR	R3, [PC, #424]
0x1636	0x429D    CMP	R5, R3
0x1638	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x163A	0xF04F3333  MOV	R3, #858993459
0x163E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x1640	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1642	0xF04F3333  MOV	R3, #858993459
0x1646	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x1648	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x164A	0x2D42    CMP	R5, #66
0x164C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x164E	0xF04F3344  MOV	R3, #1145324612
0x1652	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x1654	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1656	0xF04F3344  MOV	R3, #1145324612
0x165A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x165C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x165E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x1660	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x1662	0xF0050301  AND	R3, R5, #1
0x1666	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x1668	0x2100    MOVS	R1, #0
0x166A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x166C	0xF0050302  AND	R3, R5, #2
0x1670	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x1672	0xF40573C0  AND	R3, R5, #384
0x1676	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x1678	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x167A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x167C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x167E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x1680	0xF0050304  AND	R3, R5, #4
0x1684	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x1686	0xF0050320  AND	R3, R5, #32
0x168A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x168C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x168E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x1690	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x1692	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x1694	0xF0050308  AND	R3, R5, #8
0x1698	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x169A	0xF0050320  AND	R3, R5, #32
0x169E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x16A0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x16A2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x16A4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x16A6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x16A8	0x4B4E    LDR	R3, [PC, #312]
0x16AA	0xEA050303  AND	R3, R5, R3, LSL #0
0x16AE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x16B0	0x2003    MOVS	R0, #3
0x16B2	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x16B4	0xF4057300  AND	R3, R5, #512
0x16B8	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x16BA	0x2002    MOVS	R0, #2
0x16BC	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x16BE	0xF4056380  AND	R3, R5, #1024
0x16C2	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x16C4	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x16C6	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x16C8	0xF005030C  AND	R3, R5, #12
0x16CC	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x16CE	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x16D0	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x16D2	0xF00403FF  AND	R3, R4, #255
0x16D6	0xB29B    UXTH	R3, R3
0x16D8	0x2B00    CMP	R3, #0
0x16DA	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x16DC	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x16DE	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x16E0	0xFA1FF884  UXTH	R8, R4
0x16E4	0x4632    MOV	R2, R6
0x16E6	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x16E8	0x2808    CMP	R0, #8
0x16EA	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x16EC	0xF04F0301  MOV	R3, #1
0x16F0	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x16F4	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x16F8	0x42A3    CMP	R3, R4
0x16FA	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x16FC	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x16FE	0xF04F030F  MOV	R3, #15
0x1702	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x1704	0x43DB    MVN	R3, R3
0x1706	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x170A	0xFA01F305  LSL	R3, R1, R5
0x170E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1712	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x1714	0xF4067381  AND	R3, R6, #258
0x1718	0xF5B37F81  CMP	R3, #258
0x171C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x171E	0xF2020414  ADDW	R4, R2, #20
0x1722	0xF04F0301  MOV	R3, #1
0x1726	0x4083    LSLS	R3, R0
0x1728	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x172A	0xF0060382  AND	R3, R6, #130
0x172E	0x2B82    CMP	R3, #130
0x1730	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x1732	0xF2020410  ADDW	R4, R2, #16
0x1736	0xF04F0301  MOV	R3, #1
0x173A	0x4083    LSLS	R3, R0
0x173C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x173E	0x462F    MOV	R7, R5
0x1740	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x1742	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x1744	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x1746	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x1748	0xFA1FF088  UXTH	R0, R8
0x174C	0x460F    MOV	R7, R1
0x174E	0x4631    MOV	R1, R6
0x1750	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x1752	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x1754	0x460F    MOV	R7, R1
0x1756	0x4629    MOV	R1, R5
0x1758	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x175A	0xF1B00FFF  CMP	R0, #255
0x175E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1760	0x1D33    ADDS	R3, R6, #4
0x1762	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x1766	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x1768	0x2A08    CMP	R2, #8
0x176A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x176C	0xF2020408  ADDW	R4, R2, #8
0x1770	0xF04F0301  MOV	R3, #1
0x1774	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x1778	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x177C	0x42A3    CMP	R3, R4
0x177E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1780	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x1782	0xF04F030F  MOV	R3, #15
0x1786	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x1788	0x43DB    MVN	R3, R3
0x178A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x178E	0xFA07F305  LSL	R3, R7, R5
0x1792	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x1796	0xF4017381  AND	R3, R1, #258
0x179A	0xF5B37F81  CMP	R3, #258
0x179E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x17A0	0xF2060514  ADDW	R5, R6, #20
0x17A4	0xF2020408  ADDW	R4, R2, #8
0x17A8	0xF04F0301  MOV	R3, #1
0x17AC	0x40A3    LSLS	R3, R4
0x17AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x17B0	0xF0010382  AND	R3, R1, #130
0x17B4	0x2B82    CMP	R3, #130
0x17B6	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x17B8	0xF2060510  ADDW	R5, R6, #16
0x17BC	0xF2020408  ADDW	R4, R2, #8
0x17C0	0xF04F0301  MOV	R3, #1
0x17C4	0x40A3    LSLS	R3, R4
0x17C6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x17C8	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x17CA	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x17CC	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x17CE	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x17D0	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x17D4	0xF8DDE000  LDR	LR, [SP, #0]
0x17D8	0xB001    ADD	SP, SP, #4
0x17DA	0x4770    BX	LR
0x17DC	0xFC00FFFF  	#-1024
0x17E0	0x00140008  	#524308
0x17E4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0748	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x074A	0x4919    LDR	R1, [PC, #100]
0x074C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0750	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0752	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0754	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0756	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0758	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x075A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x075C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x075E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0760	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0762	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0764	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0766	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0768	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x076A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x076C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x076E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0772	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0774	0x490F    LDR	R1, [PC, #60]
0x0776	0x4288    CMP	R0, R1
0x0778	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x077A	0x490F    LDR	R1, [PC, #60]
0x077C	0x4288    CMP	R0, R1
0x077E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0780	0x490E    LDR	R1, [PC, #56]
0x0782	0x4288    CMP	R0, R1
0x0784	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0786	0x490E    LDR	R1, [PC, #56]
0x0788	0x4288    CMP	R0, R1
0x078A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x078C	0x490D    LDR	R1, [PC, #52]
0x078E	0x4288    CMP	R0, R1
0x0790	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0792	0x490D    LDR	R1, [PC, #52]
0x0794	0x4288    CMP	R0, R1
0x0796	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0798	0x490C    LDR	R1, [PC, #48]
0x079A	0x4288    CMP	R0, R1
0x079C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x079E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x07A0	0x490B    LDR	R1, [PC, #44]
0x07A2	0x6809    LDR	R1, [R1, #0]
0x07A4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x07A8	0x4909    LDR	R1, [PC, #36]
0x07AA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x07AC	0xB001    ADD	SP, SP, #4
0x07AE	0x4770    BX	LR
0x07B0	0xFC00FFFF  	#-1024
0x07B4	0x08004001  	#1073809408
0x07B8	0x0C004001  	#1073810432
0x07BC	0x10004001  	#1073811456
0x07C0	0x14004001  	#1073812480
0x07C4	0x18004001  	#1073813504
0x07C8	0x1C004001  	#1073814528
0x07CC	0x20004001  	#1073815552
0x07D0	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x20F4	0xB082    SUB	SP, SP, #8
0x20F6	0xF8CDE000  STR	LR, [SP, #0]
0x20FA	0x460D    MOV	R5, R1
0x20FC	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x20FE	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x2102	0x2401    MOVS	R4, #1
0x2104	0xB224    SXTH	R4, R4
0x2106	0x40AC    LSLS	R4, R5
0x2108	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x210A	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x210C	0x6804    LDR	R4, [R0, #0]
0x210E	0x402C    ANDS	R4, R5
0x2110	0x2C00    CMP	R4, #0
0x2112	0xF2400400  MOVW	R4, #0
0x2116	0xD100    BNE	L__Button7
0x2118	0x2401    MOVS	R4, #1
L__Button7:
0x211A	0xB2E4    UXTB	R4, R4
0x211C	0x405C    EORS	R4, R3
0x211E	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x2120	0x9501    STR	R5, [SP, #4]
0x2122	0x460D    MOV	R5, R1
0x2124	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x2126	0x2D00    CMP	R5, #0
0x2128	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x212A	0xF7FFFB5D  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x212E	0xF7FFFB5B  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x2132	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x2134	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x2136	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x2138	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x213A	0x2C00    CMP	R4, #0
0x213C	0xF2400400  MOVW	R4, #0
0x2140	0xD100    BNE	L__Button8
0x2142	0x2401    MOVS	R4, #1
L__Button8:
0x2144	0xB2E4    UXTB	R4, R4
0x2146	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x2148	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x214A	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x214C	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x214E	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x2150	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x2152	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x2154	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x2156	0xF8DDE000  LDR	LR, [SP, #0]
0x215A	0xB002    ADD	SP, SP, #8
0x215C	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x17E8	0xF2417757  MOVW	R7, #5975
0x17EC	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x17F0	0x1E7F    SUBS	R7, R7, #1
0x17F2	0xD1FD    BNE	L_Delay_500us10
0x17F4	0xBF00    NOP
0x17F6	0xBF00    NOP
0x17F8	0xBF00    NOP
0x17FA	0xBF00    NOP
0x17FC	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x17FE	0x4770    BX	LR
; end of _Delay_500us
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x1BC0	0xB084    SUB	SP, SP, #16
0x1BC2	0xF8CDE000  STR	LR, [SP, #0]
0x1BC6	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x1BCA	0x2200    MOVS	R2, #0
0x1BCC	0xB252    SXTB	R2, R2
0x1BCE	0x491A    LDR	R1, [PC, #104]
0x1BD0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x1BD2	0xF7FEFE6B  BL	__Lib_TFT_Is_SSD1963_Set+0
0x1BD6	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x1BD8	0x4918    LDR	R1, [PC, #96]
0x1BDA	0x8809    LDRH	R1, [R1, #0]
0x1BDC	0x1E4C    SUBS	R4, R1, #1
0x1BDE	0x4918    LDR	R1, [PC, #96]
0x1BE0	0x8809    LDRH	R1, [R1, #0]
0x1BE2	0x1E49    SUBS	R1, R1, #1
0x1BE4	0xB2A3    UXTH	R3, R4
0x1BE6	0xB28A    UXTH	R2, R1
0x1BE8	0x2100    MOVS	R1, #0
0x1BEA	0x2000    MOVS	R0, #0
0x1BEC	0x4C15    LDR	R4, [PC, #84]
0x1BEE	0x6824    LDR	R4, [R4, #0]
0x1BF0	0x47A0    BLX	R4
0x1BF2	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x1BF4	0x2100    MOVS	R1, #0
0x1BF6	0x2000    MOVS	R0, #0
0x1BF8	0x4C13    LDR	R4, [PC, #76]
0x1BFA	0x6824    LDR	R4, [R4, #0]
0x1BFC	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x1BFE	0x4910    LDR	R1, [PC, #64]
0x1C00	0x880A    LDRH	R2, [R1, #0]
0x1C02	0x490E    LDR	R1, [PC, #56]
0x1C04	0x8809    LDRH	R1, [R1, #0]
0x1C06	0x4351    MULS	R1, R2, R1
0x1C08	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x1C0A	0x2100    MOVS	R1, #0
0x1C0C	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x1C0E	0x9A02    LDR	R2, [SP, #8]
0x1C10	0x9901    LDR	R1, [SP, #4]
0x1C12	0x4291    CMP	R1, R2
0x1C14	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x1C16	0xF8BD000C  LDRH	R0, [SP, #12]
0x1C1A	0x4C0C    LDR	R4, [PC, #48]
0x1C1C	0x6824    LDR	R4, [R4, #0]
0x1C1E	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x1C20	0x9901    LDR	R1, [SP, #4]
0x1C22	0x1C49    ADDS	R1, R1, #1
0x1C24	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x1C26	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x1C28	0x2201    MOVS	R2, #1
0x1C2A	0xB252    SXTB	R2, R2
0x1C2C	0x4902    LDR	R1, [PC, #8]
0x1C2E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x1C30	0xF8DDE000  LDR	LR, [SP, #0]
0x1C34	0xB004    ADD	SP, SP, #16
0x1C36	0x4770    BX	LR
0x1C38	0x01BC4223  	TFT_CS+0
0x1C3C	0x00342000  	_TFT_DISP_HEIGHT+0
0x1C40	0x00302000  	_TFT_DISP_WIDTH+0
0x1C44	0x00382000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1C48	0x003C2000  	_TFT_Set_Address_Ptr+0
0x1C4C	0x00402000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2374 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1800	0xB083    SUB	SP, SP, #12
0x1802	0xF8CDE000  STR	LR, [SP, #0]
0x1806	0xB29E    UXTH	R6, R3
0x1808	0xB293    UXTH	R3, R2
0x180A	0xB28A    UXTH	R2, R1
0x180C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2379 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x180E	0x4C49    LDR	R4, [PC, #292]
0x1810	0x8824    LDRH	R4, [R4, #0]
0x1812	0xF5B47FF0  CMP	R4, #480
0x1816	0xD805    BHI	L__TFT_Set_Address_SSD1963II194
0x1818	0x4C47    LDR	R4, [PC, #284]
0x181A	0x8824    LDRH	R4, [R4, #0]
0x181C	0xF5B47FF0  CMP	R4, #480
0x1820	0xD800    BHI	L__TFT_Set_Address_SSD1963II193
0x1822	0xE004    B	L_TFT_Set_Address_SSD1963II135
L__TFT_Set_Address_SSD1963II194:
L__TFT_Set_Address_SSD1963II193:
;__Lib_TFT_Defs.c, 2380 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1824	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2381 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1828	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2382 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x182C	0xE003    B	L_TFT_Set_Address_SSD1963II136
L_TFT_Set_Address_SSD1963II135:
;__Lib_TFT_Defs.c, 2384 :: 		_width = 480;
; _width start address is: 32 (R8)
0x182E	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2385 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1832	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2386 :: 		}
L_TFT_Set_Address_SSD1963II136:
;__Lib_TFT_Defs.c, 2387 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1836	0x4C41    LDR	R4, [PC, #260]
0x1838	0x7824    LDRB	R4, [R4, #0]
0x183A	0x2C5A    CMP	R4, #90
0x183C	0xD11D    BNE	L_TFT_Set_Address_SSD1963II137
;__Lib_TFT_Defs.c, 2388 :: 		if (Is_TFT_Rotated_180()) {
0x183E	0xF7FEFE39  BL	_Is_TFT_Rotated_180+0
0x1842	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II138
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2389 :: 		s_col = (_width - 1) - y2;
0x1844	0xF1A80501  SUB	R5, R8, #1
0x1848	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x184A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x184C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2390 :: 		e_col = (_width - 1) - y1;
0x1850	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1852	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2391 :: 		s_page = x1;
0x1856	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2392 :: 		e_page = x2;
0x185A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2393 :: 		} else {
0x185E	0xE00B    B	L_TFT_Set_Address_SSD1963II139
L_TFT_Set_Address_SSD1963II138:
;__Lib_TFT_Defs.c, 2394 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1860	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2395 :: 		e_col = y2;
0x1864	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2396 :: 		s_page = (_height - 1) - x2;
0x1868	0x1E7D    SUBS	R5, R7, #1
0x186A	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x186C	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x186E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2397 :: 		e_page = (_height - 1) - x1;
0x1872	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1874	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2398 :: 		}
L_TFT_Set_Address_SSD1963II139:
;__Lib_TFT_Defs.c, 2399 :: 		} else {
0x1878	0xE01C    B	L_TFT_Set_Address_SSD1963II140
L_TFT_Set_Address_SSD1963II137:
;__Lib_TFT_Defs.c, 2400 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x187A	0xF7FEFE1B  BL	_Is_TFT_Rotated_180+0
0x187E	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II141
;__Lib_TFT_Defs.c, 2401 :: 		s_col = (_width - 1) - x2;
0x1880	0xF1A80501  SUB	R5, R8, #1
0x1884	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1886	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1888	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2402 :: 		e_col = (_width - 1) - x1;
0x188C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x188E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2403 :: 		s_page = (_height - 1) - y2;
0x1892	0x1E7D    SUBS	R5, R7, #1
0x1894	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1896	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1898	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2404 :: 		e_page = (_height - 1) - y1;
0x189C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x189E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2405 :: 		} else {
0x18A2	0xE007    B	L_TFT_Set_Address_SSD1963II142
L_TFT_Set_Address_SSD1963II141:
;__Lib_TFT_Defs.c, 2406 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x18A4	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2407 :: 		e_col = x2;
0x18A8	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2408 :: 		s_page = y1;
0x18AC	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2409 :: 		e_page = y2;
0x18B0	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2410 :: 		}
L_TFT_Set_Address_SSD1963II142:
;__Lib_TFT_Defs.c, 2411 :: 		}
L_TFT_Set_Address_SSD1963II140:
;__Lib_TFT_Defs.c, 2412 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x18B4	0x202A    MOVS	R0, #42
0x18B6	0x4C22    LDR	R4, [PC, #136]
0x18B8	0x6824    LDR	R4, [R4, #0]
0x18BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2413 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x18BC	0xF8BD4004  LDRH	R4, [SP, #4]
0x18C0	0x0A24    LSRS	R4, R4, #8
0x18C2	0xB2E0    UXTB	R0, R4
0x18C4	0x4C1F    LDR	R4, [PC, #124]
0x18C6	0x6824    LDR	R4, [R4, #0]
0x18C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2414 :: 		TFT_Write_Command_Ptr(s_col);
0x18CA	0xF8BD0004  LDRH	R0, [SP, #4]
0x18CE	0x4C1D    LDR	R4, [PC, #116]
0x18D0	0x6824    LDR	R4, [R4, #0]
0x18D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2415 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x18D4	0xF8BD4006  LDRH	R4, [SP, #6]
0x18D8	0x0A24    LSRS	R4, R4, #8
0x18DA	0xB2E0    UXTB	R0, R4
0x18DC	0x4C19    LDR	R4, [PC, #100]
0x18DE	0x6824    LDR	R4, [R4, #0]
0x18E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2416 :: 		TFT_Write_Command_Ptr(e_col);
0x18E2	0xF8BD0006  LDRH	R0, [SP, #6]
0x18E6	0x4C17    LDR	R4, [PC, #92]
0x18E8	0x6824    LDR	R4, [R4, #0]
0x18EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2418 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x18EC	0x202B    MOVS	R0, #43
0x18EE	0x4C14    LDR	R4, [PC, #80]
0x18F0	0x6824    LDR	R4, [R4, #0]
0x18F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2419 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x18F4	0xF8BD4008  LDRH	R4, [SP, #8]
0x18F8	0x0A24    LSRS	R4, R4, #8
0x18FA	0xB2E0    UXTB	R0, R4
0x18FC	0x4C11    LDR	R4, [PC, #68]
0x18FE	0x6824    LDR	R4, [R4, #0]
0x1900	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2420 :: 		TFT_Write_Command_Ptr(s_page);
0x1902	0xF8BD0008  LDRH	R0, [SP, #8]
0x1906	0x4C0F    LDR	R4, [PC, #60]
0x1908	0x6824    LDR	R4, [R4, #0]
0x190A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x190C	0xF8BD400A  LDRH	R4, [SP, #10]
0x1910	0x0A24    LSRS	R4, R4, #8
0x1912	0xB2E0    UXTB	R0, R4
0x1914	0x4C0B    LDR	R4, [PC, #44]
0x1916	0x6824    LDR	R4, [R4, #0]
0x1918	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr(e_page);
0x191A	0xF8BD000A  LDRH	R0, [SP, #10]
0x191E	0x4C09    LDR	R4, [PC, #36]
0x1920	0x6824    LDR	R4, [R4, #0]
0x1922	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Set_Index_Ptr(0x2C);
0x1924	0x202C    MOVS	R0, #44
0x1926	0x4C06    LDR	R4, [PC, #24]
0x1928	0x6824    LDR	R4, [R4, #0]
0x192A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2424 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x192C	0xF8DDE000  LDR	LR, [SP, #0]
0x1930	0xB003    ADD	SP, SP, #12
0x1932	0x4770    BX	LR
0x1934	0x00302000  	_TFT_DISP_WIDTH+0
0x1938	0x00342000  	_TFT_DISP_HEIGHT+0
0x193C	0x001F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1940	0x00702000  	_TFT_Set_Index_Ptr+0
0x1944	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 54 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x07D4	0xB081    SUB	SP, SP, #4
0x07D6	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 55 :: 		TFT_RS = 0;
0x07DA	0x2200    MOVS	R2, #0
0x07DC	0xB252    SXTB	R2, R2
0x07DE	0x4908    LDR	R1, [PC, #32]
0x07E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 56 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x07E2	0xF7FFFCB5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 57 :: 		TFT_Write_Strobe();
0x07E6	0x2200    MOVS	R2, #0
0x07E8	0xB252    SXTB	R2, R2
0x07EA	0x4906    LDR	R1, [PC, #24]
0x07EC	0x600A    STR	R2, [R1, #0]
0x07EE	0xBF00    NOP
0x07F0	0x2201    MOVS	R2, #1
0x07F2	0xB252    SXTB	R2, R2
0x07F4	0x4903    LDR	R1, [PC, #12]
0x07F6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 58 :: 		}
L_end_TFT_Set_Index:
0x07F8	0xF8DDE000  LDR	LR, [SP, #0]
0x07FC	0xB001    ADD	SP, SP, #4
0x07FE	0x4770    BX	LR
0x0800	0x01B04223  	TFT_RS+0
0x0804	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 43 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 46 :: 		temp &= 0xFF00;
0x0150	0x4A04    LDR	R2, [PC, #16]
0x0152	0x8811    LDRH	R1, [R2, #0]
0x0154	0xF401417F  AND	R1, R1, #65280
0x0158	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 47 :: 		TFT_DataPort = value | temp;
0x015A	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x015E	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 48 :: 		}
L_end_Write_to_Port:
0x0160	0x4770    BX	LR
0x0162	0xBF00    NOP
0x0164	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 64 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x0300	0xB081    SUB	SP, SP, #4
0x0302	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 65 :: 		TFT_RS = 1;
0x0306	0x2201    MOVS	R2, #1
0x0308	0xB252    SXTB	R2, R2
0x030A	0x4908    LDR	R1, [PC, #32]
0x030C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 66 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x030E	0xF7FFFF1F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 67 :: 		TFT_Write_Strobe();
0x0312	0x2200    MOVS	R2, #0
0x0314	0xB252    SXTB	R2, R2
0x0316	0x4906    LDR	R1, [PC, #24]
0x0318	0x600A    STR	R2, [R1, #0]
0x031A	0xBF00    NOP
0x031C	0x2201    MOVS	R2, #1
0x031E	0xB252    SXTB	R2, R2
0x0320	0x4903    LDR	R1, [PC, #12]
0x0322	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 68 :: 		}
L_end_TFT_Write_Command:
0x0324	0xF8DDE000  LDR	LR, [SP, #0]
0x0328	0xB001    ADD	SP, SP, #4
0x032A	0x4770    BX	LR
0x032C	0x01B04223  	TFT_RS+0
0x0330	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 2883 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x02AC	0xB082    SUB	SP, SP, #8
0x02AE	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2884 :: 		Delay_1us(); Delay_1us();
0x02B2	0xF7FFFF9D  BL	_Delay_1us+0
0x02B6	0xF7FFFF9B  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2885 :: 		TFT_CS = 0;
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0xB25B    SXTB	R3, R3
0x02BE	0x490C    LDR	R1, [PC, #48]
0x02C0	0x9101    STR	R1, [SP, #4]
0x02C2	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2886 :: 		TFT_RD = 1;
0x02C4	0x2201    MOVS	R2, #1
0x02C6	0xB252    SXTB	R2, R2
0x02C8	0x490A    LDR	R1, [PC, #40]
0x02CA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2887 :: 		TFT_RS = 0;
0x02CC	0x490A    LDR	R1, [PC, #40]
0x02CE	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2888 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x02D0	0xF7FFFF3E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2889 :: 		TFT_WR = 0;
0x02D4	0x2200    MOVS	R2, #0
0x02D6	0xB252    SXTB	R2, R2
0x02D8	0x4908    LDR	R1, [PC, #32]
0x02DA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2890 :: 		TFT_WR = 1;
0x02DC	0x2201    MOVS	R2, #1
0x02DE	0xB252    SXTB	R2, R2
0x02E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2891 :: 		TFT_CS = 1;
0x02E2	0x9901    LDR	R1, [SP, #4]
0x02E4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2892 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x02E6	0xF8DDE000  LDR	LR, [SP, #0]
0x02EA	0xB002    ADD	SP, SP, #8
0x02EC	0x4770    BX	LR
0x02EE	0xBF00    NOP
0x02F0	0x01BC4223  	TFT_CS+0
0x02F4	0x01A84223  	TFT_RD+0
0x02F8	0x01B04223  	TFT_RS+0
0x02FC	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x01F0	0xF240070B  MOVW	R7, #11
0x01F4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x01F8	0x1E7F    SUBS	R7, R7, #1
0x01FA	0xD1FD    BNE	L_Delay_1us0
0x01FC	0xBF00    NOP
0x01FE	0xBF00    NOP
0x0200	0xBF00    NOP
0x0202	0xBF00    NOP
0x0204	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0206	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 2898 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0334	0xB082    SUB	SP, SP, #8
0x0336	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2899 :: 		TFT_CS = 0;
0x033A	0x2200    MOVS	R2, #0
0x033C	0xB252    SXTB	R2, R2
0x033E	0x490E    LDR	R1, [PC, #56]
0x0340	0x9101    STR	R1, [SP, #4]
0x0342	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2900 :: 		TFT_RD = 1;
0x0344	0x2201    MOVS	R2, #1
0x0346	0xB252    SXTB	R2, R2
0x0348	0x490C    LDR	R1, [PC, #48]
0x034A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2901 :: 		TFT_RS = 1;
0x034C	0x490C    LDR	R1, [PC, #48]
0x034E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2902 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0350	0xF7FFFEFE  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2903 :: 		TFT_WR = 0;
0x0354	0x2200    MOVS	R2, #0
0x0356	0xB252    SXTB	R2, R2
0x0358	0x490A    LDR	R1, [PC, #40]
0x035A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2904 :: 		TFT_WR = 1;
0x035C	0x2201    MOVS	R2, #1
0x035E	0xB252    SXTB	R2, R2
0x0360	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2905 :: 		TFT_CS = 1;
0x0362	0x9901    LDR	R1, [SP, #4]
0x0364	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2906 :: 		Delay_1us(); Delay_1us();
0x0366	0xF7FFFF43  BL	_Delay_1us+0
0x036A	0xF7FFFF41  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2907 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x036E	0xF8DDE000  LDR	LR, [SP, #0]
0x0372	0xB002    ADD	SP, SP, #8
0x0374	0x4770    BX	LR
0x0376	0xBF00    NOP
0x0378	0x01BC4223  	TFT_CS+0
0x037C	0x01A84223  	TFT_RD+0
0x0380	0x01B04223  	TFT_RS+0
0x0384	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 25 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 26 :: 		return TFT_Rotated_180;
0x04B4	0x4801    LDR	R0, [PC, #4]
0x04B6	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 27 :: 		}
L_end_Is_TFT_Rotated_180:
0x04B8	0x4770    BX	LR
0x04BA	0xBF00    NOP
0x04BC	0x001E2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 277 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1440	0xB083    SUB	SP, SP, #12
0x1442	0xF8CDE000  STR	LR, [SP, #0]
0x1446	0xF8AD0004  STRH	R0, [SP, #4]
0x144A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Index_Ptr(0x02);
0x144E	0x2002    MOVS	R0, #2
0x1450	0x4C17    LDR	R4, [PC, #92]
0x1452	0x6824    LDR	R4, [R4, #0]
0x1454	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 279 :: 		TFT_Write_Command_Ptr(x>>8);
0x1456	0xF8BD2004  LDRH	R2, [SP, #4]
0x145A	0x0A14    LSRS	R4, R2, #8
0x145C	0xB2E0    UXTB	R0, R4
0x145E	0x4C15    LDR	R4, [PC, #84]
0x1460	0x6824    LDR	R4, [R4, #0]
0x1462	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Index_Ptr(0x03);
0x1464	0x2003    MOVS	R0, #3
0x1466	0x4C12    LDR	R4, [PC, #72]
0x1468	0x6824    LDR	R4, [R4, #0]
0x146A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 281 :: 		TFT_Write_Command_Ptr(x);
0x146C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1470	0x4C10    LDR	R4, [PC, #64]
0x1472	0x6824    LDR	R4, [R4, #0]
0x1474	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 282 :: 		TFT_Set_Index_Ptr(0x06);
0x1476	0x2006    MOVS	R0, #6
0x1478	0x4C0D    LDR	R4, [PC, #52]
0x147A	0x6824    LDR	R4, [R4, #0]
0x147C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 283 :: 		TFT_Write_Command_Ptr(y>>8);
0x147E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1482	0x0A14    LSRS	R4, R2, #8
0x1484	0xB2E0    UXTB	R0, R4
0x1486	0x4C0B    LDR	R4, [PC, #44]
0x1488	0x6824    LDR	R4, [R4, #0]
0x148A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 284 :: 		TFT_Set_Index_Ptr(0x07);
0x148C	0x2007    MOVS	R0, #7
0x148E	0x4C08    LDR	R4, [PC, #32]
0x1490	0x6824    LDR	R4, [R4, #0]
0x1492	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 285 :: 		TFT_Write_Command_Ptr(y);
0x1494	0xF8BD0008  LDRH	R0, [SP, #8]
0x1498	0x4C06    LDR	R4, [PC, #24]
0x149A	0x6824    LDR	R4, [R4, #0]
0x149C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 286 :: 		TFT_Set_Index_Ptr(0x22);
0x149E	0x2022    MOVS	R0, #34
0x14A0	0x4C03    LDR	R4, [PC, #12]
0x14A2	0x6824    LDR	R4, [R4, #0]
0x14A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 287 :: 		}
L_end_TFT_Set_Address:
0x14A6	0xF8DDE000  LDR	LR, [SP, #0]
0x14AA	0xB003    ADD	SP, SP, #12
0x14AC	0x4770    BX	LR
0x14AE	0xBF00    NOP
0x14B0	0x00702000  	_TFT_Set_Index_Ptr+0
0x14B4	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 386 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x14B8	0xB083    SUB	SP, SP, #12
0x14BA	0xF8CDE000  STR	LR, [SP, #0]
0x14BE	0xF8AD0004  STRH	R0, [SP, #4]
0x14C2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 387 :: 		TFT_Set_Index_Ptr(0x2A);
0x14C6	0x202A    MOVS	R0, #42
0x14C8	0x4C13    LDR	R4, [PC, #76]
0x14CA	0x6824    LDR	R4, [R4, #0]
0x14CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 388 :: 		TFT_Write_Command_Ptr(x>>8);
0x14CE	0xF8BD2004  LDRH	R2, [SP, #4]
0x14D2	0x0A14    LSRS	R4, R2, #8
0x14D4	0xB2E0    UXTB	R0, R4
0x14D6	0x4C11    LDR	R4, [PC, #68]
0x14D8	0x6824    LDR	R4, [R4, #0]
0x14DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 389 :: 		TFT_Write_Command_Ptr(x);
0x14DC	0xF8BD0004  LDRH	R0, [SP, #4]
0x14E0	0x4C0E    LDR	R4, [PC, #56]
0x14E2	0x6824    LDR	R4, [R4, #0]
0x14E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 390 :: 		TFT_Set_Index_Ptr(0x2B);
0x14E6	0x202B    MOVS	R0, #43
0x14E8	0x4C0B    LDR	R4, [PC, #44]
0x14EA	0x6824    LDR	R4, [R4, #0]
0x14EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 391 :: 		TFT_Write_Command_Ptr(y>>8);
0x14EE	0xF8BD2008  LDRH	R2, [SP, #8]
0x14F2	0x0A14    LSRS	R4, R2, #8
0x14F4	0xB2E0    UXTB	R0, R4
0x14F6	0x4C09    LDR	R4, [PC, #36]
0x14F8	0x6824    LDR	R4, [R4, #0]
0x14FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 392 :: 		TFT_Write_Command_Ptr(y);
0x14FC	0xF8BD0008  LDRH	R0, [SP, #8]
0x1500	0x4C06    LDR	R4, [PC, #24]
0x1502	0x6824    LDR	R4, [R4, #0]
0x1504	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 393 :: 		TFT_Set_Index_Ptr(0x2C);
0x1506	0x202C    MOVS	R0, #44
0x1508	0x4C03    LDR	R4, [PC, #12]
0x150A	0x6824    LDR	R4, [R4, #0]
0x150C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 394 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x150E	0xF8DDE000  LDR	LR, [SP, #0]
0x1512	0xB003    ADD	SP, SP, #12
0x1514	0x4770    BX	LR
0x1516	0xBF00    NOP
0x1518	0x00702000  	_TFT_Set_Index_Ptr+0
0x151C	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 611 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1520	0xB083    SUB	SP, SP, #12
0x1522	0xF8CDE000  STR	LR, [SP, #0]
0x1526	0xF8AD0004  STRH	R0, [SP, #4]
0x152A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 612 :: 		if (TFT_Disp_Rotation == 90) {
0x152E	0x4A2E    LDR	R2, [PC, #184]
0x1530	0x7812    LDRB	R2, [R2, #0]
0x1532	0x2A5A    CMP	R2, #90
0x1534	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 613 :: 		TFT_Set_Index_Ptr(0x02);
0x1536	0x2002    MOVS	R0, #2
0x1538	0x4C2C    LDR	R4, [PC, #176]
0x153A	0x6824    LDR	R4, [R4, #0]
0x153C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 614 :: 		TFT_Write_Command_Ptr(x>>8);
0x153E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1542	0x0A14    LSRS	R4, R2, #8
0x1544	0xB2E0    UXTB	R0, R4
0x1546	0x4C2A    LDR	R4, [PC, #168]
0x1548	0x6824    LDR	R4, [R4, #0]
0x154A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 615 :: 		TFT_Set_Index_Ptr(0x03);
0x154C	0x2003    MOVS	R0, #3
0x154E	0x4C27    LDR	R4, [PC, #156]
0x1550	0x6824    LDR	R4, [R4, #0]
0x1552	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 616 :: 		TFT_Write_Command_Ptr(x);
0x1554	0xF8BD0004  LDRH	R0, [SP, #4]
0x1558	0x4C25    LDR	R4, [PC, #148]
0x155A	0x6824    LDR	R4, [R4, #0]
0x155C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 617 :: 		TFT_Set_Index_Ptr(0x06);
0x155E	0x2006    MOVS	R0, #6
0x1560	0x4C22    LDR	R4, [PC, #136]
0x1562	0x6824    LDR	R4, [R4, #0]
0x1564	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 618 :: 		TFT_Write_Command_Ptr(y>>8);
0x1566	0xF8BD2008  LDRH	R2, [SP, #8]
0x156A	0x0A14    LSRS	R4, R2, #8
0x156C	0xB2E0    UXTB	R0, R4
0x156E	0x4C20    LDR	R4, [PC, #128]
0x1570	0x6824    LDR	R4, [R4, #0]
0x1572	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 619 :: 		TFT_Set_Index_Ptr(0x07);
0x1574	0x2007    MOVS	R0, #7
0x1576	0x4C1D    LDR	R4, [PC, #116]
0x1578	0x6824    LDR	R4, [R4, #0]
0x157A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 620 :: 		TFT_Write_Command_Ptr(y);
0x157C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1580	0x4C1B    LDR	R4, [PC, #108]
0x1582	0x6824    LDR	R4, [R4, #0]
0x1584	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 621 :: 		}
0x1586	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 623 :: 		TFT_Set_Index_Ptr(0x02);
0x1588	0x2002    MOVS	R0, #2
0x158A	0x4C18    LDR	R4, [PC, #96]
0x158C	0x6824    LDR	R4, [R4, #0]
0x158E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 624 :: 		TFT_Write_Command_Ptr(y>>8);
0x1590	0xF8BD2008  LDRH	R2, [SP, #8]
0x1594	0x0A14    LSRS	R4, R2, #8
0x1596	0xB2E0    UXTB	R0, R4
0x1598	0x4C15    LDR	R4, [PC, #84]
0x159A	0x6824    LDR	R4, [R4, #0]
0x159C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 625 :: 		TFT_Set_Index_Ptr(0x03);
0x159E	0x2003    MOVS	R0, #3
0x15A0	0x4C12    LDR	R4, [PC, #72]
0x15A2	0x6824    LDR	R4, [R4, #0]
0x15A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 626 :: 		TFT_Write_Command_Ptr(y);
0x15A6	0xF8BD0008  LDRH	R0, [SP, #8]
0x15AA	0x4C11    LDR	R4, [PC, #68]
0x15AC	0x6824    LDR	R4, [R4, #0]
0x15AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 627 :: 		TFT_Set_Index_Ptr(0x06);
0x15B0	0x2006    MOVS	R0, #6
0x15B2	0x4C0E    LDR	R4, [PC, #56]
0x15B4	0x6824    LDR	R4, [R4, #0]
0x15B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 628 :: 		TFT_Write_Command_Ptr(x>>8);
0x15B8	0xF8BD2004  LDRH	R2, [SP, #4]
0x15BC	0x0A14    LSRS	R4, R2, #8
0x15BE	0xB2E0    UXTB	R0, R4
0x15C0	0x4C0B    LDR	R4, [PC, #44]
0x15C2	0x6824    LDR	R4, [R4, #0]
0x15C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 629 :: 		TFT_Set_Index_Ptr(0x07);
0x15C6	0x2007    MOVS	R0, #7
0x15C8	0x4C08    LDR	R4, [PC, #32]
0x15CA	0x6824    LDR	R4, [R4, #0]
0x15CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 630 :: 		TFT_Write_Command_Ptr(x);
0x15CE	0xF8BD0004  LDRH	R0, [SP, #4]
0x15D2	0x4C07    LDR	R4, [PC, #28]
0x15D4	0x6824    LDR	R4, [R4, #0]
0x15D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 631 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 632 :: 		TFT_Set_Index_Ptr(0x22);
0x15D8	0x2022    MOVS	R0, #34
0x15DA	0x4C04    LDR	R4, [PC, #16]
0x15DC	0x6824    LDR	R4, [R4, #0]
0x15DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 633 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x15E0	0xF8DDE000  LDR	LR, [SP, #0]
0x15E4	0xB003    ADD	SP, SP, #12
0x15E6	0x4770    BX	LR
0x15E8	0x001F2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x15EC	0x00702000  	_TFT_Set_Index_Ptr+0
0x15F0	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 877 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1A80	0xB083    SUB	SP, SP, #12
0x1A82	0xF8CDE000  STR	LR, [SP, #0]
0x1A86	0xF8AD0004  STRH	R0, [SP, #4]
0x1A8A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 878 :: 		TFT_Set_Index_Ptr(0x2A);
0x1A8E	0x202A    MOVS	R0, #42
0x1A90	0x4C13    LDR	R4, [PC, #76]
0x1A92	0x6824    LDR	R4, [R4, #0]
0x1A94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 879 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A96	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A9A	0x0A14    LSRS	R4, R2, #8
0x1A9C	0xB2E0    UXTB	R0, R4
0x1A9E	0x4C11    LDR	R4, [PC, #68]
0x1AA0	0x6824    LDR	R4, [R4, #0]
0x1AA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 880 :: 		TFT_Write_Command_Ptr(x);
0x1AA4	0xF8BD0004  LDRH	R0, [SP, #4]
0x1AA8	0x4C0E    LDR	R4, [PC, #56]
0x1AAA	0x6824    LDR	R4, [R4, #0]
0x1AAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 881 :: 		TFT_Set_Index_Ptr(0x2B);
0x1AAE	0x202B    MOVS	R0, #43
0x1AB0	0x4C0B    LDR	R4, [PC, #44]
0x1AB2	0x6824    LDR	R4, [R4, #0]
0x1AB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 882 :: 		TFT_Write_Command_Ptr(y>>8);
0x1AB6	0xF8BD2008  LDRH	R2, [SP, #8]
0x1ABA	0x0A14    LSRS	R4, R2, #8
0x1ABC	0xB2E0    UXTB	R0, R4
0x1ABE	0x4C09    LDR	R4, [PC, #36]
0x1AC0	0x6824    LDR	R4, [R4, #0]
0x1AC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 883 :: 		TFT_Write_Command_Ptr(y);
0x1AC4	0xF8BD0008  LDRH	R0, [SP, #8]
0x1AC8	0x4C06    LDR	R4, [PC, #24]
0x1ACA	0x6824    LDR	R4, [R4, #0]
0x1ACC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 884 :: 		TFT_Set_Index_Ptr(0x2C);
0x1ACE	0x202C    MOVS	R0, #44
0x1AD0	0x4C03    LDR	R4, [PC, #12]
0x1AD2	0x6824    LDR	R4, [R4, #0]
0x1AD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 885 :: 		}
L_end_TFT_Set_Address_R61526:
0x1AD6	0xF8DDE000  LDR	LR, [SP, #0]
0x1ADA	0xB003    ADD	SP, SP, #12
0x1ADC	0x4770    BX	LR
0x1ADE	0xBF00    NOP
0x1AE0	0x00702000  	_TFT_Set_Index_Ptr+0
0x1AE4	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1377 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x1948	0xB083    SUB	SP, SP, #12
0x194A	0xF8CDE000  STR	LR, [SP, #0]
0x194E	0xF8AD0004  STRH	R0, [SP, #4]
0x1952	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1378 :: 		TFT_Set_Index_Ptr(0x2A);
0x1956	0x202A    MOVS	R0, #42
0x1958	0x4C13    LDR	R4, [PC, #76]
0x195A	0x6824    LDR	R4, [R4, #0]
0x195C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1379 :: 		TFT_Write_Command_Ptr(x>>8);
0x195E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1962	0x0A14    LSRS	R4, R2, #8
0x1964	0xB2E0    UXTB	R0, R4
0x1966	0x4C11    LDR	R4, [PC, #68]
0x1968	0x6824    LDR	R4, [R4, #0]
0x196A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1380 :: 		TFT_Write_Command_Ptr(x);
0x196C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1970	0x4C0E    LDR	R4, [PC, #56]
0x1972	0x6824    LDR	R4, [R4, #0]
0x1974	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1381 :: 		TFT_Set_Index_Ptr(0x2B);
0x1976	0x202B    MOVS	R0, #43
0x1978	0x4C0B    LDR	R4, [PC, #44]
0x197A	0x6824    LDR	R4, [R4, #0]
0x197C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1382 :: 		TFT_Write_Command_Ptr(y>>8);
0x197E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1982	0x0A14    LSRS	R4, R2, #8
0x1984	0xB2E0    UXTB	R0, R4
0x1986	0x4C09    LDR	R4, [PC, #36]
0x1988	0x6824    LDR	R4, [R4, #0]
0x198A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1383 :: 		TFT_Write_Command_Ptr(y);
0x198C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1990	0x4C06    LDR	R4, [PC, #24]
0x1992	0x6824    LDR	R4, [R4, #0]
0x1994	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1384 :: 		TFT_Set_Index_Ptr(0x2C);
0x1996	0x202C    MOVS	R0, #44
0x1998	0x4C03    LDR	R4, [PC, #12]
0x199A	0x6824    LDR	R4, [R4, #0]
0x199C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1385 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x199E	0xF8DDE000  LDR	LR, [SP, #0]
0x19A2	0xB003    ADD	SP, SP, #12
0x19A4	0x4770    BX	LR
0x19A6	0xBF00    NOP
0x19A8	0x00702000  	_TFT_Set_Index_Ptr+0
0x19AC	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1634 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x19B0	0xB083    SUB	SP, SP, #12
0x19B2	0xF8CDE000  STR	LR, [SP, #0]
0x19B6	0xF8AD0004  STRH	R0, [SP, #4]
0x19BA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1635 :: 		TFT_Set_Index_Ptr(0x2A);
0x19BE	0x202A    MOVS	R0, #42
0x19C0	0x4C13    LDR	R4, [PC, #76]
0x19C2	0x6824    LDR	R4, [R4, #0]
0x19C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1636 :: 		TFT_Write_Command_Ptr(x>>8);
0x19C6	0xF8BD2004  LDRH	R2, [SP, #4]
0x19CA	0x0A14    LSRS	R4, R2, #8
0x19CC	0xB2E0    UXTB	R0, R4
0x19CE	0x4C11    LDR	R4, [PC, #68]
0x19D0	0x6824    LDR	R4, [R4, #0]
0x19D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1637 :: 		TFT_Write_Command_Ptr(x);
0x19D4	0xF8BD0004  LDRH	R0, [SP, #4]
0x19D8	0x4C0E    LDR	R4, [PC, #56]
0x19DA	0x6824    LDR	R4, [R4, #0]
0x19DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1638 :: 		TFT_Set_Index_Ptr(0x2B);
0x19DE	0x202B    MOVS	R0, #43
0x19E0	0x4C0B    LDR	R4, [PC, #44]
0x19E2	0x6824    LDR	R4, [R4, #0]
0x19E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1639 :: 		TFT_Write_Command_Ptr(y>>8);
0x19E6	0xF8BD2008  LDRH	R2, [SP, #8]
0x19EA	0x0A14    LSRS	R4, R2, #8
0x19EC	0xB2E0    UXTB	R0, R4
0x19EE	0x4C09    LDR	R4, [PC, #36]
0x19F0	0x6824    LDR	R4, [R4, #0]
0x19F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1640 :: 		TFT_Write_Command_Ptr(y);
0x19F4	0xF8BD0008  LDRH	R0, [SP, #8]
0x19F8	0x4C06    LDR	R4, [PC, #24]
0x19FA	0x6824    LDR	R4, [R4, #0]
0x19FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1641 :: 		TFT_Set_Index_Ptr(0x2C);
0x19FE	0x202C    MOVS	R0, #44
0x1A00	0x4C03    LDR	R4, [PC, #12]
0x1A02	0x6824    LDR	R4, [R4, #0]
0x1A04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1642 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x1A06	0xF8DDE000  LDR	LR, [SP, #0]
0x1A0A	0xB003    ADD	SP, SP, #12
0x1A0C	0x4770    BX	LR
0x1A0E	0xBF00    NOP
0x1A10	0x00702000  	_TFT_Set_Index_Ptr+0
0x1A14	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2112 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1A18	0xB083    SUB	SP, SP, #12
0x1A1A	0xF8CDE000  STR	LR, [SP, #0]
0x1A1E	0xF8AD0004  STRH	R0, [SP, #4]
0x1A22	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2113 :: 		TFT_Set_Index_Ptr(0x2A);
0x1A26	0x202A    MOVS	R0, #42
0x1A28	0x4C13    LDR	R4, [PC, #76]
0x1A2A	0x6824    LDR	R4, [R4, #0]
0x1A2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A2E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A32	0x0A14    LSRS	R4, R2, #8
0x1A34	0xB2E0    UXTB	R0, R4
0x1A36	0x4C11    LDR	R4, [PC, #68]
0x1A38	0x6824    LDR	R4, [R4, #0]
0x1A3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2115 :: 		TFT_Write_Command_Ptr(x);
0x1A3C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A40	0x4C0E    LDR	R4, [PC, #56]
0x1A42	0x6824    LDR	R4, [R4, #0]
0x1A44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2116 :: 		TFT_Set_Index_Ptr(0x2B);
0x1A46	0x202B    MOVS	R0, #43
0x1A48	0x4C0B    LDR	R4, [PC, #44]
0x1A4A	0x6824    LDR	R4, [R4, #0]
0x1A4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2117 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A4E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1A52	0x0A14    LSRS	R4, R2, #8
0x1A54	0xB2E0    UXTB	R0, R4
0x1A56	0x4C09    LDR	R4, [PC, #36]
0x1A58	0x6824    LDR	R4, [R4, #0]
0x1A5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2118 :: 		TFT_Write_Command_Ptr(y);
0x1A5C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A60	0x4C06    LDR	R4, [PC, #24]
0x1A62	0x6824    LDR	R4, [R4, #0]
0x1A64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2119 :: 		TFT_Set_Index_Ptr(0x2C);
0x1A66	0x202C    MOVS	R0, #44
0x1A68	0x4C03    LDR	R4, [PC, #12]
0x1A6A	0x6824    LDR	R4, [R4, #0]
0x1A6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2120 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1A6E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A72	0xB003    ADD	SP, SP, #12
0x1A74	0x4770    BX	LR
0x1A76	0xBF00    NOP
0x1A78	0x00702000  	_TFT_Set_Index_Ptr+0
0x1A7C	0x00742000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 295 :: 		void TFT_Write_Data(unsigned int _data) {
0x13E0	0xB083    SUB	SP, SP, #12
0x13E2	0xF8CDE000  STR	LR, [SP, #0]
0x13E6	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 296 :: 		TFT_RS = 1;
0x13EA	0x2201    MOVS	R2, #1
0x13EC	0xB252    SXTB	R2, R2
0x13EE	0x4912    LDR	R1, [PC, #72]
0x13F0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 297 :: 		Write_to_Port(Hi(_data));
0x13F2	0xA901    ADD	R1, SP, #4
0x13F4	0x9102    STR	R1, [SP, #8]
0x13F6	0x1C49    ADDS	R1, R1, #1
0x13F8	0x7809    LDRB	R1, [R1, #0]
0x13FA	0xB2C8    UXTB	R0, R1
0x13FC	0xF7FEFEA8  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 298 :: 		TFT_Write_Strobe();
0x1400	0x2200    MOVS	R2, #0
0x1402	0xB252    SXTB	R2, R2
0x1404	0x490D    LDR	R1, [PC, #52]
0x1406	0x600A    STR	R2, [R1, #0]
0x1408	0xBF00    NOP
0x140A	0x2201    MOVS	R2, #1
0x140C	0xB252    SXTB	R2, R2
0x140E	0x490B    LDR	R1, [PC, #44]
0x1410	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 299 :: 		Write_to_Port(Lo(_data));
0x1412	0x9902    LDR	R1, [SP, #8]
0x1414	0x7809    LDRB	R1, [R1, #0]
0x1416	0xB2C8    UXTB	R0, R1
0x1418	0xF7FEFE9A  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 300 :: 		TFT_Write_Strobe();
0x141C	0x2200    MOVS	R2, #0
0x141E	0xB252    SXTB	R2, R2
0x1420	0x4906    LDR	R1, [PC, #24]
0x1422	0x600A    STR	R2, [R1, #0]
0x1424	0xBF00    NOP
0x1426	0x2201    MOVS	R2, #1
0x1428	0xB252    SXTB	R2, R2
0x142A	0x4904    LDR	R1, [PC, #16]
0x142C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 301 :: 		}
L_end_TFT_Write_Data:
0x142E	0xF8DDE000  LDR	LR, [SP, #0]
0x1432	0xB003    ADD	SP, SP, #12
0x1434	0x4770    BX	LR
0x1436	0xBF00    NOP
0x1438	0x01B04223  	TFT_RS+0
0x143C	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 309 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 310 :: 		TFT_RS = 1;
0x0820	0x2201    MOVS	R2, #1
0x0822	0xB252    SXTB	R2, R2
0x0824	0x4906    LDR	R1, [PC, #24]
0x0826	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 311 :: 		TFT_DataPort = _data;
0x0828	0x4906    LDR	R1, [PC, #24]
0x082A	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 312 :: 		TFT_Write_Strobe();
0x082C	0x2200    MOVS	R2, #0
0x082E	0xB252    SXTB	R2, R2
0x0830	0x4905    LDR	R1, [PC, #20]
0x0832	0x600A    STR	R2, [R1, #0]
0x0834	0xBF00    NOP
0x0836	0x2201    MOVS	R2, #1
0x0838	0xB252    SXTB	R2, R2
0x083A	0x4903    LDR	R1, [PC, #12]
0x083C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 313 :: 		}
L_end_TFT_16bit_Write_Data:
0x083E	0x4770    BX	LR
0x0840	0x01B04223  	TFT_RS+0
0x0844	0x180C4001  	TFT_DataPort+0
0x0848	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 2909 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x084C	0xB081    SUB	SP, SP, #4
0x084E	0xF8CDE000  STR	LR, [SP, #0]
0x0852	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 2911 :: 		temp = (color>>11);
0x0854	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0856	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2912 :: 		temp = (temp<<3);
0x0858	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x085A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x085C	0x09E1    LSRS	R1, R4, #7
0x085E	0xB2C9    UXTB	R1, R1
0x0860	0x2901    CMP	R1, #1
0x0862	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data195
;__Lib_TFT_Defs.c, 2914 :: 		temp += 7;
0x0864	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0866	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2915 :: 		}
0x0868	0xE000    B	L_TFT_SSD1963_8bit_Write_Data171
L__TFT_SSD1963_8bit_Write_Data195:
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x086A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2915 :: 		}
L_TFT_SSD1963_8bit_Write_Data171:
;__Lib_TFT_Defs.c, 2916 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x086C	0xF7FFFD62  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2917 :: 		temp = (color>>5);
0x0870	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x0872	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2918 :: 		temp = (temp<<2);
0x0874	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0876	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x0878	0x09E1    LSRS	R1, R4, #7
0x087A	0xB2C9    UXTB	R1, R1
0x087C	0x2901    CMP	R1, #1
0x087E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data196
;__Lib_TFT_Defs.c, 2920 :: 		temp += 3;
0x0880	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0882	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2921 :: 		}
0x0884	0xE000    B	L_TFT_SSD1963_8bit_Write_Data172
L__TFT_SSD1963_8bit_Write_Data196:
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x0886	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2921 :: 		}
L_TFT_SSD1963_8bit_Write_Data172:
;__Lib_TFT_Defs.c, 2922 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0888	0xF7FFFD54  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2923 :: 		temp = (color<<3);
0x088C	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x088E	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x0890	0x09D9    LSRS	R1, R3, #7
0x0892	0xB2C9    UXTB	R1, R1
0x0894	0x2901    CMP	R1, #1
0x0896	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data197
;__Lib_TFT_Defs.c, 2925 :: 		temp += 7;
0x0898	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x089A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2926 :: 		}
0x089C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data173
L__TFT_SSD1963_8bit_Write_Data197:
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x089E	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 2926 :: 		}
L_TFT_SSD1963_8bit_Write_Data173:
;__Lib_TFT_Defs.c, 2927 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x08A0	0xF7FFFD48  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2928 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x08A4	0xF8DDE000  LDR	LR, [SP, #0]
0x08A8	0xB001    ADD	SP, SP, #4
0x08AA	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x08AC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x08AE	0x4802    LDR	R0, [PC, #8]
0x08B0	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x08B2	0xB001    ADD	SP, SP, #4
0x08B4	0x4770    BX	LR
0x08B6	0xBF00    NOP
0x08B8	0x001C2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x1C50	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x1C52	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1C56	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x1C5A	0x4C07    LDR	R4, [PC, #28]
0x1C5C	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x1C5E	0x4C07    LDR	R4, [PC, #28]
0x1C60	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x1C62	0x4C07    LDR	R4, [PC, #28]
0x1C64	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x1C66	0x4C07    LDR	R4, [PC, #28]
0x1C68	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x1C6A	0x4C07    LDR	R4, [PC, #28]
0x1C6C	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x1C6E	0x4C07    LDR	R4, [PC, #28]
0x1C70	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x1C72	0xB001    ADD	SP, SP, #4
0x1C74	0x4770    BX	LR
0x1C76	0xBF00    NOP
0x1C78	0x00332000  	__Lib_TFT_BrushEnabled+0
0x1C7C	0x00442000  	__Lib_TFT_BrushColor+0
0x1C80	0x00462000  	__Lib_TFT_GradientEnabled+0
0x1C84	0x00472000  	__Lib_TFT_GradientOrientation+0
0x1C88	0x00482000  	__Lib_TFT_GradColorFrom+0
0x1C8C	0x004A2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Circle:
;__Lib_TFT.c, 849 :: 		
; radius start address is: 8 (R2)
0x1C90	0xB087    SUB	SP, SP, #28
0x1C92	0xF8CDE000  STR	LR, [SP, #0]
0x1C96	0xF8AD0014  STRH	R0, [SP, #20]
0x1C9A	0xB210    SXTH	R0, R2
0x1C9C	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 855 :: 		
0x1CA0	0x4BDC    LDR	R3, [PC, #880]
0x1CA2	0x781B    LDRB	R3, [R3, #0]
0x1CA4	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 856 :: 		
0x1CA6	0xF8AD0004  STRH	R0, [SP, #4]
0x1CAA	0x2301    MOVS	R3, #1
0x1CAC	0xB202    SXTH	R2, R0
0x1CAE	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1CB2	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1CB6	0xF7FEFE01  BL	__Lib_TFT__TFT_Circle_Fill+0
0x1CBA	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 857 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 860 :: 		
0x1CBE	0x4DD6    LDR	R5, [PC, #856]
0x1CC0	0x882B    LDRH	R3, [R5, #0]
0x1CC2	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 861 :: 		
0x1CC6	0x4CD5    LDR	R4, [PC, #852]
0x1CC8	0x7823    LDRB	R3, [R4, #0]
0x1CCA	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 862 :: 		
0x1CCE	0x4BD4    LDR	R3, [PC, #848]
0x1CD0	0x881B    LDRH	R3, [R3, #0]
0x1CD2	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 863 :: 		
0x1CD4	0x2300    MOVS	R3, #0
0x1CD6	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 865 :: 		
0x1CD8	0x0044    LSLS	R4, R0, #1
0x1CDA	0xB224    SXTH	R4, R4
0x1CDC	0x4BD1    LDR	R3, [PC, #836]
0x1CDE	0x781B    LDRB	R3, [R3, #0]
0x1CE0	0x42A3    CMP	R3, R4
0x1CE2	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 866 :: 		
0x1CE4	0x4BCF    LDR	R3, [PC, #828]
0x1CE6	0x781B    LDRB	R3, [R3, #0]
0x1CE8	0x18C3    ADDS	R3, R0, R3
0x1CEA	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x1CEC	0x105B    ASRS	R3, R3, #1
0x1CEE	0xB21A    SXTH	R2, R3
0x1CF0	0x2301    MOVS	R3, #1
0x1CF2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1CF6	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1CFA	0xF7FEFDDF  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 867 :: 		
0x1CFE	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 871 :: 		
; radius start address is: 0 (R0)
0x1D00	0x2300    MOVS	R3, #0
0x1D02	0xB21B    SXTH	R3, R3
0x1D04	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 872 :: 		
0x1D08	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1D0C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D10	0x1B1B    SUB	R3, R3, R4
0x1D12	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 873 :: 		
0x1D16	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 874 :: 		
0x1D1A	0x0043    LSLS	R3, R0, #1
0x1D1C	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 875 :: 		
0x1D1E	0xF1C30303  RSB	R3, R3, #3
0x1D22	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 876 :: 		
L_TFT_Circle96:
0x1D26	0xF9BD300A  LDRSH	R3, [SP, #10]
0x1D2A	0x1C5C    ADDS	R4, R3, #1
0x1D2C	0xB224    SXTH	R4, R4
0x1D2E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1D32	0x42A3    CMP	R3, R4
0x1D34	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 878 :: 		
0x1D38	0x4BBA    LDR	R3, [PC, #744]
0x1D3A	0x781B    LDRB	R3, [R3, #0]
0x1D3C	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 879 :: 		
0x1D3E	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 880 :: 		
0x1D40	0x4BB8    LDR	R3, [PC, #736]
0x1D42	0x781B    LDRB	R3, [R3, #0]
0x1D44	0x2B01    CMP	R3, #1
0x1D46	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 881 :: 		
0x1D4A	0x4BB5    LDR	R3, [PC, #724]
0x1D4C	0x881E    LDRH	R6, [R3, #0]
0x1D4E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1D52	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D56	0x191D    ADDS	R5, R3, R4
0x1D58	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1D5C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D60	0x191B    ADDS	R3, R3, R4
0x1D62	0xB2B2    UXTH	R2, R6
0x1D64	0xB229    SXTH	R1, R5
0x1D66	0xB218    SXTH	R0, R3
0x1D68	0xF7FEF9FE  BL	_TFT_Dot+0
;__Lib_TFT.c, 882 :: 		
0x1D6C	0x4BAC    LDR	R3, [PC, #688]
0x1D6E	0x881E    LDRH	R6, [R3, #0]
0x1D70	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1D74	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D78	0x1B1D    SUB	R5, R3, R4
0x1D7A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1D7E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D82	0x191B    ADDS	R3, R3, R4
0x1D84	0xB2B2    UXTH	R2, R6
0x1D86	0xB229    SXTH	R1, R5
0x1D88	0xB218    SXTH	R0, R3
0x1D8A	0xF7FEF9ED  BL	_TFT_Dot+0
;__Lib_TFT.c, 883 :: 		
0x1D8E	0x4BA4    LDR	R3, [PC, #656]
0x1D90	0x881E    LDRH	R6, [R3, #0]
0x1D92	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1D96	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1D9A	0x191D    ADDS	R5, R3, R4
0x1D9C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1DA0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DA4	0x1B1B    SUB	R3, R3, R4
0x1DA6	0xB2B2    UXTH	R2, R6
0x1DA8	0xB229    SXTH	R1, R5
0x1DAA	0xB218    SXTH	R0, R3
0x1DAC	0xF7FEF9DC  BL	_TFT_Dot+0
;__Lib_TFT.c, 884 :: 		
0x1DB0	0x4B9B    LDR	R3, [PC, #620]
0x1DB2	0x881E    LDRH	R6, [R3, #0]
0x1DB4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1DB8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1DBC	0x1B1D    SUB	R5, R3, R4
0x1DBE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1DC2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DC6	0x1B1B    SUB	R3, R3, R4
0x1DC8	0xB2B2    UXTH	R2, R6
0x1DCA	0xB229    SXTH	R1, R5
0x1DCC	0xB218    SXTH	R0, R3
0x1DCE	0xF7FEF9CB  BL	_TFT_Dot+0
;__Lib_TFT.c, 885 :: 		
0x1DD2	0x4B93    LDR	R3, [PC, #588]
0x1DD4	0x881E    LDRH	R6, [R3, #0]
0x1DD6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1DDA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1DDE	0x191D    ADDS	R5, R3, R4
0x1DE0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1DE4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1DE8	0x191C    ADDS	R4, R3, R4
0x1DEA	0xB224    SXTH	R4, R4
0x1DEC	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1DF0	0x1AE3    SUB	R3, R4, R3
0x1DF2	0xB2B2    UXTH	R2, R6
0x1DF4	0xB229    SXTH	R1, R5
0x1DF6	0xB218    SXTH	R0, R3
0x1DF8	0xF7FEF9B6  BL	_TFT_Dot+0
;__Lib_TFT.c, 886 :: 		
0x1DFC	0x4B88    LDR	R3, [PC, #544]
0x1DFE	0x881E    LDRH	R6, [R3, #0]
0x1E00	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1E04	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E08	0x1B1D    SUB	R5, R3, R4
0x1E0A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1E0E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E12	0x191C    ADDS	R4, R3, R4
0x1E14	0xB224    SXTH	R4, R4
0x1E16	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1E1A	0x1AE3    SUB	R3, R4, R3
0x1E1C	0xB2B2    UXTH	R2, R6
0x1E1E	0xB229    SXTH	R1, R5
0x1E20	0xB218    SXTH	R0, R3
0x1E22	0xF7FEF9A1  BL	_TFT_Dot+0
;__Lib_TFT.c, 887 :: 		
0x1E26	0x4B7E    LDR	R3, [PC, #504]
0x1E28	0x881E    LDRH	R6, [R3, #0]
0x1E2A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1E2E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E32	0x191D    ADDS	R5, R3, R4
0x1E34	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1E38	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E3C	0x1B1C    SUB	R4, R3, R4
0x1E3E	0xB224    SXTH	R4, R4
0x1E40	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1E44	0x1AE3    SUB	R3, R4, R3
0x1E46	0xB2B2    UXTH	R2, R6
0x1E48	0xB229    SXTH	R1, R5
0x1E4A	0xB218    SXTH	R0, R3
0x1E4C	0xF7FEF98C  BL	_TFT_Dot+0
;__Lib_TFT.c, 888 :: 		
0x1E50	0x4B73    LDR	R3, [PC, #460]
0x1E52	0x881E    LDRH	R6, [R3, #0]
0x1E54	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1E58	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E5C	0x1B1D    SUB	R5, R3, R4
0x1E5E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1E62	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E66	0x1B1C    SUB	R4, R3, R4
0x1E68	0xB224    SXTH	R4, R4
0x1E6A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1E6E	0x1AE3    SUB	R3, R4, R3
0x1E70	0xB2B2    UXTH	R2, R6
0x1E72	0xB229    SXTH	R1, R5
0x1E74	0xB218    SXTH	R0, R3
0x1E76	0xF7FEF977  BL	_TFT_Dot+0
;__Lib_TFT.c, 889 :: 		
0x1E7A	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 890 :: 		
0x1E7C	0x4B69    LDR	R3, [PC, #420]
0x1E7E	0x781B    LDRB	R3, [R3, #0]
0x1E80	0x085E    LSRS	R6, R3, #1
0x1E82	0xB2F6    UXTB	R6, R6
0x1E84	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1E88	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E8C	0x191D    ADDS	R5, R3, R4
0x1E8E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1E92	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E96	0x191B    ADDS	R3, R3, R4
0x1E98	0xB2F2    UXTB	R2, R6
0x1E9A	0xB229    SXTH	R1, R5
0x1E9C	0xB218    SXTH	R0, R3
0x1E9E	0x2301    MOVS	R3, #1
0x1EA0	0xF7FEFD0C  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 891 :: 		
0x1EA4	0x4B5F    LDR	R3, [PC, #380]
0x1EA6	0x781B    LDRB	R3, [R3, #0]
0x1EA8	0x085E    LSRS	R6, R3, #1
0x1EAA	0xB2F6    UXTB	R6, R6
0x1EAC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1EB0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1EB4	0x1B1D    SUB	R5, R3, R4
0x1EB6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1EBA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1EBE	0x191B    ADDS	R3, R3, R4
0x1EC0	0xB2F2    UXTB	R2, R6
0x1EC2	0xB229    SXTH	R1, R5
0x1EC4	0xB218    SXTH	R0, R3
0x1EC6	0x2301    MOVS	R3, #1
0x1EC8	0xF7FEFCF8  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 892 :: 		
0x1ECC	0x4B55    LDR	R3, [PC, #340]
0x1ECE	0x781B    LDRB	R3, [R3, #0]
0x1ED0	0x085E    LSRS	R6, R3, #1
0x1ED2	0xB2F6    UXTB	R6, R6
0x1ED4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1ED8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1EDC	0x191D    ADDS	R5, R3, R4
0x1EDE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1EE2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1EE6	0x1B1B    SUB	R3, R3, R4
0x1EE8	0xB2F2    UXTB	R2, R6
0x1EEA	0xB229    SXTH	R1, R5
0x1EEC	0xB218    SXTH	R0, R3
0x1EEE	0x2301    MOVS	R3, #1
0x1EF0	0xF7FEFCE4  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 893 :: 		
0x1EF4	0x4B4B    LDR	R3, [PC, #300]
0x1EF6	0x781B    LDRB	R3, [R3, #0]
0x1EF8	0x085E    LSRS	R6, R3, #1
0x1EFA	0xB2F6    UXTB	R6, R6
0x1EFC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F00	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F04	0x1B1D    SUB	R5, R3, R4
0x1F06	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F0A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1F0E	0x1B1B    SUB	R3, R3, R4
0x1F10	0xB2F2    UXTB	R2, R6
0x1F12	0xB229    SXTH	R1, R5
0x1F14	0xB218    SXTH	R0, R3
0x1F16	0x2301    MOVS	R3, #1
0x1F18	0xF7FEFCD0  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 894 :: 		
0x1F1C	0x4B41    LDR	R3, [PC, #260]
0x1F1E	0x781B    LDRB	R3, [R3, #0]
0x1F20	0x085E    LSRS	R6, R3, #1
0x1F22	0xB2F6    UXTB	R6, R6
0x1F24	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F28	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F2C	0x191D    ADDS	R5, R3, R4
0x1F2E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F32	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F36	0x191C    ADDS	R4, R3, R4
0x1F38	0xB224    SXTH	R4, R4
0x1F3A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1F3E	0x1AE3    SUB	R3, R4, R3
0x1F40	0xB2F2    UXTB	R2, R6
0x1F42	0xB229    SXTH	R1, R5
0x1F44	0xB218    SXTH	R0, R3
0x1F46	0x2301    MOVS	R3, #1
0x1F48	0xF7FEFCB8  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 895 :: 		
0x1F4C	0x4B35    LDR	R3, [PC, #212]
0x1F4E	0x781B    LDRB	R3, [R3, #0]
0x1F50	0x085E    LSRS	R6, R3, #1
0x1F52	0xB2F6    UXTB	R6, R6
0x1F54	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F58	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F5C	0x1B1D    SUB	R5, R3, R4
0x1F5E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F62	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F66	0x191C    ADDS	R4, R3, R4
0x1F68	0xB224    SXTH	R4, R4
0x1F6A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1F6E	0x1AE3    SUB	R3, R4, R3
0x1F70	0xB2F2    UXTB	R2, R6
0x1F72	0xB229    SXTH	R1, R5
0x1F74	0xB218    SXTH	R0, R3
0x1F76	0x2301    MOVS	R3, #1
0x1F78	0xF7FEFCA0  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 896 :: 		
0x1F7C	0x4B29    LDR	R3, [PC, #164]
0x1F7E	0x781B    LDRB	R3, [R3, #0]
0x1F80	0x085E    LSRS	R6, R3, #1
0x1F82	0xB2F6    UXTB	R6, R6
0x1F84	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1F88	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F8C	0x191D    ADDS	R5, R3, R4
0x1F8E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1F92	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F96	0x1B1C    SUB	R4, R3, R4
0x1F98	0xB224    SXTH	R4, R4
0x1F9A	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1F9E	0x1AE3    SUB	R3, R4, R3
0x1FA0	0xB2F2    UXTB	R2, R6
0x1FA2	0xB229    SXTH	R1, R5
0x1FA4	0xB218    SXTH	R0, R3
0x1FA6	0x2301    MOVS	R3, #1
0x1FA8	0xF7FEFC88  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 897 :: 		
0x1FAC	0x4B1D    LDR	R3, [PC, #116]
0x1FAE	0x781B    LDRB	R3, [R3, #0]
0x1FB0	0x085E    LSRS	R6, R3, #1
0x1FB2	0xB2F6    UXTB	R6, R6
0x1FB4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1FB8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FBC	0x1B1D    SUB	R5, R3, R4
0x1FBE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1FC2	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FC6	0x1B1C    SUB	R4, R3, R4
0x1FC8	0xB224    SXTH	R4, R4
0x1FCA	0xF9BD300E  LDRSH	R3, [SP, #14]
0x1FCE	0x1AE3    SUB	R3, R4, R3
0x1FD0	0xB2F2    UXTB	R2, R6
0x1FD2	0xB229    SXTH	R1, R5
0x1FD4	0xB218    SXTH	R0, R3
0x1FD6	0x2301    MOVS	R3, #1
0x1FD8	0xF7FEFC70  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 898 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 900 :: 		
0x1FDC	0xF9BD3008  LDRSH	R3, [SP, #8]
0x1FE0	0x2B00    CMP	R3, #0
0x1FE2	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 901 :: 		
0x1FE4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1FE8	0x009B    LSLS	R3, R3, #2
0x1FEA	0xB21B    SXTH	R3, R3
0x1FEC	0x1D9C    ADDS	R4, R3, #6
0x1FEE	0xB224    SXTH	R4, R4
0x1FF0	0xF9BD3008  LDRSH	R3, [SP, #8]
0x1FF4	0x191B    ADDS	R3, R3, R4
0x1FF6	0xF8AD3008  STRH	R3, [SP, #8]
0x1FFA	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 903 :: 		
0x1FFC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2000	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2004	0x1B1B    SUB	R3, R3, R4
0x2006	0xB21B    SXTH	R3, R3
0x2008	0x009B    LSLS	R3, R3, #2
0x200A	0xB21B    SXTH	R3, R3
0x200C	0xF203040A  ADDW	R4, R3, #10
0x2010	0xF000B80A  B	#20
0x2014	0x00332000  	__Lib_TFT_BrushEnabled+0
0x2018	0x00442000  	__Lib_TFT_BrushColor+0
0x201C	0x00462000  	__Lib_TFT_GradientEnabled+0
0x2020	0x00362000  	__Lib_TFT_PenColor+0
0x2024	0x00322000  	__Lib_TFT_PenWidth+0
0x2028	0xB224    SXTH	R4, R4
0x202A	0xF9BD3008  LDRSH	R3, [SP, #8]
0x202E	0x191B    ADDS	R3, R3, R4
0x2030	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 904 :: 		
0x2034	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2038	0x1E5B    SUBS	R3, R3, #1
0x203A	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 905 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 906 :: 		
0x203E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2042	0x1C5B    ADDS	R3, R3, #1
0x2044	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 907 :: 		
0x2048	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 908 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 910 :: 		
0x204A	0xF8BD4010  LDRH	R4, [SP, #16]
0x204E	0x4B05    LDR	R3, [PC, #20]
0x2050	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 911 :: 		
0x2052	0xF89D4012  LDRB	R4, [SP, #18]
0x2056	0x4B04    LDR	R3, [PC, #16]
0x2058	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 912 :: 		
L_end_TFT_Circle:
0x205A	0xF8DDE000  LDR	LR, [SP, #0]
0x205E	0xB007    ADD	SP, SP, #28
0x2060	0x4770    BX	LR
0x2062	0xBF00    NOP
0x2064	0x00442000  	__Lib_TFT_BrushColor+0
0x2068	0x00462000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 770 :: 		
; radius start address is: 8 (R2)
0x08BC	0xB089    SUB	SP, SP, #36
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
0x08C2	0xF8AD0018  STRH	R0, [SP, #24]
0x08C6	0xF8AD101C  STRH	R1, [SP, #28]
0x08CA	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 775 :: 		
0x08CE	0x4EE2    LDR	R6, [PC, #904]
0x08D0	0x7834    LDRB	R4, [R6, #0]
0x08D2	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 776 :: 		
0x08D6	0x4DE1    LDR	R5, [PC, #900]
0x08D8	0x882C    LDRH	R4, [R5, #0]
0x08DA	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 777 :: 		
0x08DE	0x2401    MOVS	R4, #1
0x08E0	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 778 :: 		
0x08E2	0x4CDF    LDR	R4, [PC, #892]
0x08E4	0x8824    LDRH	R4, [R4, #0]
0x08E6	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 780 :: 		
0x08E8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x08EC	0x1AA4    SUB	R4, R4, R2
0x08EE	0xB224    SXTH	R4, R4
0x08F0	0x1C64    ADDS	R4, R4, #1
0x08F2	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 781 :: 		
0x08F6	0xF9BD4018  LDRSH	R4, [SP, #24]
0x08FA	0x18A4    ADDS	R4, R4, R2
0x08FC	0xB224    SXTH	R4, R4
0x08FE	0x1E64    SUBS	R4, R4, #1
0x0900	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 782 :: 		
0x0904	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0908	0x1AA4    SUB	R4, R4, R2
0x090A	0xB224    SXTH	R4, R4
0x090C	0x1C64    ADDS	R4, R4, #1
0x090E	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 783 :: 		
0x0912	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0916	0x18A4    ADDS	R4, R4, R2
0x0918	0xB224    SXTH	R4, R4
0x091A	0x1E64    SUBS	R4, R4, #1
0x091C	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 786 :: 		
0x0920	0x2400    MOVS	R4, #0
0x0922	0xB224    SXTH	R4, R4
0x0924	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 787 :: 		
0x0928	0xF9BD5018  LDRSH	R5, [SP, #24]
0x092C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0930	0x1B64    SUB	R4, R4, R5
0x0932	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 788 :: 		
0x0936	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 789 :: 		
0x093A	0x0054    LSLS	R4, R2, #1
0x093C	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 790 :: 		
0x093E	0xF1C40403  RSB	R4, R4, #3
0x0942	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 791 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x0946	0xF9BD4006  LDRSH	R4, [SP, #6]
0x094A	0x1C65    ADDS	R5, R4, #1
0x094C	0xB22D    SXTH	R5, R5
0x094E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0952	0x42AC    CMP	R4, R5
0x0954	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 792 :: 		
0x0958	0x4CC2    LDR	R4, [PC, #776]
0x095A	0x7824    LDRB	R4, [R4, #0]
0x095C	0x2C00    CMP	R4, #0
0x095E	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 793 :: 		
0x0962	0x4CC1    LDR	R4, [PC, #772]
0x0964	0x7824    LDRB	R4, [R4, #0]
0x0966	0x2C00    CMP	R4, #0
0x0968	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 795 :: 		
0x096C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0970	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0974	0x1B67    SUB	R7, R4, R5
0x0976	0xF9BD5006  LDRSH	R5, [SP, #6]
0x097A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x097E	0x1965    ADDS	R5, R4, R5
0x0980	0xB22D    SXTH	R5, R5
0x0982	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0986	0x1B2E    SUB	R6, R5, R4
0x0988	0x4CB8    LDR	R4, [PC, #736]
0x098A	0x8825    LDRH	R5, [R4, #0]
0x098C	0x4CB8    LDR	R4, [PC, #736]
0x098E	0x8824    LDRH	R4, [R4, #0]
0x0990	0xB2BB    UXTH	R3, R7
0x0992	0xB2B2    UXTH	R2, R6
0x0994	0xB2A9    UXTH	R1, R5
0x0996	0xB2A0    UXTH	R0, R4
0x0998	0xF7FFFCF6  BL	_TFT_GetCurrentColor+0
0x099C	0x2101    MOVS	R1, #1
0x099E	0xF7FFFF33  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 796 :: 		
0x09A2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x09A6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x09AA	0x1967    ADDS	R7, R4, R5
0x09AC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x09B0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x09B4	0x1B66    SUB	R6, R4, R5
0x09B6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x09BA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x09BE	0x1964    ADDS	R4, R4, R5
0x09C0	0xB23A    SXTH	R2, R7
0x09C2	0xB231    SXTH	R1, R6
0x09C4	0xB220    SXTH	R0, R4
0x09C6	0xF7FFFD7B  BL	_TFT_H_Line+0
;__Lib_TFT.c, 798 :: 		
0x09CA	0xF9BD5010  LDRSH	R5, [SP, #16]
0x09CE	0xF9BD4012  LDRSH	R4, [SP, #18]
0x09D2	0x1B67    SUB	R7, R4, R5
0x09D4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x09D8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x09DC	0x1B65    SUB	R5, R4, R5
0x09DE	0xB22D    SXTH	R5, R5
0x09E0	0xF9BD4010  LDRSH	R4, [SP, #16]
0x09E4	0x1B2E    SUB	R6, R5, R4
0x09E6	0x4CA1    LDR	R4, [PC, #644]
0x09E8	0x8825    LDRH	R5, [R4, #0]
0x09EA	0x4CA1    LDR	R4, [PC, #644]
0x09EC	0x8824    LDRH	R4, [R4, #0]
0x09EE	0xB2BB    UXTH	R3, R7
0x09F0	0xB2B2    UXTH	R2, R6
0x09F2	0xB2A9    UXTH	R1, R5
0x09F4	0xB2A0    UXTH	R0, R4
0x09F6	0xF7FFFCC7  BL	_TFT_GetCurrentColor+0
0x09FA	0x2101    MOVS	R1, #1
0x09FC	0xF7FFFF04  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 799 :: 		
0x0A00	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A04	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A08	0x1B67    SUB	R7, R4, R5
0x0A0A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0A0E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0A12	0x1B66    SUB	R6, R4, R5
0x0A14	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0A18	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0A1C	0x1964    ADDS	R4, R4, R5
0x0A1E	0xB23A    SXTH	R2, R7
0x0A20	0xB231    SXTH	R1, R6
0x0A22	0xB220    SXTH	R0, R4
0x0A24	0xF7FFFD4C  BL	_TFT_H_Line+0
;__Lib_TFT.c, 801 :: 		
0x0A28	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0A2C	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0A30	0x1B67    SUB	R7, R4, R5
0x0A32	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0A36	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A3A	0x1965    ADDS	R5, R4, R5
0x0A3C	0xB22D    SXTH	R5, R5
0x0A3E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0A42	0x1B2E    SUB	R6, R5, R4
0x0A44	0x4C89    LDR	R4, [PC, #548]
0x0A46	0x8825    LDRH	R5, [R4, #0]
0x0A48	0x4C89    LDR	R4, [PC, #548]
0x0A4A	0x8824    LDRH	R4, [R4, #0]
0x0A4C	0xB2BB    UXTH	R3, R7
0x0A4E	0xB2B2    UXTH	R2, R6
0x0A50	0xB2A9    UXTH	R1, R5
0x0A52	0xB2A0    UXTH	R0, R4
0x0A54	0xF7FFFC98  BL	_TFT_GetCurrentColor+0
0x0A58	0x2101    MOVS	R1, #1
0x0A5A	0xF7FFFED5  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 802 :: 		
0x0A5E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0A62	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A66	0x1967    ADDS	R7, R4, R5
0x0A68	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A6C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A70	0x1B65    SUB	R5, R4, R5
0x0A72	0xB22D    SXTH	R5, R5
0x0A74	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0A78	0x1B2E    SUB	R6, R5, R4
0x0A7A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0A7E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0A82	0x1965    ADDS	R5, R4, R5
0x0A84	0xB22D    SXTH	R5, R5
0x0A86	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0A8A	0x1B2C    SUB	R4, R5, R4
0x0A8C	0xB23A    SXTH	R2, R7
0x0A8E	0xB231    SXTH	R1, R6
0x0A90	0xB220    SXTH	R0, R4
0x0A92	0xF7FFFD15  BL	_TFT_H_Line+0
;__Lib_TFT.c, 804 :: 		
0x0A96	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0A9A	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0A9E	0x1B67    SUB	R7, R4, R5
0x0AA0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0AA4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0AA8	0x1B65    SUB	R5, R4, R5
0x0AAA	0xB22D    SXTH	R5, R5
0x0AAC	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0AB0	0x1B2E    SUB	R6, R5, R4
0x0AB2	0x4C6E    LDR	R4, [PC, #440]
0x0AB4	0x8825    LDRH	R5, [R4, #0]
0x0AB6	0x4C6E    LDR	R4, [PC, #440]
0x0AB8	0x8824    LDRH	R4, [R4, #0]
0x0ABA	0xB2BB    UXTH	R3, R7
0x0ABC	0xB2B2    UXTH	R2, R6
0x0ABE	0xB2A9    UXTH	R1, R5
0x0AC0	0xB2A0    UXTH	R0, R4
0x0AC2	0xF7FFFC61  BL	_TFT_GetCurrentColor+0
0x0AC6	0x2101    MOVS	R1, #1
0x0AC8	0xF7FFFE9E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x0ACC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0AD0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0AD4	0x1B67    SUB	R7, R4, R5
0x0AD6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0ADA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0ADE	0x1B65    SUB	R5, R4, R5
0x0AE0	0xB22D    SXTH	R5, R5
0x0AE2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0AE6	0x1B2E    SUB	R6, R5, R4
0x0AE8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0AEC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0AF0	0x1965    ADDS	R5, R4, R5
0x0AF2	0xB22D    SXTH	R5, R5
0x0AF4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0AF8	0x1B2C    SUB	R4, R5, R4
0x0AFA	0xB23A    SXTH	R2, R7
0x0AFC	0xB231    SXTH	R1, R6
0x0AFE	0xB220    SXTH	R0, R4
0x0B00	0xF7FFFCDE  BL	_TFT_H_Line+0
;__Lib_TFT.c, 806 :: 		
0x0B04	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 808 :: 		
0x0B06	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0B0A	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0B0E	0x1B67    SUB	R7, R4, R5
0x0B10	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0B14	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0B18	0x1965    ADDS	R5, R4, R5
0x0B1A	0xB22D    SXTH	R5, R5
0x0B1C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B20	0x1B2E    SUB	R6, R5, R4
0x0B22	0x4C52    LDR	R4, [PC, #328]
0x0B24	0x8825    LDRH	R5, [R4, #0]
0x0B26	0x4C52    LDR	R4, [PC, #328]
0x0B28	0x8824    LDRH	R4, [R4, #0]
0x0B2A	0xB2BB    UXTH	R3, R7
0x0B2C	0xB2B2    UXTH	R2, R6
0x0B2E	0xB2A9    UXTH	R1, R5
0x0B30	0xB2A0    UXTH	R0, R4
0x0B32	0xF7FFFC29  BL	_TFT_GetCurrentColor+0
0x0B36	0x2101    MOVS	R1, #1
0x0B38	0xF7FFFE66  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 809 :: 		
0x0B3C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0B40	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0B44	0x1967    ADDS	R7, R4, R5
0x0B46	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0B4A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B4E	0x1B66    SUB	R6, R4, R5
0x0B50	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0B54	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0B58	0x1964    ADDS	R4, R4, R5
0x0B5A	0xB23A    SXTH	R2, R7
0x0B5C	0xB231    SXTH	R1, R6
0x0B5E	0xB220    SXTH	R0, R4
0x0B60	0xF7FFFD78  BL	_TFT_V_Line+0
;__Lib_TFT.c, 811 :: 		
0x0B64	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0B68	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0B6C	0x1B67    SUB	R7, R4, R5
0x0B6E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0B72	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0B76	0x1B65    SUB	R5, R4, R5
0x0B78	0xB22D    SXTH	R5, R5
0x0B7A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0B7E	0x1B2E    SUB	R6, R5, R4
0x0B80	0x4C3A    LDR	R4, [PC, #232]
0x0B82	0x8825    LDRH	R5, [R4, #0]
0x0B84	0x4C3A    LDR	R4, [PC, #232]
0x0B86	0x8824    LDRH	R4, [R4, #0]
0x0B88	0xB2BB    UXTH	R3, R7
0x0B8A	0xB2B2    UXTH	R2, R6
0x0B8C	0xB2A9    UXTH	R1, R5
0x0B8E	0xB2A0    UXTH	R0, R4
0x0B90	0xF7FFFBFA  BL	_TFT_GetCurrentColor+0
0x0B94	0x2101    MOVS	R1, #1
0x0B96	0xF7FFFE37  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 812 :: 		
0x0B9A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0B9E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0BA2	0x1B67    SUB	R7, R4, R5
0x0BA4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0BA8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BAC	0x1B66    SUB	R6, R4, R5
0x0BAE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0BB2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BB6	0x1964    ADDS	R4, R4, R5
0x0BB8	0xB23A    SXTH	R2, R7
0x0BBA	0xB231    SXTH	R1, R6
0x0BBC	0xB220    SXTH	R0, R4
0x0BBE	0xF7FFFD49  BL	_TFT_V_Line+0
;__Lib_TFT.c, 814 :: 		
0x0BC2	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0BC6	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0BCA	0x1B67    SUB	R7, R4, R5
0x0BCC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0BD0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0BD4	0x1965    ADDS	R5, R4, R5
0x0BD6	0xB22D    SXTH	R5, R5
0x0BD8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0BDC	0x1B2D    SUB	R5, R5, R4
0x0BDE	0xB22D    SXTH	R5, R5
0x0BE0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0BE4	0x1B2E    SUB	R6, R5, R4
0x0BE6	0x4C21    LDR	R4, [PC, #132]
0x0BE8	0x8825    LDRH	R5, [R4, #0]
0x0BEA	0x4C21    LDR	R4, [PC, #132]
0x0BEC	0x8824    LDRH	R4, [R4, #0]
0x0BEE	0xB2BB    UXTH	R3, R7
0x0BF0	0xB2B2    UXTH	R2, R6
0x0BF2	0xB2A9    UXTH	R1, R5
0x0BF4	0xB2A0    UXTH	R0, R4
0x0BF6	0xF7FFFBC7  BL	_TFT_GetCurrentColor+0
0x0BFA	0x2101    MOVS	R1, #1
0x0BFC	0xF7FFFE04  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 815 :: 		
0x0C00	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C04	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C08	0x1965    ADDS	R5, R4, R5
0x0C0A	0xB22D    SXTH	R5, R5
0x0C0C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0C10	0x1B2F    SUB	R7, R5, R4
0x0C12	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0C16	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C1A	0x1B66    SUB	R6, R4, R5
0x0C1C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0C20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C24	0x1964    ADDS	R4, R4, R5
0x0C26	0xB23A    SXTH	R2, R7
0x0C28	0xB231    SXTH	R1, R6
0x0C2A	0xB220    SXTH	R0, R4
0x0C2C	0xF7FFFD12  BL	_TFT_V_Line+0
;__Lib_TFT.c, 817 :: 		
0x0C30	0xF9BD500C  LDRSH	R5, [SP, #12]
0x0C34	0xF9BD400E  LDRSH	R4, [SP, #14]
0x0C38	0x1B67    SUB	R7, R4, R5
0x0C3A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C3E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C42	0x1B65    SUB	R5, R4, R5
0x0C44	0xB22D    SXTH	R5, R5
0x0C46	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0C4A	0x1B2D    SUB	R5, R5, R4
0x0C4C	0xB22D    SXTH	R5, R5
0x0C4E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0C52	0x1B2E    SUB	R6, R5, R4
0x0C54	0x4C05    LDR	R4, [PC, #20]
0x0C56	0xE00D    B	#26
0x0C58	0x00322000  	__Lib_TFT_PenWidth+0
0x0C5C	0x00362000  	__Lib_TFT_PenColor+0
0x0C60	0x00442000  	__Lib_TFT_BrushColor+0
0x0C64	0x00462000  	__Lib_TFT_GradientEnabled+0
0x0C68	0x00472000  	__Lib_TFT_GradientOrientation+0
0x0C6C	0x004A2000  	__Lib_TFT_GradColorTo+0
0x0C70	0x00482000  	__Lib_TFT_GradColorFrom+0
0x0C74	0x8825    LDRH	R5, [R4, #0]
0x0C76	0x4C8C    LDR	R4, [PC, #560]
0x0C78	0x8824    LDRH	R4, [R4, #0]
0x0C7A	0xB2BB    UXTH	R3, R7
0x0C7C	0xB2B2    UXTH	R2, R6
0x0C7E	0xB2A9    UXTH	R1, R5
0x0C80	0xB2A0    UXTH	R0, R4
0x0C82	0xF7FFFB81  BL	_TFT_GetCurrentColor+0
0x0C86	0x2101    MOVS	R1, #1
0x0C88	0xF7FFFDBE  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x0C8C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0C90	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0C94	0x1B65    SUB	R5, R4, R5
0x0C96	0xB22D    SXTH	R5, R5
0x0C98	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0C9C	0x1B2F    SUB	R7, R5, R4
0x0C9E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CA2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CA6	0x1B66    SUB	R6, R4, R5
0x0CA8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CAC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CB0	0x1964    ADDS	R4, R4, R5
0x0CB2	0xB23A    SXTH	R2, R7
0x0CB4	0xB231    SXTH	R1, R6
0x0CB6	0xB220    SXTH	R0, R4
0x0CB8	0xF7FFFCCC  BL	_TFT_V_Line+0
;__Lib_TFT.c, 819 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 820 :: 		
0x0CBC	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 821 :: 		
0x0CBE	0xF89D4020  LDRB	R4, [SP, #32]
0x0CC2	0x2C00    CMP	R4, #0
0x0CC4	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 823 :: 		
0x0CC6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CCA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0CCE	0x1967    ADDS	R7, R4, R5
0x0CD0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CD4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CD8	0x1B66    SUB	R6, R4, R5
0x0CDA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CDE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0CE2	0x1964    ADDS	R4, R4, R5
0x0CE4	0xB23A    SXTH	R2, R7
0x0CE6	0xB231    SXTH	R1, R6
0x0CE8	0xB220    SXTH	R0, R4
0x0CEA	0xF7FFFCB3  BL	_TFT_V_Line+0
;__Lib_TFT.c, 824 :: 		
0x0CEE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0CF2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0CF6	0x1B67    SUB	R7, R4, R5
0x0CF8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0CFC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D00	0x1B66    SUB	R6, R4, R5
0x0D02	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D06	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D0A	0x1964    ADDS	R4, R4, R5
0x0D0C	0xB23A    SXTH	R2, R7
0x0D0E	0xB231    SXTH	R1, R6
0x0D10	0xB220    SXTH	R0, R4
0x0D12	0xF7FFFC9F  BL	_TFT_V_Line+0
;__Lib_TFT.c, 825 :: 		
0x0D16	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D1A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D1E	0x1965    ADDS	R5, R4, R5
0x0D20	0xB22D    SXTH	R5, R5
0x0D22	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0D26	0x1B2F    SUB	R7, R5, R4
0x0D28	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D2C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D30	0x1B66    SUB	R6, R4, R5
0x0D32	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D36	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D3A	0x1964    ADDS	R4, R4, R5
0x0D3C	0xB23A    SXTH	R2, R7
0x0D3E	0xB231    SXTH	R1, R6
0x0D40	0xB220    SXTH	R0, R4
0x0D42	0xF7FFFC87  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x0D46	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D4A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D4E	0x1B65    SUB	R5, R4, R5
0x0D50	0xB22D    SXTH	R5, R5
0x0D52	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0D56	0x1B2F    SUB	R7, R5, R4
0x0D58	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D5C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D60	0x1B66    SUB	R6, R4, R5
0x0D62	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D66	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D6A	0x1964    ADDS	R4, R4, R5
0x0D6C	0xB23A    SXTH	R2, R7
0x0D6E	0xB231    SXTH	R1, R6
0x0D70	0xB220    SXTH	R0, R4
0x0D72	0xF7FFFC6F  BL	_TFT_V_Line+0
;__Lib_TFT.c, 827 :: 		
0x0D76	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 829 :: 		
0x0D78	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0D7C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0D80	0x1967    ADDS	R7, R4, R5
0x0D82	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D86	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D8A	0x1B66    SUB	R6, R4, R5
0x0D8C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0D90	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0D94	0x1964    ADDS	R4, R4, R5
0x0D96	0xB23A    SXTH	R2, R7
0x0D98	0xB231    SXTH	R1, R6
0x0D9A	0xB220    SXTH	R0, R4
0x0D9C	0xF7FFFB90  BL	_TFT_H_Line+0
;__Lib_TFT.c, 830 :: 		
0x0DA0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DA4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DA8	0x1B67    SUB	R7, R4, R5
0x0DAA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0DAE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0DB2	0x1B66    SUB	R6, R4, R5
0x0DB4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0DB8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0DBC	0x1964    ADDS	R4, R4, R5
0x0DBE	0xB23A    SXTH	R2, R7
0x0DC0	0xB231    SXTH	R1, R6
0x0DC2	0xB220    SXTH	R0, R4
0x0DC4	0xF7FFFB7C  BL	_TFT_H_Line+0
;__Lib_TFT.c, 831 :: 		
0x0DC8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0DCC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DD0	0x1967    ADDS	R7, R4, R5
0x0DD2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DD6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DDA	0x1B65    SUB	R5, R4, R5
0x0DDC	0xB22D    SXTH	R5, R5
0x0DDE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0DE2	0x1B2E    SUB	R6, R5, R4
0x0DE4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0DE8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0DEC	0x1965    ADDS	R5, R4, R5
0x0DEE	0xB22D    SXTH	R5, R5
0x0DF0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0DF4	0x1B2C    SUB	R4, R5, R4
0x0DF6	0xB23A    SXTH	R2, R7
0x0DF8	0xB231    SXTH	R1, R6
0x0DFA	0xB220    SXTH	R0, R4
0x0DFC	0xF7FFFB60  BL	_TFT_H_Line+0
;__Lib_TFT.c, 832 :: 		
0x0E00	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0E04	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E08	0x1B67    SUB	R7, R4, R5
0x0E0A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E0E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E12	0x1B65    SUB	R5, R4, R5
0x0E14	0xB22D    SXTH	R5, R5
0x0E16	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0E1A	0x1B2E    SUB	R6, R5, R4
0x0E1C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E20	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E24	0x1965    ADDS	R5, R4, R5
0x0E26	0xB22D    SXTH	R5, R5
0x0E28	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0E2C	0x1B2C    SUB	R4, R5, R4
0x0E2E	0xB23A    SXTH	R2, R7
0x0E30	0xB231    SXTH	R1, R6
0x0E32	0xB220    SXTH	R0, R4
0x0E34	0xF7FFFB44  BL	_TFT_H_Line+0
;__Lib_TFT.c, 833 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 834 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 836 :: 		
0x0E38	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0E3C	0x2C00    CMP	R4, #0
0x0E3E	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 837 :: 		
0x0E40	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0E44	0x00A4    LSLS	R4, R4, #2
0x0E46	0xB224    SXTH	R4, R4
0x0E48	0x1DA5    ADDS	R5, R4, #6
0x0E4A	0xB22D    SXTH	R5, R5
0x0E4C	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0E50	0x1964    ADDS	R4, R4, R5
0x0E52	0xF8AD4004  STRH	R4, [SP, #4]
0x0E56	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 839 :: 		
0x0E58	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E5C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0E60	0x1B64    SUB	R4, R4, R5
0x0E62	0xB224    SXTH	R4, R4
0x0E64	0x00A4    LSLS	R4, R4, #2
0x0E66	0xB224    SXTH	R4, R4
0x0E68	0xF204050A  ADDW	R5, R4, #10
0x0E6C	0xB22D    SXTH	R5, R5
0x0E6E	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0E72	0x1964    ADDS	R4, R4, R5
0x0E74	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 840 :: 		
0x0E78	0xF9BD4006  LDRSH	R4, [SP, #6]
0x0E7C	0x1E64    SUBS	R4, R4, #1
0x0E7E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 841 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 842 :: 		
0x0E82	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0E86	0x1C64    ADDS	R4, R4, #1
0x0E88	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 843 :: 		
0x0E8C	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 845 :: 		
0x0E8E	0xF89D5014  LDRB	R5, [SP, #20]
0x0E92	0x4C06    LDR	R4, [PC, #24]
0x0E94	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 846 :: 		
0x0E96	0xF8BD5016  LDRH	R5, [SP, #22]
0x0E9A	0x4C05    LDR	R4, [PC, #20]
0x0E9C	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 847 :: 		
L_end__TFT_Circle_Fill:
0x0E9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA2	0xB009    ADD	SP, SP, #36
0x0EA4	0x4770    BX	LR
0x0EA6	0xBF00    NOP
0x0EA8	0x00482000  	__Lib_TFT_GradColorFrom+0
0x0EAC	0x00322000  	__Lib_TFT_PenWidth+0
0x0EB0	0x00362000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0388	0xB083    SUB	SP, SP, #12
0x038A	0xF8CDE000  STR	LR, [SP, #0]
0x038E	0xB287    UXTH	R7, R0
0x0390	0xFA1FF881  UXTH	R8, R1
0x0394	0xFA1FF982  UXTH	R9, R2
0x0398	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x039C	0xF1B90F00  CMP	R9, #0
0x03A0	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x03A2	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x03A4	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x03A6	0x45D1    CMP	R9, R10
0x03A8	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x03AA	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x03AE	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x03B0	0xAE02    ADD	R6, SP, #8
0x03B2	0xF10D0506  ADD	R5, SP, #6
0x03B6	0xAC01    ADD	R4, SP, #4
0x03B8	0x4633    MOV	R3, R6
0x03BA	0x462A    MOV	R2, R5
0x03BC	0x4621    MOV	R1, R4
0x03BE	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x03C0	0xF7FFFF22  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x03C4	0xF10D0609  ADD	R6, SP, #9
0x03C8	0xF10D0507  ADD	R5, SP, #7
0x03CC	0xF10D0405  ADD	R4, SP, #5
0x03D0	0x4633    MOV	R3, R6
0x03D2	0x462A    MOV	R2, R5
0x03D4	0x4621    MOV	R1, R4
0x03D6	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x03DA	0xF7FFFF15  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x03DE	0xFA1FF689  UXTH	R6, R9
0x03E2	0xF89D5005  LDRB	R5, [SP, #5]
0x03E6	0xF89D4004  LDRB	R4, [SP, #4]
0x03EA	0x1B2C    SUB	R4, R5, R4
0x03EC	0xB224    SXTH	R4, R4
0x03EE	0x4374    MULS	R4, R6, R4
0x03F0	0xFB94F5FA  SDIV	R5, R4, R10
0x03F4	0xF89D4004  LDRB	R4, [SP, #4]
0x03F8	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x03FC	0xFA1FF689  UXTH	R6, R9
0x0400	0xF89D5007  LDRB	R5, [SP, #7]
0x0404	0xF89D4006  LDRB	R4, [SP, #6]
0x0408	0x1B2C    SUB	R4, R5, R4
0x040A	0xB224    SXTH	R4, R4
0x040C	0x4374    MULS	R4, R6, R4
0x040E	0xFB94F5FA  SDIV	R5, R4, R10
0x0412	0xF89D4006  LDRB	R4, [SP, #6]
0x0416	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x0418	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x041C	0xF89D5009  LDRB	R5, [SP, #9]
0x0420	0xF89D4008  LDRB	R4, [SP, #8]
0x0424	0x1B2C    SUB	R4, R5, R4
0x0426	0xB224    SXTH	R4, R4
0x0428	0x4374    MULS	R4, R6, R4
0x042A	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x042E	0xF89D4008  LDRB	R4, [SP, #8]
0x0432	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x0434	0xB2E2    UXTB	R2, R4
0x0436	0xB2F9    UXTB	R1, R7
0x0438	0xFA5FF088  UXTB	R0, R8
0x043C	0xF7FFFEF2  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x0440	0xF8DDE000  LDR	LR, [SP, #0]
0x0444	0xB003    ADD	SP, SP, #12
0x0446	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0208	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x020A	0x0AC4    LSRS	R4, R0, #11
0x020C	0xB2A4    UXTH	R4, R4
0x020E	0x00E4    LSLS	R4, R4, #3
0x0210	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x0212	0x0944    LSRS	R4, R0, #5
0x0214	0xB2A4    UXTH	R4, R4
0x0216	0x00A4    LSLS	R4, R4, #2
0x0218	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x021A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x021C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x021E	0xB001    ADD	SP, SP, #4
0x0220	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x0224	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x0226	0x08C3    LSRS	R3, R0, #3
0x0228	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x022A	0x02DC    LSLS	R4, R3, #11
0x022C	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x022E	0x088B    LSRS	R3, R1, #2
0x0230	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x0232	0x015B    LSLS	R3, R3, #5
0x0234	0xB29B    UXTH	R3, R3
0x0236	0x431C    ORRS	R4, R3
0x0238	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x023A	0x08D3    LSRS	R3, R2, #3
0x023C	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x023E	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x0242	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x0244	0xB001    ADD	SP, SP, #4
0x0246	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x0808	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x080A	0x4A03    LDR	R2, [PC, #12]
0x080C	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x080E	0x4A03    LDR	R2, [PC, #12]
0x0810	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x0812	0xB001    ADD	SP, SP, #4
0x0814	0x4770    BX	LR
0x0816	0xBF00    NOP
0x0818	0x00362000  	__Lib_TFT_PenColor+0
0x081C	0x00322000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x04C0	0xB086    SUB	SP, SP, #24
0x04C2	0xF8CDE000  STR	LR, [SP, #0]
0x04C6	0xF8AD000C  STRH	R0, [SP, #12]
0x04CA	0xF8AD1010  STRH	R1, [SP, #16]
0x04CE	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x04D2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x04D6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x04DA	0x42A3    CMP	R3, R4
0x04DC	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x04DE	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x04E2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x04E6	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x04EA	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x04EE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x04F2	0x2B00    CMP	R3, #0
0x04F4	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x04F6	0x2300    MOVS	R3, #0
0x04F8	0xB21B    SXTH	R3, R3
0x04FA	0xF8AD300C  STRH	R3, [SP, #12]
0x04FE	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x0500	0x4B4B    LDR	R3, [PC, #300]
0x0502	0x881C    LDRH	R4, [R3, #0]
0x0504	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0508	0x42A3    CMP	R3, R4
0x050A	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x050C	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x050E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0512	0x2B00    CMP	R3, #0
0x0514	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x0516	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x0518	0x4B45    LDR	R3, [PC, #276]
0x051A	0x881C    LDRH	R4, [R3, #0]
0x051C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0520	0x42A3    CMP	R3, R4
0x0522	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x0524	0x4B42    LDR	R3, [PC, #264]
0x0526	0x881B    LDRH	R3, [R3, #0]
0x0528	0x1E5B    SUBS	R3, R3, #1
0x052A	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x052E	0x2301    MOVS	R3, #1
0x0530	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0534	0x4B3F    LDR	R3, [PC, #252]
0x0536	0x781C    LDRB	R4, [R3, #0]
0x0538	0xF89D3008  LDRB	R3, [SP, #8]
0x053C	0x42A3    CMP	R3, R4
0x053E	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x0542	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x0546	0xF0000301  AND	R3, R0, #1
0x054A	0xB21B    SXTH	R3, R3
0x054C	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x054E	0x4241    RSBS	R1, R0, #0
0x0550	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x0552	0xB208    SXTH	R0, R1
0x0554	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x0556	0x1044    ASRS	R4, R0, #1
0x0558	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x055A	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x055C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0560	0x191B    ADDS	R3, R3, R4
0x0562	0xB21B    SXTH	R3, R3
0x0564	0x2B00    CMP	R3, #0
0x0566	0xDB08    BLT	L__TFT_H_Line954
0x0568	0xF9BD3014  LDRSH	R3, [SP, #20]
0x056C	0x185C    ADDS	R4, R3, R1
0x056E	0xB224    SXTH	R4, R4
0x0570	0x4B31    LDR	R3, [PC, #196]
0x0572	0x881B    LDRH	R3, [R3, #0]
0x0574	0x429C    CMP	R4, R3
0x0576	0xD200    BCS	L__TFT_H_Line953
0x0578	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x057A	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x057C	0x4B2F    LDR	R3, [PC, #188]
0x057E	0x781B    LDRB	R3, [R3, #0]
0x0580	0x2B00    CMP	R3, #0
0x0582	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x0584	0x2400    MOVS	R4, #0
0x0586	0xB264    SXTB	R4, R4
0x0588	0x4B2D    LDR	R3, [PC, #180]
0x058A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x058C	0xF000F98E  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0590	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x0592	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0596	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x0598	0xB2A3    UXTH	R3, R4
0x059A	0xF9BD2010  LDRSH	R2, [SP, #16]
0x059E	0xB2A1    UXTH	R1, R4
0x05A0	0xF9BD000C  LDRSH	R0, [SP, #12]
0x05A4	0x4C27    LDR	R4, [PC, #156]
0x05A6	0x6824    LDR	R4, [R4, #0]
0x05A8	0x47A0    BLX	R4
0x05AA	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x05AC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x05B0	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x05B2	0xB2A1    UXTH	R1, R4
0x05B4	0xF9BD000C  LDRSH	R0, [SP, #12]
0x05B8	0x4C23    LDR	R4, [PC, #140]
0x05BA	0x6824    LDR	R4, [R4, #0]
0x05BC	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x05BE	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x05C2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x05C6	0x4298    CMP	R0, R3
0x05C8	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x05CA	0x4B20    LDR	R3, [PC, #128]
0x05CC	0x881C    LDRH	R4, [R3, #0]
0x05CE	0xF8AD0004  STRH	R0, [SP, #4]
0x05D2	0xB2A0    UXTH	R0, R4
0x05D4	0x4C1E    LDR	R4, [PC, #120]
0x05D6	0x6824    LDR	R4, [R4, #0]
0x05D8	0x47A0    BLX	R4
0x05DA	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x05DE	0x1C41    ADDS	R1, R0, #1
0x05E0	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x05E2	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x05E4	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x05E6	0x2401    MOVS	R4, #1
0x05E8	0xB264    SXTB	R4, R4
0x05EA	0x4B15    LDR	R3, [PC, #84]
0x05EC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x05EE	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x05F0	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x05F4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x05F8	0x4298    CMP	R0, R3
0x05FA	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x05FC	0x4B13    LDR	R3, [PC, #76]
0x05FE	0x881B    LDRH	R3, [R3, #0]
0x0600	0xF8AD0004  STRH	R0, [SP, #4]
0x0604	0xB29A    UXTH	R2, R3
0x0606	0xF9BD1014  LDRSH	R1, [SP, #20]
0x060A	0xB200    SXTH	R0, R0
0x060C	0xF7FFFDAC  BL	_TFT_Dot+0
0x0610	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x0614	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x0616	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x0618	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x061A	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x061C	0xF89D3008  LDRB	R3, [SP, #8]
0x0620	0x1C5B    ADDS	R3, R3, #1
0x0622	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x0626	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x0628	0xF8DDE000  LDR	LR, [SP, #0]
0x062C	0xB006    ADD	SP, SP, #24
0x062E	0x4770    BX	LR
0x0630	0x00302000  	_TFT_DISP_WIDTH+0
0x0634	0x00322000  	__Lib_TFT_PenWidth+0
0x0638	0x00342000  	_TFT_DISP_HEIGHT+0
0x063C	0x001B2000  	__Lib_TFT___no_acceleration+0
0x0640	0x01BC4223  	TFT_CS+0
0x0644	0x00382000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0648	0x003C2000  	_TFT_Set_Address_Ptr+0
0x064C	0x00362000  	__Lib_TFT_PenColor+0
0x0650	0x00402000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0168	0xB082    SUB	SP, SP, #8
0x016A	0xF8CDE000  STR	LR, [SP, #0]
0x016E	0xF8AD2004  STRH	R2, [SP, #4]
0x0172	0xB20A    SXTH	R2, R1
0x0174	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x0176	0x2900    CMP	R1, #0
0x0178	0xDB04    BLT	L__TFT_Dot949
0x017A	0x4B17    LDR	R3, [PC, #92]
0x017C	0x881B    LDRH	R3, [R3, #0]
0x017E	0x4299    CMP	R1, R3
0x0180	0xD200    BCS	L__TFT_Dot948
0x0182	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x0184	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0186	0x2A00    CMP	R2, #0
0x0188	0xDB04    BLT	L__TFT_Dot951
0x018A	0x4B14    LDR	R3, [PC, #80]
0x018C	0x881B    LDRH	R3, [R3, #0]
0x018E	0x429A    CMP	R2, R3
0x0190	0xD200    BCS	L__TFT_Dot950
0x0192	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x0194	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0196	0x2400    MOVS	R4, #0
0x0198	0xB264    SXTB	R4, R4
0x019A	0x4B11    LDR	R3, [PC, #68]
0x019C	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x019E	0xF000FB85  BL	__Lib_TFT_Is_SSD1963_Set+0
0x01A2	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x01A4	0xB293    UXTH	R3, R2
0x01A6	0xB28A    UXTH	R2, R1
0x01A8	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x01AA	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x01AC	0x4C0D    LDR	R4, [PC, #52]
0x01AE	0x6824    LDR	R4, [R4, #0]
0x01B0	0x47A0    BLX	R4
0x01B2	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x01B4	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x01B6	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x01B8	0x4C0B    LDR	R4, [PC, #44]
0x01BA	0x6824    LDR	R4, [R4, #0]
0x01BC	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x01BE	0xF8BD0004  LDRH	R0, [SP, #4]
0x01C2	0x4C0A    LDR	R4, [PC, #40]
0x01C4	0x6824    LDR	R4, [R4, #0]
0x01C6	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x01C8	0x2401    MOVS	R4, #1
0x01CA	0xB264    SXTB	R4, R4
0x01CC	0x4B04    LDR	R3, [PC, #16]
0x01CE	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x01D0	0xF8DDE000  LDR	LR, [SP, #0]
0x01D4	0xB002    ADD	SP, SP, #8
0x01D6	0x4770    BX	LR
0x01D8	0x00302000  	_TFT_DISP_WIDTH+0
0x01DC	0x00342000  	_TFT_DISP_HEIGHT+0
0x01E0	0x01BC4223  	TFT_CS+0
0x01E4	0x00382000  	_TFT_SSD1963_Set_Address_Ptr+0
0x01E8	0x003C2000  	_TFT_Set_Address_Ptr+0
0x01EC	0x00402000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0654	0xB086    SUB	SP, SP, #24
0x0656	0xF8CDE000  STR	LR, [SP, #0]
0x065A	0xF8AD1004  STRH	R1, [SP, #4]
0x065E	0xB201    SXTH	R1, R0
0x0660	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x0664	0x4281    CMP	R1, R0
0x0666	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x0668	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x066A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x066C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x066E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0670	0x2900    CMP	R1, #0
0x0672	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x0674	0x2100    MOVS	R1, #0
0x0676	0xB209    SXTH	R1, R1
0x0678	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x067A	0x4B2F    LDR	R3, [PC, #188]
0x067C	0x881B    LDRH	R3, [R3, #0]
0x067E	0x4299    CMP	R1, R3
0x0680	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x0682	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x0684	0x2800    CMP	R0, #0
0x0686	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x0688	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x068A	0x4B2B    LDR	R3, [PC, #172]
0x068C	0x881B    LDRH	R3, [R3, #0]
0x068E	0x4298    CMP	R0, R3
0x0690	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x0692	0x4B29    LDR	R3, [PC, #164]
0x0694	0x881B    LDRH	R3, [R3, #0]
0x0696	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0698	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x069A	0xB203    SXTH	R3, R0
0x069C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x069E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x06A0	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x06A2	0xB215    SXTH	R5, R2
0x06A4	0xB20A    SXTH	R2, R1
0x06A6	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x06A8	0x4B24    LDR	R3, [PC, #144]
0x06AA	0x781B    LDRB	R3, [R3, #0]
0x06AC	0x4298    CMP	R0, R3
0x06AE	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x06B0	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x06B2	0xF0040301  AND	R3, R4, #1
0x06B6	0xB21B    SXTH	R3, R3
0x06B8	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x06BA	0x4264    RSBS	R4, R4, #0
0x06BC	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x06BE	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x06C0	0x1063    ASRS	R3, R4, #1
0x06C2	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x06C4	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x06C6	0x18EB    ADDS	R3, R5, R3
0x06C8	0xB21B    SXTH	R3, R3
0x06CA	0x2B00    CMP	R3, #0
0x06CC	0xDB06    BLT	L__TFT_V_Line958
0x06CE	0x19AC    ADDS	R4, R5, R6
0x06D0	0xB224    SXTH	R4, R4
0x06D2	0x4B1B    LDR	R3, [PC, #108]
0x06D4	0x881B    LDRH	R3, [R3, #0]
0x06D6	0x429C    CMP	R4, R3
0x06D8	0xD200    BCS	L__TFT_V_Line957
0x06DA	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x06DC	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x06DE	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x06E0	0x428F    CMP	R7, R1
0x06E2	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x06E4	0x4B17    LDR	R3, [PC, #92]
0x06E6	0x881C    LDRH	R4, [R3, #0]
0x06E8	0x19AB    ADDS	R3, R5, R6
0x06EA	0xF88D0004  STRB	R0, [SP, #4]
0x06EE	0xF8AD1008  STRH	R1, [SP, #8]
0x06F2	0xF8AD200C  STRH	R2, [SP, #12]
0x06F6	0xF8AD5010  STRH	R5, [SP, #16]
0x06FA	0xF8AD6012  STRH	R6, [SP, #18]
0x06FE	0xF8AD7014  STRH	R7, [SP, #20]
0x0702	0xB2A2    UXTH	R2, R4
0x0704	0xB239    SXTH	R1, R7
0x0706	0xB218    SXTH	R0, R3
0x0708	0xF7FFFD2E  BL	_TFT_Dot+0
0x070C	0xF8BD7014  LDRH	R7, [SP, #20]
0x0710	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0714	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0718	0xF9BD200C  LDRSH	R2, [SP, #12]
0x071C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0720	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x0724	0x1C7F    ADDS	R7, R7, #1
0x0726	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0728	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x072A	0x1C40    ADDS	R0, R0, #1
0x072C	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x072E	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x0730	0xF8DDE000  LDR	LR, [SP, #0]
0x0734	0xB006    ADD	SP, SP, #24
0x0736	0x4770    BX	LR
0x0738	0x00342000  	_TFT_DISP_HEIGHT+0
0x073C	0x00322000  	__Lib_TFT_PenWidth+0
0x0740	0x00302000  	_TFT_DISP_WIDTH+0
0x0744	0x00362000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x206C	0xB083    SUB	SP, SP, #12
0x206E	0xF8CDE000  STR	LR, [SP, #0]
0x2072	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x2074	0x4B1C    LDR	R3, [PC, #112]
0x2076	0x881B    LDRH	R3, [R3, #0]
0x2078	0x4299    CMP	R1, R3
0x207A	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x207C	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x207E	0x4B1B    LDR	R3, [PC, #108]
0x2080	0x881B    LDRH	R3, [R3, #0]
0x2082	0x429A    CMP	R2, R3
0x2084	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x2086	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2088	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x208A	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x208E	0xB288    UXTH	R0, R1
0x2090	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x2092	0xF7FFF899  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x2096	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x209A	0x9B02    LDR	R3, [SP, #8]
0x209C	0x181B    ADDS	R3, R3, R0
0x209E	0x781B    LDRB	R3, [R3, #0]
0x20A0	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x20A2	0x4B13    LDR	R3, [PC, #76]
0x20A4	0x781B    LDRB	R3, [R3, #0]
0x20A6	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x20A8	0x9B02    LDR	R3, [SP, #8]
0x20AA	0x181B    ADDS	R3, R3, R0
0x20AC	0x781B    LDRB	R3, [R3, #0]
0x20AE	0xF8AD0004  STRH	R0, [SP, #4]
0x20B2	0xB298    UXTH	R0, R3
0x20B4	0xF7FEFEFE  BL	__Lib_TFT__TFT_Write_Char_E+0
0x20B8	0xF8BD0004  LDRH	R0, [SP, #4]
0x20BC	0x1C41    ADDS	R1, R0, #1
0x20BE	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x20C0	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x20C2	0x9B02    LDR	R3, [SP, #8]
0x20C4	0x181B    ADDS	R3, R3, R0
0x20C6	0x781B    LDRB	R3, [R3, #0]
0x20C8	0xF8AD0004  STRH	R0, [SP, #4]
0x20CC	0xB298    UXTH	R0, R3
0x20CE	0xF7FFF887  BL	__Lib_TFT__TFT_Write_Char+0
0x20D2	0xF8BD0004  LDRH	R0, [SP, #4]
0x20D6	0x1C41    ADDS	R1, R0, #1
0x20D8	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x20DA	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x20DC	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x20DE	0xF8DDE000  LDR	LR, [SP, #0]
0x20E2	0xB003    ADD	SP, SP, #12
0x20E4	0x4770    BX	LR
0x20E6	0xBF00    NOP
0x20E8	0x00302000  	_TFT_DISP_WIDTH+0
0x20EC	0x00342000  	_TFT_DISP_HEIGHT+0
0x20F0	0x00552000  	_ExternalFontSet+0
; end of _TFT_Write_Text
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x11C8	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x11CA	0x4A03    LDR	R2, [PC, #12]
0x11CC	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x11CE	0x4A03    LDR	R2, [PC, #12]
0x11D0	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x11D2	0xB001    ADD	SP, SP, #4
0x11D4	0x4770    BX	LR
0x11D6	0xBF00    NOP
0x11D8	0x005A2000  	__Lib_TFT_x_cord+0
0x11DC	0x00562000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x0EB4	0xB08B    SUB	SP, SP, #44
0x0EB6	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x0EBA	0xF2400100  MOVW	R1, #0
0x0EBE	0xF8AD1026  STRH	R1, [SP, #38]
0x0EC2	0x2100    MOVS	R1, #0
0x0EC4	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x0EC8	0x49B5    LDR	R1, [PC, #724]
0x0ECA	0x8809    LDRH	R1, [R1, #0]
0x0ECC	0x4288    CMP	R0, R1
0x0ECE	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x0ED0	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x0ED2	0x49B4    LDR	R1, [PC, #720]
0x0ED4	0x8809    LDRH	R1, [R1, #0]
0x0ED6	0x4288    CMP	R0, R1
0x0ED8	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x0EDA	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x0EDC	0x49B0    LDR	R1, [PC, #704]
0x0EDE	0x8809    LDRH	R1, [R1, #0]
0x0EE0	0x1A41    SUB	R1, R0, R1
0x0EE2	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x0EE4	0x008A    LSLS	R2, R1, #2
0x0EE6	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x0EE8	0x49AF    LDR	R1, [PC, #700]
0x0EEA	0x6809    LDR	R1, [R1, #0]
0x0EEC	0x3108    ADDS	R1, #8
0x0EEE	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x0EF0	0x4608    MOV	R0, R1
0x0EF2	0x2104    MOVS	R1, #4
0x0EF4	0xF7FFF9A8  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x0EF8	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x0EFA	0x7803    LDRB	R3, [R0, #0]
0x0EFC	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3388 :: 		
0x0F00	0x1C41    ADDS	R1, R0, #1
0x0F02	0x7809    LDRB	R1, [R1, #0]
0x0F04	0xB2CA    UXTB	R2, R1
0x0F06	0x1C81    ADDS	R1, R0, #2
0x0F08	0x7809    LDRB	R1, [R1, #0]
0x0F0A	0x0209    LSLS	R1, R1, #8
0x0F0C	0x1852    ADDS	R2, R2, R1
0x0F0E	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x0F10	0x7809    LDRB	R1, [R1, #0]
0x0F12	0x0409    LSLS	R1, R1, #16
0x0F14	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x0F16	0x49A4    LDR	R1, [PC, #656]
0x0F18	0x6809    LDR	R1, [R1, #0]
0x0F1A	0x1889    ADDS	R1, R1, R2
0x0F1C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x0F1E	0x08DA    LSRS	R2, R3, #3
0x0F20	0xB2D2    UXTB	R2, R2
0x0F22	0x49A3    LDR	R1, [PC, #652]
0x0F24	0x8809    LDRH	R1, [R1, #0]
0x0F26	0x4351    MULS	R1, R2, R1
0x0F28	0xB289    UXTH	R1, R1
0x0F2A	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x0F2C	0xF0030107  AND	R1, R3, #7
0x0F30	0xB2C9    UXTB	R1, R1
0x0F32	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x0F34	0x499E    LDR	R1, [PC, #632]
0x0F36	0x880A    LDRH	R2, [R1, #0]
0x0F38	0x9906    LDR	R1, [SP, #24]
0x0F3A	0x1889    ADDS	R1, R1, R2
0x0F3C	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x0F3E	0x9906    LDR	R1, [SP, #24]
0x0F40	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x0F42	0xAC05    ADD	R4, SP, #20
0x0F44	0x4622    MOV	R2, R4
0x0F46	0x9906    LDR	R1, [SP, #24]
0x0F48	0x9804    LDR	R0, [SP, #16]
0x0F4A	0x4C9A    LDR	R4, [PC, #616]
0x0F4C	0x6824    LDR	R4, [R4, #0]
0x0F4E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0F50	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x0F52	0x9A05    LDR	R2, [SP, #20]
0x0F54	0x9904    LDR	R1, [SP, #16]
0x0F56	0x1889    ADDS	R1, R1, R2
0x0F58	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x0F5A	0x9A05    LDR	R2, [SP, #20]
0x0F5C	0x9906    LDR	R1, [SP, #24]
0x0F5E	0x1A89    SUB	R1, R1, R2
0x0F60	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x0F62	0x2100    MOVS	R1, #0
0x0F64	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x0F66	0x4994    LDR	R1, [PC, #592]
0x0F68	0x7809    LDRB	R1, [R1, #0]
0x0F6A	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x0F6C	0x4992    LDR	R1, [PC, #584]
0x0F6E	0x7809    LDRB	R1, [R1, #0]
0x0F70	0x2902    CMP	R1, #2
0x0F72	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x0F74	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x0F76	0x4991    LDR	R1, [PC, #580]
0x0F78	0x8809    LDRH	R1, [R1, #0]
0x0F7A	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x0F7E	0x2100    MOVS	R1, #0
0x0F80	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x0F84	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x0F86	0x498A    LDR	R1, [PC, #552]
0x0F88	0x880A    LDRH	R2, [R1, #0]
0x0F8A	0xF89D1009  LDRB	R1, [SP, #9]
0x0F8E	0x4291    CMP	R1, R2
0x0F90	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x0F94	0x498A    LDR	R1, [PC, #552]
0x0F96	0x8809    LDRH	R1, [R1, #0]
0x0F98	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3405 :: 		
0x0F9C	0x2100    MOVS	R1, #0
0x0F9E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x0FA2	0x2100    MOVS	R1, #0
0x0FA4	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x0FA8	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x0FAA	0xF89D2024  LDRB	R2, [SP, #36]
0x0FAE	0xF89D1008  LDRB	R1, [SP, #8]
0x0FB2	0x4291    CMP	R1, R2
0x0FB4	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x0FB6	0xF89D100C  LDRB	R1, [SP, #12]
0x0FBA	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x0FBC	0x9907    LDR	R1, [SP, #28]
0x0FBE	0x1C49    ADDS	R1, R1, #1
0x0FC0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x0FC2	0x9A08    LDR	R2, [SP, #32]
0x0FC4	0x9905    LDR	R1, [SP, #20]
0x0FC6	0x4291    CMP	R1, R2
0x0FC8	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x0FCA	0x9A05    LDR	R2, [SP, #20]
0x0FCC	0x9907    LDR	R1, [SP, #28]
0x0FCE	0x4291    CMP	R1, R2
0x0FD0	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x0FD2	0x2101    MOVS	R1, #1
0x0FD4	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x0FD6	0xAC05    ADD	R4, SP, #20
0x0FD8	0x4622    MOV	R2, R4
0x0FDA	0x9906    LDR	R1, [SP, #24]
0x0FDC	0x9804    LDR	R0, [SP, #16]
0x0FDE	0x4C75    LDR	R4, [PC, #468]
0x0FE0	0x6824    LDR	R4, [R4, #0]
0x0FE2	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x0FE4	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x0FE6	0x9906    LDR	R1, [SP, #24]
0x0FE8	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x0FEA	0x9A05    LDR	R2, [SP, #20]
0x0FEC	0x9904    LDR	R1, [SP, #16]
0x0FEE	0x1889    ADDS	R1, R1, R2
0x0FF0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x0FF2	0x9A05    LDR	R2, [SP, #20]
0x0FF4	0x9906    LDR	R1, [SP, #24]
0x0FF6	0x1A89    SUB	R1, R1, R2
0x0FF8	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x0FFA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x0FFC	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x0FFE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x1000	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x1002	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x1004	0x7801    LDRB	R1, [R0, #0]
0x1006	0xF88D1028  STRB	R1, [SP, #40]
0x100A	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x100C	0x2101    MOVS	R1, #1
0x100E	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x1012	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x1014	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x1016	0xF89D200C  LDRB	R2, [SP, #12]
0x101A	0xF89D1028  LDRB	R1, [SP, #40]
0x101E	0x4011    ANDS	R1, R2
0x1020	0xB2C9    UXTB	R1, R1
0x1022	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x1024	0x4967    LDR	R1, [PC, #412]
0x1026	0x8809    LDRH	R1, [R1, #0]
0x1028	0x9001    STR	R0, [SP, #4]
0x102A	0xB28A    UXTH	R2, R1
0x102C	0xF8BD100A  LDRH	R1, [SP, #10]
0x1030	0xF8BD0026  LDRH	R0, [SP, #38]
0x1034	0xF7FFF898  BL	_TFT_Dot+0
0x1038	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x103A	0xF8BD1026  LDRH	R1, [SP, #38]
0x103E	0x1C49    ADDS	R1, R1, #1
0x1040	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3427 :: 		
0x1044	0xF89D100C  LDRB	R1, [SP, #12]
0x1048	0x0049    LSLS	R1, R1, #1
0x104A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x104E	0xF89D1008  LDRB	R1, [SP, #8]
0x1052	0x1C49    ADDS	R1, R1, #1
0x1054	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x1058	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x105A	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x105C	0xF8BD100A  LDRH	R1, [SP, #10]
0x1060	0x1C49    ADDS	R1, R1, #1
0x1062	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x1066	0xF89D1009  LDRB	R1, [SP, #9]
0x106A	0x1C49    ADDS	R1, R1, #1
0x106C	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x1070	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x1072	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x1074	0x4950    LDR	R1, [PC, #320]
0x1076	0x7809    LDRB	R1, [R1, #0]
0x1078	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x107A	0xF8BD1026  LDRH	R1, [SP, #38]
0x107E	0x1C4A    ADDS	R2, R1, #1
0x1080	0x494F    LDR	R1, [PC, #316]
0x1082	0x800A    STRH	R2, [R1, #0]
0x1084	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x1086	0xF8BD200A  LDRH	R2, [SP, #10]
0x108A	0x494C    LDR	R1, [PC, #304]
0x108C	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x108E	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x1090	0x494B    LDR	R1, [PC, #300]
0x1092	0x8809    LDRH	R1, [R1, #0]
0x1094	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x1098	0x2100    MOVS	R1, #0
0x109A	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x109E	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x10A0	0x4943    LDR	R1, [PC, #268]
0x10A2	0x880A    LDRH	R2, [R1, #0]
0x10A4	0xF89D1009  LDRB	R1, [SP, #9]
0x10A8	0x4291    CMP	R1, R2
0x10AA	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x10AE	0x4943    LDR	R1, [PC, #268]
0x10B0	0x8809    LDRH	R1, [R1, #0]
0x10B2	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3440 :: 		
0x10B6	0x2100    MOVS	R1, #0
0x10B8	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x10BC	0x2100    MOVS	R1, #0
0x10BE	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x10C2	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x10C4	0xF89D2024  LDRB	R2, [SP, #36]
0x10C8	0xF89D1008  LDRB	R1, [SP, #8]
0x10CC	0x4291    CMP	R1, R2
0x10CE	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x10D0	0xF89D100C  LDRB	R1, [SP, #12]
0x10D4	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x10D6	0x9907    LDR	R1, [SP, #28]
0x10D8	0x1C49    ADDS	R1, R1, #1
0x10DA	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x10DC	0x9A08    LDR	R2, [SP, #32]
0x10DE	0x9905    LDR	R1, [SP, #20]
0x10E0	0x4291    CMP	R1, R2
0x10E2	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x10E4	0x9A05    LDR	R2, [SP, #20]
0x10E6	0x9907    LDR	R1, [SP, #28]
0x10E8	0x4291    CMP	R1, R2
0x10EA	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x10EC	0x2101    MOVS	R1, #1
0x10EE	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x10F0	0xAC05    ADD	R4, SP, #20
0x10F2	0x4622    MOV	R2, R4
0x10F4	0x9906    LDR	R1, [SP, #24]
0x10F6	0x9804    LDR	R0, [SP, #16]
0x10F8	0x4C2E    LDR	R4, [PC, #184]
0x10FA	0x6824    LDR	R4, [R4, #0]
0x10FC	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x10FE	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x1100	0x9906    LDR	R1, [SP, #24]
0x1102	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x1104	0x9A05    LDR	R2, [SP, #20]
0x1106	0x9904    LDR	R1, [SP, #16]
0x1108	0x1889    ADDS	R1, R1, R2
0x110A	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x110C	0x9A05    LDR	R2, [SP, #20]
0x110E	0x9906    LDR	R1, [SP, #24]
0x1110	0x1A89    SUB	R1, R1, R2
0x1112	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1114	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x1116	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x1118	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x111A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x111C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x111E	0x7801    LDRB	R1, [R0, #0]
0x1120	0xF88D1028  STRB	R1, [SP, #40]
0x1124	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x1126	0x2101    MOVS	R1, #1
0x1128	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x112C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x112E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x1130	0xF89D200C  LDRB	R2, [SP, #12]
0x1134	0xF89D1028  LDRB	R1, [SP, #40]
0x1138	0x4011    ANDS	R1, R2
0x113A	0xB2C9    UXTB	R1, R1
0x113C	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x113E	0x4921    LDR	R1, [PC, #132]
0x1140	0x8809    LDRH	R1, [R1, #0]
0x1142	0x9001    STR	R0, [SP, #4]
0x1144	0xB28A    UXTH	R2, R1
0x1146	0xF8BD1026  LDRH	R1, [SP, #38]
0x114A	0xF8BD000A  LDRH	R0, [SP, #10]
0x114E	0xF7FFF80B  BL	_TFT_Dot+0
0x1152	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x1154	0xF8BD1026  LDRH	R1, [SP, #38]
0x1158	0x1E49    SUBS	R1, R1, #1
0x115A	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3462 :: 		
0x115E	0xF89D100C  LDRB	R1, [SP, #12]
0x1162	0x0049    LSLS	R1, R1, #1
0x1164	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x1168	0xF89D1008  LDRB	R1, [SP, #8]
0x116C	0x1C49    ADDS	R1, R1, #1
0x116E	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x1172	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x1174	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x1176	0xF8BD100A  LDRH	R1, [SP, #10]
0x117A	0x1C49    ADDS	R1, R1, #1
0x117C	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x1180	0xF89D1009  LDRB	R1, [SP, #9]
0x1184	0x1C49    ADDS	R1, R1, #1
0x1186	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x118A	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x118C	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x118E	0xF8BD1026  LDRH	R1, [SP, #38]
0x1192	0x1E4A    SUBS	R2, R1, #1
0x1194	0x4909    LDR	R1, [PC, #36]
0x1196	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x1198	0xF8DDE000  LDR	LR, [SP, #0]
0x119C	0xB00B    ADD	SP, SP, #44
0x119E	0x4770    BX	LR
0x11A0	0x004C2000  	__Lib_TFT__fontFirstChar+0
0x11A4	0x004E2000  	__Lib_TFT__fontLastChar+0
0x11A8	0x006C2000  	__Lib_TFT_activeExtFont+0
0x11AC	0x005E2000  	__Lib_TFT_headerBuffer+0
0x11B0	0x00582000  	__Lib_TFT__fontHeight+0
0x11B4	0x00682000  	_TFT_Get_Ext_Data_Ptr+0
0x11B8	0x00542000  	__Lib_TFT_FontOrientation+0
0x11BC	0x00562000  	__Lib_TFT_y_cord+0
0x11C0	0x005A2000  	__Lib_TFT_x_cord+0
0x11C4	0x005C2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0248	0xB085    SUB	SP, SP, #20
0x024A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x024E	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0250	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0252	0x2900    CMP	R1, #0
0x0254	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x0256	0xAC04    ADD	R4, SP, #16
0x0258	0x9301    STR	R3, [SP, #4]
0x025A	0xF8AD1008  STRH	R1, [SP, #8]
0x025E	0x9503    STR	R5, [SP, #12]
0x0260	0x4622    MOV	R2, R4
0x0262	0x4618    MOV	R0, R3
0x0264	0x4C10    LDR	R4, [PC, #64]
0x0266	0x6824    LDR	R4, [R4, #0]
0x0268	0x47A0    BLX	R4
0x026A	0x9D03    LDR	R5, [SP, #12]
0x026C	0xF8BD1008  LDRH	R1, [SP, #8]
0x0270	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0272	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0274	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0276	0xF8BD2010  LDRH	R2, [SP, #16]
0x027A	0x4290    CMP	R0, R2
0x027C	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x027E	0x7822    LDRB	R2, [R4, #0]
0x0280	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x0282	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x0284	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x0286	0x1C40    ADDS	R0, R0, #1
0x0288	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x028A	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x028C	0xF8BD2010  LDRH	R2, [SP, #16]
0x0290	0x1A89    SUB	R1, R1, R2
0x0292	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x0294	0xF8BD2010  LDRH	R2, [SP, #16]
0x0298	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x029A	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x029C	0xF8DDE000  LDR	LR, [SP, #0]
0x02A0	0xB005    ADD	SP, SP, #20
0x02A2	0x4770    BX	LR
0x02A4	0x005E2000  	__Lib_TFT_headerBuffer+0
0x02A8	0x00682000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x11E0	0xB086    SUB	SP, SP, #24
0x11E2	0xF8CDE000  STR	LR, [SP, #0]
0x11E6	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x11E8	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x11EC	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x11EE	0x4972    LDR	R1, [PC, #456]
0x11F0	0x7809    LDRB	R1, [R1, #0]
0x11F2	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x11F4	0x4971    LDR	R1, [PC, #452]
0x11F6	0x2200    MOVS	R2, #0
0x11F8	0x4608    MOV	R0, R1
0x11FA	0xF2400100  MOVW	R1, #0
0x11FE	0xF7FFF923  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x1202	0x2201    MOVS	R2, #1
0x1204	0x496C    LDR	R1, [PC, #432]
0x1206	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x1208	0x496D    LDR	R1, [PC, #436]
0x120A	0x8809    LDRH	R1, [R1, #0]
0x120C	0x428F    CMP	R7, R1
0x120E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x1210	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x1212	0x496C    LDR	R1, [PC, #432]
0x1214	0x8809    LDRH	R1, [R1, #0]
0x1216	0x428F    CMP	R7, R1
0x1218	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x121A	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x121C	0x4968    LDR	R1, [PC, #416]
0x121E	0x8809    LDRH	R1, [R1, #0]
0x1220	0x1A79    SUB	R1, R7, R1
0x1222	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x1224	0x008A    LSLS	R2, R1, #2
0x1226	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x1228	0x4C67    LDR	R4, [PC, #412]
0x122A	0x6821    LDR	R1, [R4, #0]
0x122C	0x3108    ADDS	R1, #8
0x122E	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x1230	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x1232	0x1C59    ADDS	R1, R3, #1
0x1234	0x7809    LDRB	R1, [R1, #0]
0x1236	0xB2CA    UXTB	R2, R1
0x1238	0x1C99    ADDS	R1, R3, #2
0x123A	0x7809    LDRB	R1, [R1, #0]
0x123C	0x0209    LSLS	R1, R1, #8
0x123E	0x1852    ADDS	R2, R2, R1
0x1240	0x1CD9    ADDS	R1, R3, #3
0x1242	0x7809    LDRB	R1, [R1, #0]
0x1244	0x0409    LSLS	R1, R1, #16
0x1246	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x1248	0x4621    MOV	R1, R4
0x124A	0x6809    LDR	R1, [R1, #0]
0x124C	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x124E	0x495F    LDR	R1, [PC, #380]
0x1250	0x7809    LDRB	R1, [R1, #0]
0x1252	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x1254	0x495D    LDR	R1, [PC, #372]
0x1256	0x7809    LDRB	R1, [R1, #0]
0x1258	0x2902    CMP	R1, #2
0x125A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x125C	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x125E	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x1260	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x1262	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1264	0x46A0    MOV	R8, R4
0x1266	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x1268	0x495A    LDR	R1, [PC, #360]
0x126A	0x8809    LDRH	R1, [R1, #0]
0x126C	0x428A    CMP	R2, R1
0x126E	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x1270	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x1272	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x1274	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x1276	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x1278	0x4284    CMP	R4, R0
0x127A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x127C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x127E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x1282	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x1286	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x1288	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x128A	0xEA060107  AND	R1, R6, R7, LSL #0
0x128E	0xB2C9    UXTB	R1, R1
0x1290	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x1292	0x4952    LDR	R1, [PC, #328]
0x1294	0x8809    LDRH	R1, [R1, #0]
0x1296	0xF88D6004  STRB	R6, [SP, #4]
0x129A	0xF8CD8008  STR	R8, [SP, #8]
0x129E	0xF88D700C  STRB	R7, [SP, #12]
0x12A2	0xF88D200D  STRB	R2, [SP, #13]
0x12A6	0xF8AD300E  STRH	R3, [SP, #14]
0x12AA	0xF88D0010  STRB	R0, [SP, #16]
0x12AE	0xF8AD5012  STRH	R5, [SP, #18]
0x12B2	0xF88D4014  STRB	R4, [SP, #20]
0x12B6	0xB28A    UXTH	R2, R1
0x12B8	0xB219    SXTH	R1, R3
0x12BA	0xB228    SXTH	R0, R5
0x12BC	0xF7FEFF54  BL	_TFT_Dot+0
0x12C0	0xF89D4014  LDRB	R4, [SP, #20]
0x12C4	0xF8BD5012  LDRH	R5, [SP, #18]
0x12C8	0xF89D0010  LDRB	R0, [SP, #16]
0x12CC	0xF8BD300E  LDRH	R3, [SP, #14]
0x12D0	0xF89D200D  LDRB	R2, [SP, #13]
0x12D4	0xF89D700C  LDRB	R7, [SP, #12]
0x12D8	0xF8DD8008  LDR	R8, [SP, #8]
0x12DC	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x12E0	0x1C6D    ADDS	R5, R5, #1
0x12E2	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x12E4	0x0079    LSLS	R1, R7, #1
0x12E6	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x12E8	0x1C64    ADDS	R4, R4, #1
0x12EA	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x12EC	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x12EE	0x1C5B    ADDS	R3, R3, #1
0x12F0	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x12F2	0x1C52    ADDS	R2, R2, #1
0x12F4	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x12F6	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x12F8	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x12FA	0x4934    LDR	R1, [PC, #208]
0x12FC	0x7809    LDRB	R1, [R1, #0]
0x12FE	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x1300	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x1302	0x4935    LDR	R1, [PC, #212]
0x1304	0x800A    STRH	R2, [R1, #0]
0x1306	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x1308	0x4931    LDR	R1, [PC, #196]
0x130A	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x130C	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x130E	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x1310	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x1312	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x1314	0x492F    LDR	R1, [PC, #188]
0x1316	0x8809    LDRH	R1, [R1, #0]
0x1318	0x428A    CMP	R2, R1
0x131A	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x131C	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x131E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x1320	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x1322	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1324	0x46A0    MOV	R8, R4
0x1326	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x1328	0x4284    CMP	R4, R0
0x132A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x132C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x132E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x1332	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x1336	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x1338	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x133A	0xEA060107  AND	R1, R6, R7, LSL #0
0x133E	0xB2C9    UXTB	R1, R1
0x1340	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x1342	0x4926    LDR	R1, [PC, #152]
0x1344	0x8809    LDRH	R1, [R1, #0]
0x1346	0xF88D6004  STRB	R6, [SP, #4]
0x134A	0xF8CD8008  STR	R8, [SP, #8]
0x134E	0xF88D700C  STRB	R7, [SP, #12]
0x1352	0xF88D200D  STRB	R2, [SP, #13]
0x1356	0xF8AD300E  STRH	R3, [SP, #14]
0x135A	0xF88D0010  STRB	R0, [SP, #16]
0x135E	0xF8AD5012  STRH	R5, [SP, #18]
0x1362	0xF88D4014  STRB	R4, [SP, #20]
0x1366	0xB28A    UXTH	R2, R1
0x1368	0xB229    SXTH	R1, R5
0x136A	0xB218    SXTH	R0, R3
0x136C	0xF7FEFEFC  BL	_TFT_Dot+0
0x1370	0xF89D4014  LDRB	R4, [SP, #20]
0x1374	0xF8BD5012  LDRH	R5, [SP, #18]
0x1378	0xF89D0010  LDRB	R0, [SP, #16]
0x137C	0xF8BD300E  LDRH	R3, [SP, #14]
0x1380	0xF89D200D  LDRB	R2, [SP, #13]
0x1384	0xF89D700C  LDRB	R7, [SP, #12]
0x1388	0xF8DD8008  LDR	R8, [SP, #8]
0x138C	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x1390	0x1E6D    SUBS	R5, R5, #1
0x1392	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x1394	0x0079    LSLS	R1, R7, #1
0x1396	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x1398	0x1C64    ADDS	R4, R4, #1
0x139A	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x139C	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x139E	0x1C5B    ADDS	R3, R3, #1
0x13A0	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x13A2	0x1C52    ADDS	R2, R2, #1
0x13A4	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x13A6	0x4644    MOV	R4, R8
0x13A8	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x13AA	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x13AC	0x4908    LDR	R1, [PC, #32]
0x13AE	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x13B0	0xF8DDE000  LDR	LR, [SP, #0]
0x13B4	0xB006    ADD	SP, SP, #24
0x13B6	0x4770    BX	LR
0x13B8	0x001D2000  	__Lib_TFT_FontInitialized+0
0x13BC	0x26E40000  	_TFT_defaultFont+0
0x13C0	0x004C2000  	__Lib_TFT__fontFirstChar+0
0x13C4	0x004E2000  	__Lib_TFT__fontLastChar+0
0x13C8	0x00502000  	__Lib_TFT__font+0
0x13CC	0x00542000  	__Lib_TFT_FontOrientation+0
0x13D0	0x00562000  	__Lib_TFT_y_cord+0
0x13D4	0x00582000  	__Lib_TFT__fontHeight+0
0x13D8	0x005A2000  	__Lib_TFT_x_cord+0
0x13DC	0x005C2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x0448	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x044A	0x4B12    LDR	R3, [PC, #72]
0x044C	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x044E	0x1C83    ADDS	R3, R0, #2
0x0450	0x781C    LDRB	R4, [R3, #0]
0x0452	0x1CC3    ADDS	R3, R0, #3
0x0454	0x781B    LDRB	R3, [R3, #0]
0x0456	0x021B    LSLS	R3, R3, #8
0x0458	0xB29B    UXTH	R3, R3
0x045A	0x18E4    ADDS	R4, R4, R3
0x045C	0x4B0E    LDR	R3, [PC, #56]
0x045E	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x0460	0x1D03    ADDS	R3, R0, #4
0x0462	0x781C    LDRB	R4, [R3, #0]
0x0464	0x1D43    ADDS	R3, R0, #5
0x0466	0x781B    LDRB	R3, [R3, #0]
0x0468	0x021B    LSLS	R3, R3, #8
0x046A	0xB29B    UXTH	R3, R3
0x046C	0x18E4    ADDS	R4, R4, R3
0x046E	0x4B0B    LDR	R3, [PC, #44]
0x0470	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x0472	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x0474	0x781C    LDRB	R4, [R3, #0]
0x0476	0x4B0A    LDR	R3, [PC, #40]
0x0478	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x047A	0x4B0A    LDR	R3, [PC, #40]
0x047C	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x047E	0x4B0A    LDR	R3, [PC, #40]
0x0480	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x0482	0x2401    MOVS	R4, #1
0x0484	0x4B09    LDR	R3, [PC, #36]
0x0486	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x0488	0x2400    MOVS	R4, #0
0x048A	0x4B09    LDR	R3, [PC, #36]
0x048C	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x048E	0xB001    ADD	SP, SP, #4
0x0490	0x4770    BX	LR
0x0492	0xBF00    NOP
0x0494	0x00502000  	__Lib_TFT__font+0
0x0498	0x004C2000  	__Lib_TFT__fontFirstChar+0
0x049C	0x004E2000  	__Lib_TFT__fontLastChar+0
0x04A0	0x00582000  	__Lib_TFT__fontHeight+0
0x04A4	0x005C2000  	__Lib_TFT_FontColor+0
0x04A8	0x00542000  	__Lib_TFT_FontOrientation+0
0x04AC	0x001D2000  	__Lib_TFT_FontInitialized+0
0x04B0	0x00552000  	_ExternalFontSet+0
; end of _TFT_Set_Font
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x25A0	0xB081    SUB	SP, SP, #4
0x25A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x25A6	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x25A8	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x25AA	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25AC	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x25AE	0xF64B3080  MOVW	R0, #48000
0x25B2	0x4281    CMP	R1, R0
0x25B4	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x25B6	0x4846    LDR	R0, [PC, #280]
0x25B8	0x6800    LDR	R0, [R0, #0]
0x25BA	0xF0400102  ORR	R1, R0, #2
0x25BE	0x4844    LDR	R0, [PC, #272]
0x25C0	0x6001    STR	R1, [R0, #0]
0x25C2	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x25C4	0xF64550C0  MOVW	R0, #24000
0x25C8	0x4281    CMP	R1, R0
0x25CA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x25CC	0x4840    LDR	R0, [PC, #256]
0x25CE	0x6800    LDR	R0, [R0, #0]
0x25D0	0xF0400101  ORR	R1, R0, #1
0x25D4	0x483E    LDR	R0, [PC, #248]
0x25D6	0x6001    STR	R1, [R0, #0]
0x25D8	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x25DA	0x483D    LDR	R0, [PC, #244]
0x25DC	0x6801    LDR	R1, [R0, #0]
0x25DE	0xF06F0007  MVN	R0, #7
0x25E2	0x4001    ANDS	R1, R0
0x25E4	0x483A    LDR	R0, [PC, #232]
0x25E6	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x25E8	0xF7FFFAAA  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x25EC	0x4839    LDR	R0, [PC, #228]
0x25EE	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x25F0	0x4839    LDR	R0, [PC, #228]
0x25F2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x25F4	0x4839    LDR	R0, [PC, #228]
0x25F6	0xEA020100  AND	R1, R2, R0, LSL #0
0x25FA	0x4839    LDR	R0, [PC, #228]
0x25FC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x25FE	0xF0020001  AND	R0, R2, #1
0x2602	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2604	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2606	0x4836    LDR	R0, [PC, #216]
0x2608	0x6800    LDR	R0, [R0, #0]
0x260A	0xF0000002  AND	R0, R0, #2
0x260E	0x2800    CMP	R0, #0
0x2610	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x2612	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2614	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x2616	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2618	0xF4023080  AND	R0, R2, #65536
0x261C	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x261E	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2620	0x482F    LDR	R0, [PC, #188]
0x2622	0x6800    LDR	R0, [R0, #0]
0x2624	0xF4003000  AND	R0, R0, #131072
0x2628	0x2800    CMP	R0, #0
0x262A	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x262C	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x262E	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x2630	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2632	0xF0025080  AND	R0, R2, #268435456
0x2636	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x2638	0x4829    LDR	R0, [PC, #164]
0x263A	0x6800    LDR	R0, [R0, #0]
0x263C	0xF0405180  ORR	R1, R0, #268435456
0x2640	0x4827    LDR	R0, [PC, #156]
0x2642	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2644	0x4826    LDR	R0, [PC, #152]
0x2646	0x6800    LDR	R0, [R0, #0]
0x2648	0xF0005000  AND	R0, R0, #536870912
0x264C	0x2800    CMP	R0, #0
0x264E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x2650	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2652	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2654	0xF0026080  AND	R0, R2, #67108864
0x2658	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x265A	0x4821    LDR	R0, [PC, #132]
0x265C	0x6800    LDR	R0, [R0, #0]
0x265E	0xF0406180  ORR	R1, R0, #67108864
0x2662	0x481F    LDR	R0, [PC, #124]
0x2664	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x2666	0x4611    MOV	R1, R2
0x2668	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x266A	0x481D    LDR	R0, [PC, #116]
0x266C	0x6800    LDR	R0, [R0, #0]
0x266E	0xF0006000  AND	R0, R0, #134217728
0x2672	0x2800    CMP	R0, #0
0x2674	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x2676	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2678	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x267A	0x4611    MOV	R1, R2
0x267C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x267E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2682	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x2684	0x4816    LDR	R0, [PC, #88]
0x2686	0x6800    LDR	R0, [R0, #0]
0x2688	0xF0407180  ORR	R1, R0, #16777216
0x268C	0x4814    LDR	R0, [PC, #80]
0x268E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2690	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x2692	0x4813    LDR	R0, [PC, #76]
0x2694	0x6800    LDR	R0, [R0, #0]
0x2696	0xF0007000  AND	R0, R0, #33554432
0x269A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x269C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x269E	0x460A    MOV	R2, R1
0x26A0	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x26A2	0x480C    LDR	R0, [PC, #48]
0x26A4	0x6800    LDR	R0, [R0, #0]
0x26A6	0xF000010C  AND	R1, R0, #12
0x26AA	0x0090    LSLS	R0, R2, #2
0x26AC	0xF000000C  AND	R0, R0, #12
0x26B0	0x4281    CMP	R1, R0
0x26B2	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x26B4	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x26B6	0xF8DDE000  LDR	LR, [SP, #0]
0x26BA	0xB001    ADD	SP, SP, #4
0x26BC	0x4770    BX	LR
0x26BE	0xBF00    NOP
0x26C0	0x00810501  	#83951745
0x26C4	0x0402001D  	#1901570
0x26C8	0x06440001  	#67140
0x26CC	0x19400001  	#72000
0x26D0	0x20004002  	FLASH_ACR+0
0x26D4	0x10044002  	RCC_CFGR+0
0x26D8	0x102C4002  	RCC_CFGR2+0
0x26DC	0xFFFF000F  	#1048575
0x26E0	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x1B40	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x1B42	0x4815    LDR	R0, [PC, #84]
0x1B44	0x6800    LDR	R0, [R0, #0]
0x1B46	0xF0400101  ORR	R1, R0, #1
0x1B4A	0x4813    LDR	R0, [PC, #76]
0x1B4C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x1B4E	0x4913    LDR	R1, [PC, #76]
0x1B50	0x4813    LDR	R0, [PC, #76]
0x1B52	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x1B54	0x4810    LDR	R0, [PC, #64]
0x1B56	0x6801    LDR	R1, [R0, #0]
0x1B58	0x4812    LDR	R0, [PC, #72]
0x1B5A	0x4001    ANDS	R1, R0
0x1B5C	0x480E    LDR	R0, [PC, #56]
0x1B5E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x1B60	0x480D    LDR	R0, [PC, #52]
0x1B62	0x6801    LDR	R1, [R0, #0]
0x1B64	0xF46F2080  MVN	R0, #262144
0x1B68	0x4001    ANDS	R1, R0
0x1B6A	0x480B    LDR	R0, [PC, #44]
0x1B6C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x1B6E	0x480C    LDR	R0, [PC, #48]
0x1B70	0x6801    LDR	R1, [R0, #0]
0x1B72	0xF46F00FE  MVN	R0, #8323072
0x1B76	0x4001    ANDS	R1, R0
0x1B78	0x4809    LDR	R0, [PC, #36]
0x1B7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x1B7C	0x4806    LDR	R0, [PC, #24]
0x1B7E	0x6801    LDR	R1, [R0, #0]
0x1B80	0xF06F50A0  MVN	R0, #335544320
0x1B84	0x4001    ANDS	R1, R0
0x1B86	0x4804    LDR	R0, [PC, #16]
0x1B88	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x1B8A	0xF04F0100  MOV	R1, #0
0x1B8E	0x4806    LDR	R0, [PC, #24]
0x1B90	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x1B92	0xB001    ADD	SP, SP, #4
0x1B94	0x4770    BX	LR
0x1B96	0xBF00    NOP
0x1B98	0x10004002  	RCC_CR+0
0x1B9C	0x0000F0FF  	#-251723776
0x1BA0	0x10044002  	RCC_CFGR+0
0x1BA4	0xFFFFFEF6  	#-17367041
0x1BA8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x2160	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x2162	0x4902    LDR	R1, [PC, #8]
0x2164	0x4802    LDR	R0, [PC, #8]
0x2166	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x2168	0xB001    ADD	SP, SP, #4
0x216A	0x4770    BX	LR
0x216C	0x19400001  	#72000
0x2170	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x2174	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x2176	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x2178	0xB001    ADD	SP, SP, #4
0x217A	0x4770    BX	LR
; end of ___GenExcept
0x2F7C	0xB500    PUSH	(R14)
0x2F7E	0xF8DFB014  LDR	R11, [PC, #20]
0x2F82	0xF8DFA014  LDR	R10, [PC, #20]
0x2F86	0xF8DFC014  LDR	R12, [PC, #20]
0x2F8A	0xF7FEFE0F  BL	7084
0x2F8E	0xBD00    POP	(R15)
0x2F90	0x4770    BX	LR
0x2F92	0xBF00    NOP
0x2F94	0x00002000  	#536870912
0x2F98	0x00202000  	#536870944
0x2F9C	0x2F5C0000  	#12124
0x2FFC	0xB500    PUSH	(R14)
0x2FFE	0xF8DFB010  LDR	R11, [PC, #16]
0x3002	0xF8DFA010  LDR	R10, [PC, #16]
0x3006	0xF7FEFD7D  BL	6916
0x300A	0xBD00    POP	(R15)
0x300C	0x4770    BX	LR
0x300E	0xBF00    NOP
0x3010	0x00002000  	#536870912
0x3014	0x00782000  	#536871032
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x26E4	0x00200000 ;_TFT_defaultFont+0
0x26E8	0x0010007F ;_TFT_defaultFont+4
0x26EC	0x00018801 ;_TFT_defaultFont+8
0x26F0	0x00019803 ;_TFT_defaultFont+12
0x26F4	0x0001A805 ;_TFT_defaultFont+16
0x26F8	0x0001B808 ;_TFT_defaultFont+20
0x26FC	0x0001C807 ;_TFT_defaultFont+24
0x2700	0x0001D80D ;_TFT_defaultFont+28
0x2704	0x0001F80A ;_TFT_defaultFont+32
0x2708	0x00021803 ;_TFT_defaultFont+36
0x270C	0x00022805 ;_TFT_defaultFont+40
0x2710	0x00023805 ;_TFT_defaultFont+44
0x2714	0x00024807 ;_TFT_defaultFont+48
0x2718	0x00025809 ;_TFT_defaultFont+52
0x271C	0x00027803 ;_TFT_defaultFont+56
0x2720	0x00028805 ;_TFT_defaultFont+60
0x2724	0x00029803 ;_TFT_defaultFont+64
0x2728	0x0002A806 ;_TFT_defaultFont+68
0x272C	0x0002B807 ;_TFT_defaultFont+72
0x2730	0x0002C807 ;_TFT_defaultFont+76
0x2734	0x0002D807 ;_TFT_defaultFont+80
0x2738	0x0002E807 ;_TFT_defaultFont+84
0x273C	0x0002F807 ;_TFT_defaultFont+88
0x2740	0x00030807 ;_TFT_defaultFont+92
0x2744	0x00031807 ;_TFT_defaultFont+96
0x2748	0x00032807 ;_TFT_defaultFont+100
0x274C	0x00033807 ;_TFT_defaultFont+104
0x2750	0x00034807 ;_TFT_defaultFont+108
0x2754	0x00035803 ;_TFT_defaultFont+112
0x2758	0x00036803 ;_TFT_defaultFont+116
0x275C	0x00037809 ;_TFT_defaultFont+120
0x2760	0x00039809 ;_TFT_defaultFont+124
0x2764	0x0003B809 ;_TFT_defaultFont+128
0x2768	0x0003D806 ;_TFT_defaultFont+132
0x276C	0x0003E809 ;_TFT_defaultFont+136
0x2770	0x00040809 ;_TFT_defaultFont+140
0x2774	0x00042807 ;_TFT_defaultFont+144
0x2778	0x00043807 ;_TFT_defaultFont+148
0x277C	0x00044808 ;_TFT_defaultFont+152
0x2780	0x00045806 ;_TFT_defaultFont+156
0x2784	0x00046806 ;_TFT_defaultFont+160
0x2788	0x00047807 ;_TFT_defaultFont+164
0x278C	0x00048808 ;_TFT_defaultFont+168
0x2790	0x00049804 ;_TFT_defaultFont+172
0x2794	0x0004A805 ;_TFT_defaultFont+176
0x2798	0x0004B807 ;_TFT_defaultFont+180
0x279C	0x0004C806 ;_TFT_defaultFont+184
0x27A0	0x0004D80A ;_TFT_defaultFont+188
0x27A4	0x0004F807 ;_TFT_defaultFont+192
0x27A8	0x00050808 ;_TFT_defaultFont+196
0x27AC	0x00051807 ;_TFT_defaultFont+200
0x27B0	0x00052808 ;_TFT_defaultFont+204
0x27B4	0x00053808 ;_TFT_defaultFont+208
0x27B8	0x00054807 ;_TFT_defaultFont+212
0x27BC	0x00055806 ;_TFT_defaultFont+216
0x27C0	0x00056807 ;_TFT_defaultFont+220
0x27C4	0x00057808 ;_TFT_defaultFont+224
0x27C8	0x0005880C ;_TFT_defaultFont+228
0x27CC	0x0005A808 ;_TFT_defaultFont+232
0x27D0	0x0005B808 ;_TFT_defaultFont+236
0x27D4	0x0005C806 ;_TFT_defaultFont+240
0x27D8	0x0005D805 ;_TFT_defaultFont+244
0x27DC	0x0005E806 ;_TFT_defaultFont+248
0x27E0	0x0005F805 ;_TFT_defaultFont+252
0x27E4	0x00060809 ;_TFT_defaultFont+256
0x27E8	0x00062808 ;_TFT_defaultFont+260
0x27EC	0x00063805 ;_TFT_defaultFont+264
0x27F0	0x00064807 ;_TFT_defaultFont+268
0x27F4	0x00065807 ;_TFT_defaultFont+272
0x27F8	0x00066806 ;_TFT_defaultFont+276
0x27FC	0x00067807 ;_TFT_defaultFont+280
0x2800	0x00068807 ;_TFT_defaultFont+284
0x2804	0x00069805 ;_TFT_defaultFont+288
0x2808	0x0006A807 ;_TFT_defaultFont+292
0x280C	0x0006B807 ;_TFT_defaultFont+296
0x2810	0x0006C802 ;_TFT_defaultFont+300
0x2814	0x0006D803 ;_TFT_defaultFont+304
0x2818	0x0006E806 ;_TFT_defaultFont+308
0x281C	0x0006F802 ;_TFT_defaultFont+312
0x2820	0x0007080A ;_TFT_defaultFont+316
0x2824	0x00072807 ;_TFT_defaultFont+320
0x2828	0x00073807 ;_TFT_defaultFont+324
0x282C	0x00074807 ;_TFT_defaultFont+328
0x2830	0x00075807 ;_TFT_defaultFont+332
0x2834	0x00076805 ;_TFT_defaultFont+336
0x2838	0x00077806 ;_TFT_defaultFont+340
0x283C	0x00078805 ;_TFT_defaultFont+344
0x2840	0x00079807 ;_TFT_defaultFont+348
0x2844	0x0007A807 ;_TFT_defaultFont+352
0x2848	0x0007B80A ;_TFT_defaultFont+356
0x284C	0x0007D806 ;_TFT_defaultFont+360
0x2850	0x0007E807 ;_TFT_defaultFont+364
0x2854	0x0007F806 ;_TFT_defaultFont+368
0x2858	0x00080806 ;_TFT_defaultFont+372
0x285C	0x00081804 ;_TFT_defaultFont+376
0x2860	0x00082806 ;_TFT_defaultFont+380
0x2864	0x0008380A ;_TFT_defaultFont+384
0x2868	0x0008580B ;_TFT_defaultFont+388
0x286C	0x00000000 ;_TFT_defaultFont+392
0x2870	0x00000000 ;_TFT_defaultFont+396
0x2874	0x00000000 ;_TFT_defaultFont+400
0x2878	0x00000000 ;_TFT_defaultFont+404
0x287C	0x00000000 ;_TFT_defaultFont+408
0x2880	0x06060606 ;_TFT_defaultFont+412
0x2884	0x06000606 ;_TFT_defaultFont+416
0x2888	0x00000006 ;_TFT_defaultFont+420
0x288C	0x1B000000 ;_TFT_defaultFont+424
0x2890	0x001B1B1B ;_TFT_defaultFont+428
0x2894	0x00000000 ;_TFT_defaultFont+432
0x2898	0x00000000 ;_TFT_defaultFont+436
0x289C	0x00000000 ;_TFT_defaultFont+440
0x28A0	0xFEFE4848 ;_TFT_defaultFont+444
0x28A4	0x127F7F24 ;_TFT_defaultFont+448
0x28A8	0x00000012 ;_TFT_defaultFont+452
0x28AC	0x08080000 ;_TFT_defaultFont+456
0x28B0	0x0B0B4B3E ;_TFT_defaultFont+460
0x28B4	0x6968683E ;_TFT_defaultFont+464
0x28B8	0x0008083E ;_TFT_defaultFont+468
0x28BC	0x00000000 ;_TFT_defaultFont+472
0x28C0	0x00000000 ;_TFT_defaultFont+476
0x28C4	0x0233001E ;_TFT_defaultFont+480
0x28C8	0x00B30133 ;_TFT_defaultFont+484
0x28CC	0x19A00F5E ;_TFT_defaultFont+488
0x28D0	0x19881990 ;_TFT_defaultFont+492
0x28D4	0x00000F00 ;_TFT_defaultFont+496
0x28D8	0x00000000 ;_TFT_defaultFont+500
0x28DC	0x00000000 ;_TFT_defaultFont+504
0x28E0	0x00000000 ;_TFT_defaultFont+508
0x28E4	0x0066003C ;_TFT_defaultFont+512
0x28E8	0x00660066 ;_TFT_defaultFont+516
0x28EC	0x0366033C ;_TFT_defaultFont+520
0x28F0	0x00C601C6 ;_TFT_defaultFont+524
0x28F4	0x000003BC ;_TFT_defaultFont+528
0x28F8	0x00000000 ;_TFT_defaultFont+532
0x28FC	0x06000000 ;_TFT_defaultFont+536
0x2900	0x00060606 ;_TFT_defaultFont+540
0x2904	0x00000000 ;_TFT_defaultFont+544
0x2908	0x00000000 ;_TFT_defaultFont+548
0x290C	0x18000000 ;_TFT_defaultFont+552
0x2910	0x06060C0C ;_TFT_defaultFont+556
0x2914	0x06060606 ;_TFT_defaultFont+560
0x2918	0x180C0C06 ;_TFT_defaultFont+564
0x291C	0x06000000 ;_TFT_defaultFont+568
0x2920	0x18180C0C ;_TFT_defaultFont+572
0x2924	0x18181818 ;_TFT_defaultFont+576
0x2928	0x060C0C18 ;_TFT_defaultFont+580
0x292C	0x18000000 ;_TFT_defaultFont+584
0x2930	0x185A3C5A ;_TFT_defaultFont+588
0x2934	0x00000000 ;_TFT_defaultFont+592
0x2938	0x00000000 ;_TFT_defaultFont+596
0x293C	0x00000000 ;_TFT_defaultFont+600
0x2940	0x00000000 ;_TFT_defaultFont+604
0x2944	0x00200000 ;_TFT_defaultFont+608
0x2948	0x00200020 ;_TFT_defaultFont+612
0x294C	0x002001FC ;_TFT_defaultFont+616
0x2950	0x00200020 ;_TFT_defaultFont+620
0x2954	0x00000000 ;_TFT_defaultFont+624
0x2958	0x00000000 ;_TFT_defaultFont+628
0x295C	0x00000000 ;_TFT_defaultFont+632
0x2960	0x00000000 ;_TFT_defaultFont+636
0x2964	0x06000000 ;_TFT_defaultFont+640
0x2968	0x00030306 ;_TFT_defaultFont+644
0x296C	0x00000000 ;_TFT_defaultFont+648
0x2970	0x00000000 ;_TFT_defaultFont+652
0x2974	0x0000001F ;_TFT_defaultFont+656
0x2978	0x00000000 ;_TFT_defaultFont+660
0x297C	0x00000000 ;_TFT_defaultFont+664
0x2980	0x00000000 ;_TFT_defaultFont+668
0x2984	0x06000000 ;_TFT_defaultFont+672
0x2988	0x00000006 ;_TFT_defaultFont+676
0x298C	0x20000000 ;_TFT_defaultFont+680
0x2990	0x08101020 ;_TFT_defaultFont+684
0x2994	0x02040408 ;_TFT_defaultFont+688
0x2998	0x00010102 ;_TFT_defaultFont+692
0x299C	0x00000000 ;_TFT_defaultFont+696
0x29A0	0x6363633E ;_TFT_defaultFont+700
0x29A4	0x63636363 ;_TFT_defaultFont+704
0x29A8	0x0000003E ;_TFT_defaultFont+708
0x29AC	0x00000000 ;_TFT_defaultFont+712
0x29B0	0x18181E18 ;_TFT_defaultFont+716
0x29B4	0x18181818 ;_TFT_defaultFont+720
0x29B8	0x0000007E ;_TFT_defaultFont+724
0x29BC	0x00000000 ;_TFT_defaultFont+728
0x29C0	0x6061613E ;_TFT_defaultFont+732
0x29C4	0x060C1830 ;_TFT_defaultFont+736
0x29C8	0x0000007F ;_TFT_defaultFont+740
0x29CC	0x00000000 ;_TFT_defaultFont+744
0x29D0	0x6060613E ;_TFT_defaultFont+748
0x29D4	0x6160603C ;_TFT_defaultFont+752
0x29D8	0x0000003E ;_TFT_defaultFont+756
0x29DC	0x00000000 ;_TFT_defaultFont+760
0x29E0	0x32343830 ;_TFT_defaultFont+764
0x29E4	0x30307F31 ;_TFT_defaultFont+768
0x29E8	0x00000030 ;_TFT_defaultFont+772
0x29EC	0x00000000 ;_TFT_defaultFont+776
0x29F0	0x3E06067E ;_TFT_defaultFont+780
0x29F4	0x61606060 ;_TFT_defaultFont+784
0x29F8	0x0000003E ;_TFT_defaultFont+788
0x29FC	0x00000000 ;_TFT_defaultFont+792
0x2A00	0x3F03063C ;_TFT_defaultFont+796
0x2A04	0x63636363 ;_TFT_defaultFont+800
0x2A08	0x0000003E ;_TFT_defaultFont+804
0x2A0C	0x00000000 ;_TFT_defaultFont+808
0x2A10	0x3030607F ;_TFT_defaultFont+812
0x2A14	0x0C0C1818 ;_TFT_defaultFont+816
0x2A18	0x0000000C ;_TFT_defaultFont+820
0x2A1C	0x00000000 ;_TFT_defaultFont+824
0x2A20	0x6363633E ;_TFT_defaultFont+828
0x2A24	0x6363633E ;_TFT_defaultFont+832
0x2A28	0x0000003E ;_TFT_defaultFont+836
0x2A2C	0x00000000 ;_TFT_defaultFont+840
0x2A30	0x6363633E ;_TFT_defaultFont+844
0x2A34	0x30607E63 ;_TFT_defaultFont+848
0x2A38	0x0000001E ;_TFT_defaultFont+852
0x2A3C	0x00000000 ;_TFT_defaultFont+856
0x2A40	0x06060000 ;_TFT_defaultFont+860
0x2A44	0x06000000 ;_TFT_defaultFont+864
0x2A48	0x00000006 ;_TFT_defaultFont+868
0x2A4C	0x00000000 ;_TFT_defaultFont+872
0x2A50	0x06060000 ;_TFT_defaultFont+876
0x2A54	0x06000000 ;_TFT_defaultFont+880
0x2A58	0x00030306 ;_TFT_defaultFont+884
0x2A5C	0x00000000 ;_TFT_defaultFont+888
0x2A60	0x00000000 ;_TFT_defaultFont+892
0x2A64	0x01800000 ;_TFT_defaultFont+896
0x2A68	0x00180060 ;_TFT_defaultFont+900
0x2A6C	0x00060006 ;_TFT_defaultFont+904
0x2A70	0x00600018 ;_TFT_defaultFont+908
0x2A74	0x00000180 ;_TFT_defaultFont+912
0x2A78	0x00000000 ;_TFT_defaultFont+916
0x2A7C	0x00000000 ;_TFT_defaultFont+920
0x2A80	0x00000000 ;_TFT_defaultFont+924
0x2A84	0x00000000 ;_TFT_defaultFont+928
0x2A88	0x000001FE ;_TFT_defaultFont+932
0x2A8C	0x01FE0000 ;_TFT_defaultFont+936
0x2A90	0x00000000 ;_TFT_defaultFont+940
0x2A94	0x00000000 ;_TFT_defaultFont+944
0x2A98	0x00000000 ;_TFT_defaultFont+948
0x2A9C	0x00000000 ;_TFT_defaultFont+952
0x2AA0	0x00000000 ;_TFT_defaultFont+956
0x2AA4	0x00060000 ;_TFT_defaultFont+960
0x2AA8	0x00600018 ;_TFT_defaultFont+964
0x2AAC	0x01800180 ;_TFT_defaultFont+968
0x2AB0	0x00180060 ;_TFT_defaultFont+972
0x2AB4	0x00000006 ;_TFT_defaultFont+976
0x2AB8	0x00000000 ;_TFT_defaultFont+980
0x2ABC	0x00000000 ;_TFT_defaultFont+984
0x2AC0	0x1830311E ;_TFT_defaultFont+988
0x2AC4	0x0C000C0C ;_TFT_defaultFont+992
0x2AC8	0x0000000C ;_TFT_defaultFont+996
0x2ACC	0x00000000 ;_TFT_defaultFont+1000
0x2AD0	0x00000000 ;_TFT_defaultFont+1004
0x2AD4	0x0082007C ;_TFT_defaultFont+1008
0x2AD8	0x016D0179 ;_TFT_defaultFont+1012
0x2ADC	0x016D016D ;_TFT_defaultFont+1016
0x2AE0	0x00D9016D ;_TFT_defaultFont+1020
0x2AE4	0x00FC0002 ;_TFT_defaultFont+1024
0x2AE8	0x00000000 ;_TFT_defaultFont+1028
0x2AEC	0x00000000 ;_TFT_defaultFont+1032
0x2AF0	0x00000000 ;_TFT_defaultFont+1036
0x2AF4	0x00380038 ;_TFT_defaultFont+1040
0x2AF8	0x006C006C ;_TFT_defaultFont+1044
0x2AFC	0x00FE00C6 ;_TFT_defaultFont+1048
0x2B00	0x018300C6 ;_TFT_defaultFont+1052
0x2B04	0x00000183 ;_TFT_defaultFont+1056
0x2B08	0x00000000 ;_TFT_defaultFont+1060
0x2B0C	0x00000000 ;_TFT_defaultFont+1064
0x2B10	0x6363633F ;_TFT_defaultFont+1068
0x2B14	0x6363633F ;_TFT_defaultFont+1072
0x2B18	0x0000003F ;_TFT_defaultFont+1076
0x2B1C	0x00000000 ;_TFT_defaultFont+1080
0x2B20	0x0343433E ;_TFT_defaultFont+1084
0x2B24	0x43430303 ;_TFT_defaultFont+1088
0x2B28	0x0000003E ;_TFT_defaultFont+1092
0x2B2C	0x00000000 ;_TFT_defaultFont+1096
0x2B30	0xC3C3633F ;_TFT_defaultFont+1100
0x2B34	0x63C3C3C3 ;_TFT_defaultFont+1104
0x2B38	0x0000003F ;_TFT_defaultFont+1108
0x2B3C	0x00000000 ;_TFT_defaultFont+1112
0x2B40	0x0303033F ;_TFT_defaultFont+1116
0x2B44	0x0303031F ;_TFT_defaultFont+1120
0x2B48	0x0000003F ;_TFT_defaultFont+1124
0x2B4C	0x00000000 ;_TFT_defaultFont+1128
0x2B50	0x0303033F ;_TFT_defaultFont+1132
0x2B54	0x0303031F ;_TFT_defaultFont+1136
0x2B58	0x00000003 ;_TFT_defaultFont+1140
0x2B5C	0x00000000 ;_TFT_defaultFont+1144
0x2B60	0x0343433E ;_TFT_defaultFont+1148
0x2B64	0x63636373 ;_TFT_defaultFont+1152
0x2B68	0x0000007E ;_TFT_defaultFont+1156
0x2B6C	0x00000000 ;_TFT_defaultFont+1160
0x2B70	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x2B74	0xC3C3C3FF ;_TFT_defaultFont+1168
0x2B78	0x000000C3 ;_TFT_defaultFont+1172
0x2B7C	0x00000000 ;_TFT_defaultFont+1176
0x2B80	0x0606060F ;_TFT_defaultFont+1180
0x2B84	0x06060606 ;_TFT_defaultFont+1184
0x2B88	0x0000000F ;_TFT_defaultFont+1188
0x2B8C	0x00000000 ;_TFT_defaultFont+1192
0x2B90	0x1818181E ;_TFT_defaultFont+1196
0x2B94	0x18181818 ;_TFT_defaultFont+1200
0x2B98	0x0000000F ;_TFT_defaultFont+1204
0x2B9C	0x00000000 ;_TFT_defaultFont+1208
0x2BA0	0x0F1B3363 ;_TFT_defaultFont+1212
0x2BA4	0x331B0F07 ;_TFT_defaultFont+1216
0x2BA8	0x00000063 ;_TFT_defaultFont+1220
0x2BAC	0x00000000 ;_TFT_defaultFont+1224
0x2BB0	0x03030303 ;_TFT_defaultFont+1228
0x2BB4	0x03030303 ;_TFT_defaultFont+1232
0x2BB8	0x0000003F ;_TFT_defaultFont+1236
0x2BBC	0x00000000 ;_TFT_defaultFont+1240
0x2BC0	0x00000000 ;_TFT_defaultFont+1244
0x2BC4	0x03870387 ;_TFT_defaultFont+1248
0x2BC8	0x034D034D ;_TFT_defaultFont+1252
0x2BCC	0x03390339 ;_TFT_defaultFont+1256
0x2BD0	0x03110311 ;_TFT_defaultFont+1260
0x2BD4	0x00000301 ;_TFT_defaultFont+1264
0x2BD8	0x00000000 ;_TFT_defaultFont+1268
0x2BDC	0x00000000 ;_TFT_defaultFont+1272
0x2BE0	0x4D4D4747 ;_TFT_defaultFont+1276
0x2BE4	0x71715959 ;_TFT_defaultFont+1280
0x2BE8	0x00000061 ;_TFT_defaultFont+1284
0x2BEC	0x00000000 ;_TFT_defaultFont+1288
0x2BF0	0xC3C3C37E ;_TFT_defaultFont+1292
0x2BF4	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x2BF8	0x0000007E ;_TFT_defaultFont+1300
0x2BFC	0x00000000 ;_TFT_defaultFont+1304
0x2C00	0x6363633F ;_TFT_defaultFont+1308
0x2C04	0x03033F63 ;_TFT_defaultFont+1312
0x2C08	0x00000003 ;_TFT_defaultFont+1316
0x2C0C	0x00000000 ;_TFT_defaultFont+1320
0x2C10	0xC3C3C37E ;_TFT_defaultFont+1324
0x2C14	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x2C18	0x00C0607E ;_TFT_defaultFont+1332
0x2C1C	0x00000000 ;_TFT_defaultFont+1336
0x2C20	0x6363633F ;_TFT_defaultFont+1340
0x2C24	0x63331B3F ;_TFT_defaultFont+1344
0x2C28	0x000000C3 ;_TFT_defaultFont+1348
0x2C2C	0x00000000 ;_TFT_defaultFont+1352
0x2C30	0x0343433E ;_TFT_defaultFont+1356
0x2C34	0x6161603E ;_TFT_defaultFont+1360
0x2C38	0x0000003E ;_TFT_defaultFont+1364
0x2C3C	0x00000000 ;_TFT_defaultFont+1368
0x2C40	0x0C0C0C3F ;_TFT_defaultFont+1372
0x2C44	0x0C0C0C0C ;_TFT_defaultFont+1376
0x2C48	0x0000000C ;_TFT_defaultFont+1380
0x2C4C	0x00000000 ;_TFT_defaultFont+1384
0x2C50	0x63636363 ;_TFT_defaultFont+1388
0x2C54	0x63636363 ;_TFT_defaultFont+1392
0x2C58	0x0000003E ;_TFT_defaultFont+1396
0x2C5C	0x00000000 ;_TFT_defaultFont+1400
0x2C60	0x66C3C3C3 ;_TFT_defaultFont+1404
0x2C64	0x183C3C66 ;_TFT_defaultFont+1408
0x2C68	0x00000018 ;_TFT_defaultFont+1412
0x2C6C	0x00000000 ;_TFT_defaultFont+1416
0x2C70	0x00000000 ;_TFT_defaultFont+1420
0x2C74	0x0C630C63 ;_TFT_defaultFont+1424
0x2C78	0x0CF30C63 ;_TFT_defaultFont+1428
0x2C7C	0x079E06F6 ;_TFT_defaultFont+1432
0x2C80	0x030C079E ;_TFT_defaultFont+1436
0x2C84	0x0000030C ;_TFT_defaultFont+1440
0x2C88	0x00000000 ;_TFT_defaultFont+1444
0x2C8C	0x00000000 ;_TFT_defaultFont+1448
0x2C90	0x3C66C3C3 ;_TFT_defaultFont+1452
0x2C94	0xC3663C18 ;_TFT_defaultFont+1456
0x2C98	0x000000C3 ;_TFT_defaultFont+1460
0x2C9C	0x00000000 ;_TFT_defaultFont+1464
0x2CA0	0x6666C3C3 ;_TFT_defaultFont+1468
0x2CA4	0x1818183C ;_TFT_defaultFont+1472
0x2CA8	0x00000018 ;_TFT_defaultFont+1476
0x2CAC	0x00000000 ;_TFT_defaultFont+1480
0x2CB0	0x1830303F ;_TFT_defaultFont+1484
0x2CB4	0x0303060C ;_TFT_defaultFont+1488
0x2CB8	0x0000003F ;_TFT_defaultFont+1492
0x2CBC	0x1E000000 ;_TFT_defaultFont+1496
0x2CC0	0x06060606 ;_TFT_defaultFont+1500
0x2CC4	0x06060606 ;_TFT_defaultFont+1504
0x2CC8	0x001E0606 ;_TFT_defaultFont+1508
0x2CCC	0x01000000 ;_TFT_defaultFont+1512
0x2CD0	0x04020201 ;_TFT_defaultFont+1516
0x2CD4	0x10080804 ;_TFT_defaultFont+1520
0x2CD8	0x00202010 ;_TFT_defaultFont+1524
0x2CDC	0x1E000000 ;_TFT_defaultFont+1528
0x2CE0	0x18181818 ;_TFT_defaultFont+1532
0x2CE4	0x18181818 ;_TFT_defaultFont+1536
0x2CE8	0x001E1818 ;_TFT_defaultFont+1540
0x2CEC	0x00000000 ;_TFT_defaultFont+1544
0x2CF0	0x00000000 ;_TFT_defaultFont+1548
0x2CF4	0x00480030 ;_TFT_defaultFont+1552
0x2CF8	0x01020084 ;_TFT_defaultFont+1556
0x2CFC	0x00000000 ;_TFT_defaultFont+1560
0x2D00	0x00000000 ;_TFT_defaultFont+1564
0x2D04	0x00000000 ;_TFT_defaultFont+1568
0x2D08	0x00000000 ;_TFT_defaultFont+1572
0x2D0C	0x00000000 ;_TFT_defaultFont+1576
0x2D10	0x00000000 ;_TFT_defaultFont+1580
0x2D14	0x00000000 ;_TFT_defaultFont+1584
0x2D18	0x00FF0000 ;_TFT_defaultFont+1588
0x2D1C	0x0C000000 ;_TFT_defaultFont+1592
0x2D20	0x00000018 ;_TFT_defaultFont+1596
0x2D24	0x00000000 ;_TFT_defaultFont+1600
0x2D28	0x00000000 ;_TFT_defaultFont+1604
0x2D2C	0x00000000 ;_TFT_defaultFont+1608
0x2D30	0x623C0000 ;_TFT_defaultFont+1612
0x2D34	0x63637E60 ;_TFT_defaultFont+1616
0x2D38	0x0000007E ;_TFT_defaultFont+1620
0x2D3C	0x03000000 ;_TFT_defaultFont+1624
0x2D40	0x673B0303 ;_TFT_defaultFont+1628
0x2D44	0x63636363 ;_TFT_defaultFont+1632
0x2D48	0x0000003F ;_TFT_defaultFont+1636
0x2D4C	0x00000000 ;_TFT_defaultFont+1640
0x2D50	0x231E0000 ;_TFT_defaultFont+1644
0x2D54	0x23030303 ;_TFT_defaultFont+1648
0x2D58	0x0000001E ;_TFT_defaultFont+1652
0x2D5C	0x60000000 ;_TFT_defaultFont+1656
0x2D60	0x637E6060 ;_TFT_defaultFont+1660
0x2D64	0x73636363 ;_TFT_defaultFont+1664
0x2D68	0x0000006E ;_TFT_defaultFont+1668
0x2D6C	0x00000000 ;_TFT_defaultFont+1672
0x2D70	0x633E0000 ;_TFT_defaultFont+1676
0x2D74	0x43037F63 ;_TFT_defaultFont+1680
0x2D78	0x0000003E ;_TFT_defaultFont+1684
0x2D7C	0x1C000000 ;_TFT_defaultFont+1688
0x2D80	0x060F0606 ;_TFT_defaultFont+1692
0x2D84	0x06060606 ;_TFT_defaultFont+1696
0x2D88	0x00000006 ;_TFT_defaultFont+1700
0x2D8C	0x00000000 ;_TFT_defaultFont+1704
0x2D90	0x637E0000 ;_TFT_defaultFont+1708
0x2D94	0x73636363 ;_TFT_defaultFont+1712
0x2D98	0x3E61606E ;_TFT_defaultFont+1716
0x2D9C	0x03000000 ;_TFT_defaultFont+1720
0x2DA0	0x673B0303 ;_TFT_defaultFont+1724
0x2DA4	0x63636363 ;_TFT_defaultFont+1728
0x2DA8	0x00000063 ;_TFT_defaultFont+1732
0x2DAC	0x03000000 ;_TFT_defaultFont+1736
0x2DB0	0x03030003 ;_TFT_defaultFont+1740
0x2DB4	0x03030303 ;_TFT_defaultFont+1744
0x2DB8	0x00000003 ;_TFT_defaultFont+1748
0x2DBC	0x06000000 ;_TFT_defaultFont+1752
0x2DC0	0x06070006 ;_TFT_defaultFont+1756
0x2DC4	0x06060606 ;_TFT_defaultFont+1760
0x2DC8	0x03060606 ;_TFT_defaultFont+1764
0x2DCC	0x03000000 ;_TFT_defaultFont+1768
0x2DD0	0x1B330303 ;_TFT_defaultFont+1772
0x2DD4	0x1B0F070F ;_TFT_defaultFont+1776
0x2DD8	0x00000033 ;_TFT_defaultFont+1780
0x2DDC	0x03000000 ;_TFT_defaultFont+1784
0x2DE0	0x03030303 ;_TFT_defaultFont+1788
0x2DE4	0x03030303 ;_TFT_defaultFont+1792
0x2DE8	0x00000003 ;_TFT_defaultFont+1796
0x2DEC	0x00000000 ;_TFT_defaultFont+1800
0x2DF0	0x00000000 ;_TFT_defaultFont+1804
0x2DF4	0x00000000 ;_TFT_defaultFont+1808
0x2DF8	0x033301DF ;_TFT_defaultFont+1812
0x2DFC	0x03330333 ;_TFT_defaultFont+1816
0x2E00	0x03330333 ;_TFT_defaultFont+1820
0x2E04	0x00000333 ;_TFT_defaultFont+1824
0x2E08	0x00000000 ;_TFT_defaultFont+1828
0x2E0C	0x00000000 ;_TFT_defaultFont+1832
0x2E10	0x673B0000 ;_TFT_defaultFont+1836
0x2E14	0x63636363 ;_TFT_defaultFont+1840
0x2E18	0x00000063 ;_TFT_defaultFont+1844
0x2E1C	0x00000000 ;_TFT_defaultFont+1848
0x2E20	0x633E0000 ;_TFT_defaultFont+1852
0x2E24	0x63636363 ;_TFT_defaultFont+1856
0x2E28	0x0000003E ;_TFT_defaultFont+1860
0x2E2C	0x00000000 ;_TFT_defaultFont+1864
0x2E30	0x673B0000 ;_TFT_defaultFont+1868
0x2E34	0x63636363 ;_TFT_defaultFont+1872
0x2E38	0x0303033F ;_TFT_defaultFont+1876
0x2E3C	0x00000000 ;_TFT_defaultFont+1880
0x2E40	0x637E0000 ;_TFT_defaultFont+1884
0x2E44	0x73636363 ;_TFT_defaultFont+1888
0x2E48	0x6060606E ;_TFT_defaultFont+1892
0x2E4C	0x00000000 ;_TFT_defaultFont+1896
0x2E50	0x1F1B0000 ;_TFT_defaultFont+1900
0x2E54	0x03030303 ;_TFT_defaultFont+1904
0x2E58	0x00000003 ;_TFT_defaultFont+1908
0x2E5C	0x00000000 ;_TFT_defaultFont+1912
0x2E60	0x231E0000 ;_TFT_defaultFont+1916
0x2E64	0x31381E07 ;_TFT_defaultFont+1920
0x2E68	0x0000001E ;_TFT_defaultFont+1924
0x2E6C	0x00000000 ;_TFT_defaultFont+1928
0x2E70	0x061F0606 ;_TFT_defaultFont+1932
0x2E74	0x06060606 ;_TFT_defaultFont+1936
0x2E78	0x0000001C ;_TFT_defaultFont+1940
0x2E7C	0x00000000 ;_TFT_defaultFont+1944
0x2E80	0x63630000 ;_TFT_defaultFont+1948
0x2E84	0x73636363 ;_TFT_defaultFont+1952
0x2E88	0x0000006E ;_TFT_defaultFont+1956
0x2E8C	0x00000000 ;_TFT_defaultFont+1960
0x2E90	0x63630000 ;_TFT_defaultFont+1964
0x2E94	0x1C363663 ;_TFT_defaultFont+1968
0x2E98	0x0000001C ;_TFT_defaultFont+1972
0x2E9C	0x00000000 ;_TFT_defaultFont+1976
0x2EA0	0x00000000 ;_TFT_defaultFont+1980
0x2EA4	0x00000000 ;_TFT_defaultFont+1984
0x2EA8	0x03330333 ;_TFT_defaultFont+1988
0x2EAC	0x01B601B6 ;_TFT_defaultFont+1992
0x2EB0	0x00CC01CE ;_TFT_defaultFont+1996
0x2EB4	0x000000CC ;_TFT_defaultFont+2000
0x2EB8	0x00000000 ;_TFT_defaultFont+2004
0x2EBC	0x00000000 ;_TFT_defaultFont+2008
0x2EC0	0x33330000 ;_TFT_defaultFont+2012
0x2EC4	0x331E0C1E ;_TFT_defaultFont+2016
0x2EC8	0x00000033 ;_TFT_defaultFont+2020
0x2ECC	0x00000000 ;_TFT_defaultFont+2024
0x2ED0	0x63630000 ;_TFT_defaultFont+2028
0x2ED4	0x1C363663 ;_TFT_defaultFont+2032
0x2ED8	0x0C0C181C ;_TFT_defaultFont+2036
0x2EDC	0x00000000 ;_TFT_defaultFont+2040
0x2EE0	0x303F0000 ;_TFT_defaultFont+2044
0x2EE4	0x03060C18 ;_TFT_defaultFont+2048
0x2EE8	0x0000003F ;_TFT_defaultFont+2052
0x2EEC	0x38000000 ;_TFT_defaultFont+2056
0x2EF0	0x0C0C0C0C ;_TFT_defaultFont+2060
0x2EF4	0x0C0C0C07 ;_TFT_defaultFont+2064
0x2EF8	0x00380C0C ;_TFT_defaultFont+2068
0x2EFC	0x0C000000 ;_TFT_defaultFont+2072
0x2F00	0x0C0C0C0C ;_TFT_defaultFont+2076
0x2F04	0x0C0C0C0C ;_TFT_defaultFont+2080
0x2F08	0x000C0C0C ;_TFT_defaultFont+2084
0x2F0C	0x07000000 ;_TFT_defaultFont+2088
0x2F10	0x0C0C0C0C ;_TFT_defaultFont+2092
0x2F14	0x0C0C0C38 ;_TFT_defaultFont+2096
0x2F18	0x00070C0C ;_TFT_defaultFont+2100
0x2F1C	0x00000000 ;_TFT_defaultFont+2104
0x2F20	0x00000000 ;_TFT_defaultFont+2108
0x2F24	0x00000000 ;_TFT_defaultFont+2112
0x2F28	0x021E0000 ;_TFT_defaultFont+2116
0x2F2C	0x03F1023F ;_TFT_defaultFont+2120
0x2F30	0x000001E1 ;_TFT_defaultFont+2124
0x2F34	0x00000000 ;_TFT_defaultFont+2128
0x2F38	0x00000000 ;_TFT_defaultFont+2132
0x2F3C	0x00000000 ;_TFT_defaultFont+2136
0x2F40	0x07FE0000 ;_TFT_defaultFont+2140
0x2F44	0x04020402 ;_TFT_defaultFont+2144
0x2F48	0x04020402 ;_TFT_defaultFont+2148
0x2F4C	0x04020402 ;_TFT_defaultFont+2152
0x2F50	0x04020402 ;_TFT_defaultFont+2156
0x2F54	0x000007FE ;_TFT_defaultFont+2160
0x2F58	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;Joystick.c,0 :: ?ICS?lstr1_Joystick [8]
0x2F5C	0x73657250 ;?ICS?lstr1_Joystick+0
0x2F60	0x00646573 ;?ICS?lstr1_Joystick+4
; end of ?ICS?lstr1_Joystick
;Joystick.c,0 :: ?ICS?lstr2_Joystick [6]
0x2F64	0x68676952 ;?ICS?lstr2_Joystick+0
0x2F68	0x0074 ;?ICS?lstr2_Joystick+4
; end of ?ICS?lstr2_Joystick
;,0 :: _initBlock_3 [8]
; Containing: ?ICS?lstr3_Joystick [5]
;             ?ICS?lstr4_Joystick [3]
0x2F6A	0x7466654C ;_initBlock_3+0 : ?ICS?lstr3_Joystick at 0x2F6A
0x2F6E	0x00705500 ;_initBlock_3+4 : ?ICS?lstr4_Joystick at 0x2F6F
; end of _initBlock_3
;,0 :: _initBlock_4 [6]
; Containing: ?ICS?lstr5_Joystick [5]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x2F72	0x6E776F44 ;_initBlock_4+0 : ?ICS?lstr5_Joystick at 0x2F72
0x2F76	0x0000 ;_initBlock_4+4 : ?ICS__Lib_TFT___no_acceleration at 0x2F77
; end of _initBlock_4
;,0 :: _initBlock_5 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x2F78	0x0000 ;_initBlock_5+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x2F78 : ?ICS__Lib_TFT_FontInitialized at 0x2F79
; end of _initBlock_5
;,0 :: _initBlock_6 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x2F7A	0x0000 ;_initBlock_6+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x2F7A : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x2F7B
; end of _initBlock_6
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    __Lib_TFT_Defs_Write_to_Port
0x0168     [136]    _TFT_Dot
0x01F0      [24]    _Delay_1us
0x0208      [26]    _TFT_Color16bitToRGB
0x0224      [36]    _TFT_RGBToColor16bit
0x0248     [100]    __Lib_TFT__TFT_getHeader
0x02AC      [84]    _TFT_SSD1963_8bit_Set_Index
0x0300      [52]    _TFT_Write_Command
0x0334      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x0388     [192]    _TFT_GetCurrentColor
0x0448     [108]    _TFT_Set_Font
0x04B4      [12]    _Is_TFT_Rotated_180
0x04C0     [404]    _TFT_H_Line
0x0654     [244]    _TFT_V_Line
0x0748     [140]    _GPIO_Clk_Enable
0x07D4      [52]    _TFT_Set_Index
0x0808      [24]    _TFT_Set_Pen
0x0820      [44]    _TFT_16bit_Write_Data
0x084C      [96]    _TFT_SSD1963_8bit_Write_Data
0x08AC      [16]    __Lib_TFT_Is_SSD1963_Set
0x08BC    [1528]    __Lib_TFT__TFT_Circle_Fill
0x0EB4     [788]    __Lib_TFT__TFT_Write_Char_E
0x11C8      [24]    _TFT_Move_Cursor
0x11E0     [512]    __Lib_TFT__TFT_Write_Char
0x13E0      [96]    _TFT_Write_Data
0x1440     [120]    _TFT_Set_Address
0x14B8     [104]    _TFT_Set_Address_SST7715R
0x1520     [212]    _TFT_Set_Address_HX8352A
0x15F4     [500]    _GPIO_Config
0x17E8      [24]    _Delay_500us
0x1800     [328]    _TFT_Set_Address_SSD1963II
0x1948     [104]    _TFT_Set_Address_ILI9481
0x19B0     [104]    _TFT_Set_Address_ILI9342
0x1A18     [104]    _TFT_Set_Address_ILI9340
0x1A80     [104]    _TFT_Set_Address_R61526
0x1AE8      [28]    _GPIO_Digital_Output
0x1B04      [58]    ___FillZeros
0x1B40     [108]    __Lib_System_105_107_SystemClockSetDefault
0x1BAC      [20]    ___CC2DW
0x1BC0     [144]    _TFT_Fill_Screen
0x1C50      [64]    _TFT_Set_Brush
0x1C90     [988]    _TFT_Circle
0x206C     [136]    _TFT_Write_Text
0x20F4     [106]    _Button
0x2160      [20]    __Lib_System_105_107_InitialSetUpFosc
0x2174       [8]    ___GenExcept
0x2180    [1056]    _main
0x25A0     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [8]    ?lstr1_Joystick
0x20000008       [6]    ?lstr2_Joystick
0x2000000E       [5]    ?lstr3_Joystick
0x20000013       [3]    ?lstr4_Joystick
0x20000016       [5]    ?lstr5_Joystick
0x2000001B       [1]    __Lib_TFT___no_acceleration
0x2000001C       [1]    __Lib_TFT___SSD1963_controller
0x2000001D       [1]    __Lib_TFT_FontInitialized
0x2000001E       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000001F       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000020       [2]    _oldstate_press
0x20000022       [2]    _oldstate_right
0x20000024       [2]    _oldstate_left
0x20000026       [2]    _oldstate_up
0x20000028       [2]    _oldstate_down
0x2000002A       [2]    _state
0x2000002C       [4]    ___System_CLOCK_IN_KHZ
0x20000030       [2]    _TFT_DISP_WIDTH
0x20000032       [1]    __Lib_TFT_PenWidth
0x20000033       [1]    __Lib_TFT_BrushEnabled
0x20000034       [2]    _TFT_DISP_HEIGHT
0x20000036       [2]    __Lib_TFT_PenColor
0x20000038       [4]    _TFT_SSD1963_Set_Address_Ptr
0x2000003C       [4]    _TFT_Set_Address_Ptr
0x20000040       [4]    _TFT_Write_Data_Ptr
0x20000044       [2]    __Lib_TFT_BrushColor
0x20000046       [1]    __Lib_TFT_GradientEnabled
0x20000047       [1]    __Lib_TFT_GradientOrientation
0x20000048       [2]    __Lib_TFT_GradColorFrom
0x2000004A       [2]    __Lib_TFT_GradColorTo
0x2000004C       [2]    __Lib_TFT__fontFirstChar
0x2000004E       [2]    __Lib_TFT__fontLastChar
0x20000050       [4]    __Lib_TFT__font
0x20000054       [1]    __Lib_TFT_FontOrientation
0x20000055       [1]    _ExternalFontSet
0x20000056       [2]    __Lib_TFT_y_cord
0x20000058       [2]    __Lib_TFT__fontHeight
0x2000005A       [2]    __Lib_TFT_x_cord
0x2000005C       [2]    __Lib_TFT_FontColor
0x2000005E      [10]    __Lib_TFT_headerBuffer
0x20000068       [4]    _TFT_Get_Ext_Data_Ptr
0x2000006C       [4]    __Lib_TFT_activeExtFont
0x20000070       [4]    _TFT_Set_Index_Ptr
0x20000074       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x26E4    [2168]    _TFT_defaultFont
0x2F5C       [8]    ?ICS?lstr1_Joystick
0x2F64       [6]    ?ICS?lstr2_Joystick
0x2F6A       [5]    ?ICS?lstr3_Joystick
0x2F6F       [3]    ?ICS?lstr4_Joystick
0x2F72       [5]    ?ICS?lstr5_Joystick
0x2F77       [1]    ?ICS__Lib_TFT___no_acceleration
0x2F78       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x2F79       [1]    ?ICS__Lib_TFT_FontInitialized
0x2F7A       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x2F7B       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
