<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/rl78/uart0.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5f32502c5b76c469346ed14fd4bb3834.html">rl78</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">uart0.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2rl78_2uart0_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2014, Analog Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rl78_8h.html">rl78.h</a>&quot;</span>     <span class="comment">/* for f_CLK */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sfrs_8h.html">sfrs.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sfrs-ext_8h.html">sfrs-ext.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2rl78_2uart0_8h.html">uart0.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8c.html#adea39f23691eb400b85bc085d0198e39">   41</a></span>&#160;<span class="preprocessor">#define DESIRED_BAUDRATE 38400</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Note that only 9600, 38400, and 115200 bps were tested. */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8c.html#a1589841aaf08ec13161d7327049928e8">   44</a></span>&#160;<span class="preprocessor">#define PRESCALE_THRESH  ((38400 + 115200) / 2)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8c.html#acfa5ba1905dd8ffebcbad7a4fc05de0f">   45</a></span>&#160;<span class="preprocessor">#define PRS_VALUE        ((DESIRED_BAUDRATE &lt; PRESCALE_THRESH) ? 4 : 0)</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8c.html#ab9533c767082fdd628a4715936443caf">   46</a></span>&#160;<span class="preprocessor">#define f_MCK            (f_CLK / (1 &lt;&lt; PRS_VALUE))</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8c.html#ae3c316f30f2b1db45e066142c92eeb19">   47</a></span>&#160;<span class="preprocessor">#define SDR_VALUE        (f_MCK / DESIRED_BAUDRATE / 2 - 1)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__nrf52832-uart.html#ga03385fffebf4590cea86ae33b66d2ee4">   50</a></span>&#160;<a class="code" href="cpu_2msp430_2f2xxx_2uart0_8c.html#ab4cfd146a734969558375273505455ac">uart0_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">/* Reference R01AN0459EJ0100 or hardware manual for details */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a1346bfa847c9e61b760a74376eb1af29">PIOR</a> = 0<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                           <span class="comment">/* Disable IO redirection */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="sfrs_8h.html#af2c4f98d3e36c9f59c0d2d328b07fb05">PM1</a> |= 0x06<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                         <span class="comment">/* Set P11 and P12 as inputs */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a53b72edc25ce6b11949f9e703d81715c">SAU0EN</a> = 1;                                               <span class="comment">/* Supply clock to serial array unit 0 */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a11160a2114a2c47ce6bea0344460b5ca">SPS0</a> = (<a class="code" href="cpu_2rl78_2uart0_8c.html#acfa5ba1905dd8ffebcbad7a4fc05de0f">PRS_VALUE</a> &lt;&lt; 4) | <a class="code" href="cpu_2rl78_2uart0_8c.html#acfa5ba1905dd8ffebcbad7a4fc05de0f">PRS_VALUE</a>;                  <span class="comment">/* Set input clock (CK00 and CK01) to fclk/16 = 2MHz */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a4e84a25ad27c37aa46c10622acf65777">ST0</a> = 0x03<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                          <span class="comment">/* Stop operation of channel 0 and 1 */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">/* Setup interrupts (disable) */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="sfrs_8h.html#a10decdea91fd7124d2b0724d5c81532d">STMK0</a> = 1;                                                <span class="comment">/* Disable INTST0 interrupt */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a> = 0;                                                <span class="comment">/* Clear INTST0 interrupt request flag */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="sfrs_8h.html#a01af647989a3b276af5da81654f68ba2">STPR10</a> = 1;                                               <span class="comment">/* Set INTST0 priority: lowest  */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="sfrs_8h.html#a5c23f6c45a1dc2f7e95efd1e17374ab4">STPR00</a> = 1;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="sfrs_8h.html#a777663d301a611de5f08b347b16b9b36">SRMK0</a> = 1;                                                <span class="comment">/* Disable INTSR0 interrupt */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="sfrs_8h.html#ab4024fec999a6ae6174aea24796c9464">SRIF0</a> = 0;                                                <span class="comment">/* Clear INTSR0 interrupt request flag */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="sfrs_8h.html#a8b3d47b4ec32ea9d413fe9032b3ef9d8">SRPR10</a> = 1;                                               <span class="comment">/* Set INTSR0 priority: lowest */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="sfrs_8h.html#abcc283658acdf961ef0c49d5f642b8a6">SRPR00</a> = 1;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="sfrs_8h.html#ade25d0370a722630ae3b3c9f92f63aa7">SREMK0</a> = 1;                                               <span class="comment">/* Disable INTSRE0 interrupt */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="sfrs_8h.html#ac7e31a29cd693f8214a2b2b4d4e24a22">SREIF0</a> = 0;                                               <span class="comment">/* Clear INTSRE0 interrupt request flag */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="sfrs_8h.html#ab60659bc10a88707a46b8f235565d7b8">SREPR10</a> = 1;                                              <span class="comment">/* Set INTSRE0 priority: lowest */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="sfrs_8h.html#a5ac9b7b95dc5c0cb2c57700deb3ebe1d">SREPR00</a> = 1;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">/* Setup operation mode for transmitter (channel 0) */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="sfrs-ext_8h.html#af5413dc946a32bc48643d271ccf1a918">SMR00</a> = 0x0023<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                    <span class="comment">/* Operation clock : CK00,</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">                                                               Transfer clock : division of CK00</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">                                                               Start trigger : software</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">                                                               Detect falling edge as start bit</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">                                                               Operation mode : UART</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">                                                               Interrupt source : buffer empty</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">                                                       */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="sfrs-ext_8h.html#afed4ead15ed4a5c992fb284402326763">SCR00</a> = 0x8097<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                    <span class="comment">/* Transmission only</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">                                                               Reception error interrupt masked</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">                                                               Phase clock : type 1</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">                                                               No parity</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">                                                               LSB first</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">                                                               1 stop bit</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">                                                               8-bit data length</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">                                                       */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="sfrs_8h.html#a3fb56c8309b04d8ca7271b06a325ca76">SDR00</a> = <a class="code" href="cpu_2rl78_2uart0_8c.html#ae3c316f30f2b1db45e066142c92eeb19">SDR_VALUE</a> &lt;&lt; 9;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">/* Setup operation mode for receiver (channel 1) */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a7aae0812da22531c75c262e98e52aaec">NFEN0</a> |= 1;                                         <span class="comment">/* Enable noise filter on RxD0 pin */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a3bb7d88e6fee0f29f9ef6a10544092e0">SIR01</a> = 0x0007<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                    <span class="comment">/* Clear error flags */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <a class="code" href="sfrs-ext_8h.html#aacf1d86eeb55c826b2379635e005de37">SMR01</a> = 0x0122<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                    <span class="comment">/* Operation clock : CK00</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">                                                               Transfer clock : division of CK00</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">                                                               Start trigger : valid edge on RxD pin</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">                                                               Detect falling edge as start bit</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">                                                               Operation mode : UART</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">                                                               Interrupt source : transfer end</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">                                                       */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="sfrs-ext_8h.html#afbe9aef3ef4aeac76b32c6bca10aee20">SCR01</a> = 0x4097<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                    <span class="comment">/* Reception only</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">                                                               Reception error interrupt masked</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">                                                               Phase clock : type 1</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">                                                               No parity</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">                                                               LSB first</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">                                                               1 stop bit</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">                                                               8-bit data length</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">                                                       */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="sfrs_8h.html#aab5f7be1c7346c1fdc0dba214a5a7129">SDR01</a> = <a class="code" href="cpu_2rl78_2uart0_8c.html#ae3c316f30f2b1db45e066142c92eeb19">SDR_VALUE</a> &lt;&lt; 9;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="sfrs-ext_8h.html#ac7742e3b90065ec8277a9916b7d2b49b">SO0</a> |= 1;                                             <span class="comment">/* Prepare for use of channel 0 */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a80a490bd5bf695e34aaceab41f6951d8">SOE0</a> |= 1;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="sfrs_8h.html#a6c2a9f7efd46f0160f3037869924d6ce">P1</a> |= (1 &lt;&lt; 2);                                        <span class="comment">/* Set TxD0 high */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="sfrs_8h.html#af2c4f98d3e36c9f59c0d2d328b07fb05">PM1</a> &amp;= ~(1 &lt;&lt; 2);                                      <span class="comment">/* Set output mode for TxD0 */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="sfrs_8h.html#af2c4f98d3e36c9f59c0d2d328b07fb05">PM1</a> |= (1 &lt;&lt; 1);                                       <span class="comment">/* Set input mode for RxD0 */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="sfrs-ext_8h.html#a87ec75992bc0a515d05d9a7d1e48b4d3">SS0</a> |= 0x03<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                         <span class="comment">/* Enable UART0 operation (both channels) */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a> = 1;                                                <span class="comment">/* Set buffer empty interrupt request flag */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8h.html#a170d92a28fabcd8250fa7f0a8bd84a25">  116</a></span>&#160;<a class="code" href="cpu_2rl78_2uart0_8c.html#a170d92a28fabcd8250fa7f0a8bd84a25">uart0_putchar</a>(<span class="keywordtype">int</span> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">while</span>(0 == <a class="code" href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a>) ;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a> = 0;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="sfrs_8h.html#a3fb56c8309b04d8ca7271b06a325ca76">SDR00</a> = <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">char</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8h.html#a796505d75b0e48998458c8d2b3eae1c9">  123</a></span>&#160;<a class="code" href="cpu_2rl78_2uart0_8c.html#a796505d75b0e48998458c8d2b3eae1c9">uart0_getchar</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">char</span> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordflow">while</span>(!<a class="code" href="cpu_2rl78_2uart0_8h.html#a3db31a67a7b51bea54955126c9f054fd">uart0_can_getchar</a>()) ;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  c = <a class="code" href="sfrs_8h.html#aab5f7be1c7346c1fdc0dba214a5a7129">SDR01</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="sfrs_8h.html#ab4024fec999a6ae6174aea24796c9464">SRIF0</a> = 0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="cpu_2rl78_2uart0_8h.html#a3bbbbe98544241ebccec831b40aa6de4">  132</a></span>&#160;<a class="code" href="cpu_2rl78_2uart0_8c.html#a3bbbbe98544241ebccec831b40aa6de4">uart0_puts</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="group__cc26xx-web-demo.html#gaa881add5566011381cb3c07a218bb27f">s</a>)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="tcp__loader_8c.html#ad20df7a0ab21e4d09b67427fd46783a6">len</a> = 0;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="sfrs-ext_8h.html#af5413dc946a32bc48643d271ccf1a918">SMR00</a> |= 0x0001<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;                                   <span class="comment">/* Set buffer empty interrupt */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">while</span>(<span class="charliteral">&#39;\0&#39;</span> != *s) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="cpu_2rl78_2uart0_8c.html#a170d92a28fabcd8250fa7f0a8bd84a25">uart0_putchar</a>(*s);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    s++;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    ++<a class="code" href="tcp__loader_8c.html#ad20df7a0ab21e4d09b67427fd46783a6">len</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">while</span>(0 == <a class="code" href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a>) ;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a> = 0;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="sfrs_8h.html#a3fb56c8309b04d8ca7271b06a325ca76">SDR00</a>.sdr00 = <span class="charliteral">&#39;\r&#39;</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="sfrs-ext_8h.html#af5413dc946a32bc48643d271ccf1a918">SMR00</a> &amp;= ~0x0001<a class="code" href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="cpu_2rl78_2uart0_8c.html#a170d92a28fabcd8250fa7f0a8bd84a25">uart0_putchar</a>(<span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">while</span>(0 != <a class="code" href="sfrs-ext_8h.html#a50884a9629ee332933099d0022ea9e74">SSR00</a>.BIT.bit6) ;                              <span class="comment">/* Wait until TSF00 == 0 */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="tcp__loader_8c.html#ad20df7a0ab21e4d09b67427fd46783a6">len</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="ttc" id="sfrs-ext_8h_html_a53b72edc25ce6b11949f9e703d81715c"><div class="ttname"><a href="sfrs-ext_8h.html#a53b72edc25ce6b11949f9e703d81715c">SAU0EN</a></div><div class="ttdeci">#define SAU0EN</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l05211">sfrs-ext.h:5211</a></div></div>
<div class="ttc" id="small-mprec_8c_html_a66b97d6dee15f33d7b6731ccf48092cf"><div class="ttname"><a href="small-mprec_8c.html#a66b97d6dee15f33d7b6731ccf48092cf">c</a></div><div class="ttdeci">c</div><div class="ttdef"><b>Definition:</b> <a href="small-mprec_8c_source.html#l00369">small-mprec.c:369</a></div></div>
<div class="ttc" id="sfrs_8h_html_a3fb56c8309b04d8ca7271b06a325ca76"><div class="ttname"><a href="sfrs_8h.html#a3fb56c8309b04d8ca7271b06a325ca76">SDR00</a></div><div class="ttdeci">#define SDR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l00054">sfrs.h:54</a></div></div>
<div class="ttc" id="sfrs_8h_html_a6c2a9f7efd46f0160f3037869924d6ce"><div class="ttname"><a href="sfrs_8h.html#a6c2a9f7efd46f0160f3037869924d6ce">P1</a></div><div class="ttdeci">#define P1</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l00039">sfrs.h:39</a></div></div>
<div class="ttc" id="sfrs_8h_html_ade25d0370a722630ae3b3c9f92f63aa7"><div class="ttname"><a href="sfrs_8h.html#ade25d0370a722630ae3b3c9f92f63aa7">SREMK0</a></div><div class="ttdeci">#define SREMK0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03192">sfrs.h:3192</a></div></div>
<div class="ttc" id="sfrs_8h_html_ab4024fec999a6ae6174aea24796c9464"><div class="ttname"><a href="sfrs_8h.html#ab4024fec999a6ae6174aea24796c9464">SRIF0</a></div><div class="ttdeci">#define SRIF0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03157">sfrs.h:3157</a></div></div>
<div class="ttc" id="sfrs_8h_html_a5ac9b7b95dc5c0cb2c57700deb3ebe1d"><div class="ttname"><a href="sfrs_8h.html#a5ac9b7b95dc5c0cb2c57700deb3ebe1d">SREPR00</a></div><div class="ttdeci">#define SREPR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03225">sfrs.h:3225</a></div></div>
<div class="ttc" id="sfrs_8h_html_ac7e31a29cd693f8214a2b2b4d4e24a22"><div class="ttname"><a href="sfrs_8h.html#ac7e31a29cd693f8214a2b2b4d4e24a22">SREIF0</a></div><div class="ttdeci">#define SREIF0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03159">sfrs.h:3159</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_af5413dc946a32bc48643d271ccf1a918"><div class="ttname"><a href="sfrs-ext_8h.html#af5413dc946a32bc48643d271ccf1a918">SMR00</a></div><div class="ttdeci">#define SMR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00147">sfrs-ext.h:147</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a11160a2114a2c47ce6bea0344460b5ca"><div class="ttname"><a href="sfrs-ext_8h.html#a11160a2114a2c47ce6bea0344460b5ca">SPS0</a></div><div class="ttdeci">#define SPS0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00161">sfrs-ext.h:161</a></div></div>
<div class="ttc" id="sfrs_8h_html_a5c23f6c45a1dc2f7e95efd1e17374ab4"><div class="ttname"><a href="sfrs_8h.html#a5c23f6c45a1dc2f7e95efd1e17374ab4">STPR00</a></div><div class="ttdeci">#define STPR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03222">sfrs.h:3222</a></div></div>
<div class="ttc" id="ecc_8c_html_affc9cbf86b78292bdb405361761c47f5"><div class="ttname"><a href="ecc_8c.html#affc9cbf86b78292bdb405361761c47f5">U</a></div><div class="ttdeci">#define U</div></div>
<div class="ttc" id="rl78_8h_html"><div class="ttname"><a href="rl78_8h.html">rl78.h</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_afbe9aef3ef4aeac76b32c6bca10aee20"><div class="ttname"><a href="sfrs-ext_8h.html#afbe9aef3ef4aeac76b32c6bca10aee20">SCR01</a></div><div class="ttdeci">#define SCR01</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00152">sfrs-ext.h:152</a></div></div>
<div class="ttc" id="sfrs_8h_html_af2c4f98d3e36c9f59c0d2d328b07fb05"><div class="ttname"><a href="sfrs_8h.html#af2c4f98d3e36c9f59c0d2d328b07fb05">PM1</a></div><div class="ttdeci">#define PM1</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l00073">sfrs.h:73</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a50884a9629ee332933099d0022ea9e74"><div class="ttname"><a href="sfrs-ext_8h.html#a50884a9629ee332933099d0022ea9e74">SSR00</a></div><div class="ttdeci">#define SSR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00131">sfrs-ext.h:131</a></div></div>
<div class="ttc" id="sfrs_8h_html_a01af647989a3b276af5da81654f68ba2"><div class="ttname"><a href="sfrs_8h.html#a01af647989a3b276af5da81654f68ba2">STPR10</a></div><div class="ttdeci">#define STPR10</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03255">sfrs.h:3255</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8c_html_a170d92a28fabcd8250fa7f0a8bd84a25"><div class="ttname"><a href="cpu_2rl78_2uart0_8c.html#a170d92a28fabcd8250fa7f0a8bd84a25">uart0_putchar</a></div><div class="ttdeci">void uart0_putchar(int c)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2rl78_2uart0_8c_source.html#l00116">uart0.c:116</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_aacf1d86eeb55c826b2379635e005de37"><div class="ttname"><a href="sfrs-ext_8h.html#aacf1d86eeb55c826b2379635e005de37">SMR01</a></div><div class="ttdeci">#define SMR01</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00148">sfrs-ext.h:148</a></div></div>
<div class="ttc" id="cpu_2msp430_2f2xxx_2uart0_8c_html_ab4cfd146a734969558375273505455ac"><div class="ttname"><a href="cpu_2msp430_2f2xxx_2uart0_8c.html#ab4cfd146a734969558375273505455ac">uart0_init</a></div><div class="ttdeci">void uart0_init(unsigned long ubr)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2msp430_2f2xxx_2uart0_8c_source.html#l00143">uart0.c:143</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8c_html_a796505d75b0e48998458c8d2b3eae1c9"><div class="ttname"><a href="cpu_2rl78_2uart0_8c.html#a796505d75b0e48998458c8d2b3eae1c9">uart0_getchar</a></div><div class="ttdeci">char uart0_getchar(void)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2rl78_2uart0_8c_source.html#l00123">uart0.c:123</a></div></div>
<div class="ttc" id="sfrs_8h_html_aab5f7be1c7346c1fdc0dba214a5a7129"><div class="ttname"><a href="sfrs_8h.html#aab5f7be1c7346c1fdc0dba214a5a7129">SDR01</a></div><div class="ttdeci">#define SDR01</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l00057">sfrs.h:57</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_ac7742e3b90065ec8277a9916b7d2b49b"><div class="ttname"><a href="sfrs-ext_8h.html#ac7742e3b90065ec8277a9916b7d2b49b">SO0</a></div><div class="ttdeci">#define SO0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00163">sfrs-ext.h:163</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a7aae0812da22531c75c262e98e52aaec"><div class="ttname"><a href="sfrs-ext_8h.html#a7aae0812da22531c75c262e98e52aaec">NFEN0</a></div><div class="ttdeci">#define NFEN0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00075">sfrs-ext.h:75</a></div></div>
<div class="ttc" id="sfrs_8h_html_abcc283658acdf961ef0c49d5f642b8a6"><div class="ttname"><a href="sfrs_8h.html#abcc283658acdf961ef0c49d5f642b8a6">SRPR00</a></div><div class="ttdeci">#define SRPR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03223">sfrs.h:3223</a></div></div>
<div class="ttc" id="sfrs_8h_html_ab60659bc10a88707a46b8f235565d7b8"><div class="ttname"><a href="sfrs_8h.html#ab60659bc10a88707a46b8f235565d7b8">SREPR10</a></div><div class="ttdeci">#define SREPR10</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03258">sfrs.h:3258</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a80a490bd5bf695e34aaceab41f6951d8"><div class="ttname"><a href="sfrs-ext_8h.html#a80a490bd5bf695e34aaceab41f6951d8">SOE0</a></div><div class="ttdeci">#define SOE0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00164">sfrs-ext.h:164</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8c_html_a3bbbbe98544241ebccec831b40aa6de4"><div class="ttname"><a href="cpu_2rl78_2uart0_8c.html#a3bbbbe98544241ebccec831b40aa6de4">uart0_puts</a></div><div class="ttdeci">int uart0_puts(const char *s)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2rl78_2uart0_8c_source.html#l00132">uart0.c:132</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a3bb7d88e6fee0f29f9ef6a10544092e0"><div class="ttname"><a href="sfrs-ext_8h.html#a3bb7d88e6fee0f29f9ef6a10544092e0">SIR01</a></div><div class="ttdeci">#define SIR01</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00141">sfrs-ext.h:141</a></div></div>
<div class="ttc" id="sfrs_8h_html_a8b3d47b4ec32ea9d413fe9032b3ef9d8"><div class="ttname"><a href="sfrs_8h.html#a8b3d47b4ec32ea9d413fe9032b3ef9d8">SRPR10</a></div><div class="ttdeci">#define SRPR10</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03256">sfrs.h:3256</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a87ec75992bc0a515d05d9a7d1e48b4d3"><div class="ttname"><a href="sfrs-ext_8h.html#a87ec75992bc0a515d05d9a7d1e48b4d3">SS0</a></div><div class="ttdeci">#define SS0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00157">sfrs-ext.h:157</a></div></div>
<div class="ttc" id="sfrs_8h_html_a777663d301a611de5f08b347b16b9b36"><div class="ttname"><a href="sfrs_8h.html#a777663d301a611de5f08b347b16b9b36">SRMK0</a></div><div class="ttdeci">#define SRMK0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03190">sfrs.h:3190</a></div></div>
<div class="ttc" id="sfrs_8h_html_a65f08ecad63a23f1a763546eb665d5b6"><div class="ttname"><a href="sfrs_8h.html#a65f08ecad63a23f1a763546eb665d5b6">STIF0</a></div><div class="ttdeci">#define STIF0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03156">sfrs.h:3156</a></div></div>
<div class="ttc" id="sfrs_8h_html_a10decdea91fd7124d2b0724d5c81532d"><div class="ttname"><a href="sfrs_8h.html#a10decdea91fd7124d2b0724d5c81532d">STMK0</a></div><div class="ttdeci">#define STMK0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs_8h_source.html#l03189">sfrs.h:3189</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8c_html_acfa5ba1905dd8ffebcbad7a4fc05de0f"><div class="ttname"><a href="cpu_2rl78_2uart0_8c.html#acfa5ba1905dd8ffebcbad7a4fc05de0f">PRS_VALUE</a></div><div class="ttdeci">#define PRS_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2rl78_2uart0_8c_source.html#l00045">uart0.c:45</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a1346bfa847c9e61b760a74376eb1af29"><div class="ttname"><a href="sfrs-ext_8h.html#a1346bfa847c9e61b760a74376eb1af29">PIOR</a></div><div class="ttdeci">#define PIOR</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00081">sfrs-ext.h:81</a></div></div>
<div class="ttc" id="group__cc26xx-web-demo_html_gaa881add5566011381cb3c07a218bb27f"><div class="ttname"><a href="group__cc26xx-web-demo.html#gaa881add5566011381cb3c07a218bb27f">s</a></div><div class="ttdeci">PSOCK_END &amp; s</div><div class="ttdef"><b>Definition:</b> <a href="cmdd_8c_source.html#l00102">cmdd.c:102</a></div></div>
<div class="ttc" id="tcp__loader_8c_html_ad20df7a0ab21e4d09b67427fd46783a6"><div class="ttname"><a href="tcp__loader_8c.html#ad20df7a0ab21e4d09b67427fd46783a6">len</a></div><div class="ttdeci">s len</div><div class="ttdef"><b>Definition:</b> <a href="tcp__loader_8c_source.html#l00072">tcp_loader.c:72</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_afed4ead15ed4a5c992fb284402326763"><div class="ttname"><a href="sfrs-ext_8h.html#afed4ead15ed4a5c992fb284402326763">SCR00</a></div><div class="ttdeci">#define SCR00</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00151">sfrs-ext.h:151</a></div></div>
<div class="ttc" id="sfrs_8h_html"><div class="ttname"><a href="sfrs_8h.html">sfrs.h</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8h_html"><div class="ttname"><a href="cpu_2rl78_2uart0_8h.html">uart0.h</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8h_html_a3db31a67a7b51bea54955126c9f054fd"><div class="ttname"><a href="cpu_2rl78_2uart0_8h.html#a3db31a67a7b51bea54955126c9f054fd">uart0_can_getchar</a></div><div class="ttdeci">#define uart0_can_getchar()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2rl78_2uart0_8h_source.html#l00040">uart0.h:40</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html_a4e84a25ad27c37aa46c10622acf65777"><div class="ttname"><a href="sfrs-ext_8h.html#a4e84a25ad27c37aa46c10622acf65777">ST0</a></div><div class="ttdeci">#define ST0</div><div class="ttdef"><b>Definition:</b> <a href="sfrs-ext_8h_source.html#l00159">sfrs-ext.h:159</a></div></div>
<div class="ttc" id="sfrs-ext_8h_html"><div class="ttname"><a href="sfrs-ext_8h.html">sfrs-ext.h</a></div></div>
<div class="ttc" id="cpu_2rl78_2uart0_8c_html_ae3c316f30f2b1db45e066142c92eeb19"><div class="ttname"><a href="cpu_2rl78_2uart0_8c.html#ae3c316f30f2b1db45e066142c92eeb19">SDR_VALUE</a></div><div class="ttdeci">#define SDR_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2rl78_2uart0_8c_source.html#l00047">uart0.c:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:51 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
