
WT1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3d4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae8  0800f4e8  0800f4e8  000104e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ffd0  0800ffd0  00011214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ffd0  0800ffd0  00010fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ffd8  0800ffd8  00011214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ffd8  0800ffd8  00010fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ffdc  0800ffdc  00010fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800ffe0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d0  20000214  080101f4  00011214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007e4  080101f4  000117e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011214  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bb05  00000000  00000000  0001123d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d9b  00000000  00000000  0002cd42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  00031ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000152c  00000000  00000000  00033608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf51  00000000  00000000  00034b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002243a  00000000  00000000  00051a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a24d  00000000  00000000  00073ebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e10c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000848c  00000000  00000000  0010e150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  001165dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000214 	.word	0x20000214
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f4cc 	.word	0x0800f4cc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000218 	.word	0x20000218
 800014c:	0800f4cc 	.word	0x0800f4cc

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_uldivmod>:
 8001084:	b953      	cbnz	r3, 800109c <__aeabi_uldivmod+0x18>
 8001086:	b94a      	cbnz	r2, 800109c <__aeabi_uldivmod+0x18>
 8001088:	2900      	cmp	r1, #0
 800108a:	bf08      	it	eq
 800108c:	2800      	cmpeq	r0, #0
 800108e:	bf1c      	itt	ne
 8001090:	f04f 31ff 	movne.w	r1, #4294967295
 8001094:	f04f 30ff 	movne.w	r0, #4294967295
 8001098:	f000 b98c 	b.w	80013b4 <__aeabi_idiv0>
 800109c:	f1ad 0c08 	sub.w	ip, sp, #8
 80010a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010a4:	f000 f806 	bl	80010b4 <__udivmoddi4>
 80010a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010b0:	b004      	add	sp, #16
 80010b2:	4770      	bx	lr

080010b4 <__udivmoddi4>:
 80010b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010b8:	9d08      	ldr	r5, [sp, #32]
 80010ba:	468e      	mov	lr, r1
 80010bc:	4604      	mov	r4, r0
 80010be:	4688      	mov	r8, r1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d14a      	bne.n	800115a <__udivmoddi4+0xa6>
 80010c4:	428a      	cmp	r2, r1
 80010c6:	4617      	mov	r7, r2
 80010c8:	d962      	bls.n	8001190 <__udivmoddi4+0xdc>
 80010ca:	fab2 f682 	clz	r6, r2
 80010ce:	b14e      	cbz	r6, 80010e4 <__udivmoddi4+0x30>
 80010d0:	f1c6 0320 	rsb	r3, r6, #32
 80010d4:	fa01 f806 	lsl.w	r8, r1, r6
 80010d8:	fa20 f303 	lsr.w	r3, r0, r3
 80010dc:	40b7      	lsls	r7, r6
 80010de:	ea43 0808 	orr.w	r8, r3, r8
 80010e2:	40b4      	lsls	r4, r6
 80010e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80010ec:	fa1f fc87 	uxth.w	ip, r7
 80010f0:	fb0e 8811 	mls	r8, lr, r1, r8
 80010f4:	fb01 f20c 	mul.w	r2, r1, ip
 80010f8:	0c23      	lsrs	r3, r4, #16
 80010fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010fe:	429a      	cmp	r2, r3
 8001100:	d909      	bls.n	8001116 <__udivmoddi4+0x62>
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	f101 30ff 	add.w	r0, r1, #4294967295
 8001108:	f080 80eb 	bcs.w	80012e2 <__udivmoddi4+0x22e>
 800110c:	429a      	cmp	r2, r3
 800110e:	f240 80e8 	bls.w	80012e2 <__udivmoddi4+0x22e>
 8001112:	3902      	subs	r1, #2
 8001114:	443b      	add	r3, r7
 8001116:	1a9a      	subs	r2, r3, r2
 8001118:	fbb2 f0fe 	udiv	r0, r2, lr
 800111c:	fb0e 2210 	mls	r2, lr, r0, r2
 8001120:	fb00 fc0c 	mul.w	ip, r0, ip
 8001124:	b2a3      	uxth	r3, r4
 8001126:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800112a:	459c      	cmp	ip, r3
 800112c:	d909      	bls.n	8001142 <__udivmoddi4+0x8e>
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	f100 32ff 	add.w	r2, r0, #4294967295
 8001134:	f080 80d7 	bcs.w	80012e6 <__udivmoddi4+0x232>
 8001138:	459c      	cmp	ip, r3
 800113a:	f240 80d4 	bls.w	80012e6 <__udivmoddi4+0x232>
 800113e:	443b      	add	r3, r7
 8001140:	3802      	subs	r0, #2
 8001142:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001146:	2100      	movs	r1, #0
 8001148:	eba3 030c 	sub.w	r3, r3, ip
 800114c:	b11d      	cbz	r5, 8001156 <__udivmoddi4+0xa2>
 800114e:	2200      	movs	r2, #0
 8001150:	40f3      	lsrs	r3, r6
 8001152:	e9c5 3200 	strd	r3, r2, [r5]
 8001156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115a:	428b      	cmp	r3, r1
 800115c:	d905      	bls.n	800116a <__udivmoddi4+0xb6>
 800115e:	b10d      	cbz	r5, 8001164 <__udivmoddi4+0xb0>
 8001160:	e9c5 0100 	strd	r0, r1, [r5]
 8001164:	2100      	movs	r1, #0
 8001166:	4608      	mov	r0, r1
 8001168:	e7f5      	b.n	8001156 <__udivmoddi4+0xa2>
 800116a:	fab3 f183 	clz	r1, r3
 800116e:	2900      	cmp	r1, #0
 8001170:	d146      	bne.n	8001200 <__udivmoddi4+0x14c>
 8001172:	4573      	cmp	r3, lr
 8001174:	d302      	bcc.n	800117c <__udivmoddi4+0xc8>
 8001176:	4282      	cmp	r2, r0
 8001178:	f200 8108 	bhi.w	800138c <__udivmoddi4+0x2d8>
 800117c:	1a84      	subs	r4, r0, r2
 800117e:	eb6e 0203 	sbc.w	r2, lr, r3
 8001182:	2001      	movs	r0, #1
 8001184:	4690      	mov	r8, r2
 8001186:	2d00      	cmp	r5, #0
 8001188:	d0e5      	beq.n	8001156 <__udivmoddi4+0xa2>
 800118a:	e9c5 4800 	strd	r4, r8, [r5]
 800118e:	e7e2      	b.n	8001156 <__udivmoddi4+0xa2>
 8001190:	2a00      	cmp	r2, #0
 8001192:	f000 8091 	beq.w	80012b8 <__udivmoddi4+0x204>
 8001196:	fab2 f682 	clz	r6, r2
 800119a:	2e00      	cmp	r6, #0
 800119c:	f040 80a5 	bne.w	80012ea <__udivmoddi4+0x236>
 80011a0:	1a8a      	subs	r2, r1, r2
 80011a2:	2101      	movs	r1, #1
 80011a4:	0c03      	lsrs	r3, r0, #16
 80011a6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011aa:	b280      	uxth	r0, r0
 80011ac:	b2bc      	uxth	r4, r7
 80011ae:	fbb2 fcfe 	udiv	ip, r2, lr
 80011b2:	fb0e 221c 	mls	r2, lr, ip, r2
 80011b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011ba:	fb04 f20c 	mul.w	r2, r4, ip
 80011be:	429a      	cmp	r2, r3
 80011c0:	d907      	bls.n	80011d2 <__udivmoddi4+0x11e>
 80011c2:	18fb      	adds	r3, r7, r3
 80011c4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80011c8:	d202      	bcs.n	80011d0 <__udivmoddi4+0x11c>
 80011ca:	429a      	cmp	r2, r3
 80011cc:	f200 80e3 	bhi.w	8001396 <__udivmoddi4+0x2e2>
 80011d0:	46c4      	mov	ip, r8
 80011d2:	1a9b      	subs	r3, r3, r2
 80011d4:	fbb3 f2fe 	udiv	r2, r3, lr
 80011d8:	fb0e 3312 	mls	r3, lr, r2, r3
 80011dc:	fb02 f404 	mul.w	r4, r2, r4
 80011e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80011e4:	429c      	cmp	r4, r3
 80011e6:	d907      	bls.n	80011f8 <__udivmoddi4+0x144>
 80011e8:	18fb      	adds	r3, r7, r3
 80011ea:	f102 30ff 	add.w	r0, r2, #4294967295
 80011ee:	d202      	bcs.n	80011f6 <__udivmoddi4+0x142>
 80011f0:	429c      	cmp	r4, r3
 80011f2:	f200 80cd 	bhi.w	8001390 <__udivmoddi4+0x2dc>
 80011f6:	4602      	mov	r2, r0
 80011f8:	1b1b      	subs	r3, r3, r4
 80011fa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80011fe:	e7a5      	b.n	800114c <__udivmoddi4+0x98>
 8001200:	f1c1 0620 	rsb	r6, r1, #32
 8001204:	408b      	lsls	r3, r1
 8001206:	fa22 f706 	lsr.w	r7, r2, r6
 800120a:	431f      	orrs	r7, r3
 800120c:	fa2e fa06 	lsr.w	sl, lr, r6
 8001210:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001214:	fbba f8f9 	udiv	r8, sl, r9
 8001218:	fa0e fe01 	lsl.w	lr, lr, r1
 800121c:	fa20 f306 	lsr.w	r3, r0, r6
 8001220:	fb09 aa18 	mls	sl, r9, r8, sl
 8001224:	fa1f fc87 	uxth.w	ip, r7
 8001228:	ea43 030e 	orr.w	r3, r3, lr
 800122c:	fa00 fe01 	lsl.w	lr, r0, r1
 8001230:	fb08 f00c 	mul.w	r0, r8, ip
 8001234:	0c1c      	lsrs	r4, r3, #16
 8001236:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800123a:	42a0      	cmp	r0, r4
 800123c:	fa02 f201 	lsl.w	r2, r2, r1
 8001240:	d90a      	bls.n	8001258 <__udivmoddi4+0x1a4>
 8001242:	193c      	adds	r4, r7, r4
 8001244:	f108 3aff 	add.w	sl, r8, #4294967295
 8001248:	f080 809e 	bcs.w	8001388 <__udivmoddi4+0x2d4>
 800124c:	42a0      	cmp	r0, r4
 800124e:	f240 809b 	bls.w	8001388 <__udivmoddi4+0x2d4>
 8001252:	f1a8 0802 	sub.w	r8, r8, #2
 8001256:	443c      	add	r4, r7
 8001258:	1a24      	subs	r4, r4, r0
 800125a:	b298      	uxth	r0, r3
 800125c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001260:	fb09 4413 	mls	r4, r9, r3, r4
 8001264:	fb03 fc0c 	mul.w	ip, r3, ip
 8001268:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800126c:	45a4      	cmp	ip, r4
 800126e:	d909      	bls.n	8001284 <__udivmoddi4+0x1d0>
 8001270:	193c      	adds	r4, r7, r4
 8001272:	f103 30ff 	add.w	r0, r3, #4294967295
 8001276:	f080 8085 	bcs.w	8001384 <__udivmoddi4+0x2d0>
 800127a:	45a4      	cmp	ip, r4
 800127c:	f240 8082 	bls.w	8001384 <__udivmoddi4+0x2d0>
 8001280:	3b02      	subs	r3, #2
 8001282:	443c      	add	r4, r7
 8001284:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001288:	eba4 040c 	sub.w	r4, r4, ip
 800128c:	fba0 8c02 	umull	r8, ip, r0, r2
 8001290:	4564      	cmp	r4, ip
 8001292:	4643      	mov	r3, r8
 8001294:	46e1      	mov	r9, ip
 8001296:	d364      	bcc.n	8001362 <__udivmoddi4+0x2ae>
 8001298:	d061      	beq.n	800135e <__udivmoddi4+0x2aa>
 800129a:	b15d      	cbz	r5, 80012b4 <__udivmoddi4+0x200>
 800129c:	ebbe 0203 	subs.w	r2, lr, r3
 80012a0:	eb64 0409 	sbc.w	r4, r4, r9
 80012a4:	fa04 f606 	lsl.w	r6, r4, r6
 80012a8:	fa22 f301 	lsr.w	r3, r2, r1
 80012ac:	431e      	orrs	r6, r3
 80012ae:	40cc      	lsrs	r4, r1
 80012b0:	e9c5 6400 	strd	r6, r4, [r5]
 80012b4:	2100      	movs	r1, #0
 80012b6:	e74e      	b.n	8001156 <__udivmoddi4+0xa2>
 80012b8:	fbb1 fcf2 	udiv	ip, r1, r2
 80012bc:	0c01      	lsrs	r1, r0, #16
 80012be:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80012c2:	b280      	uxth	r0, r0
 80012c4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80012c8:	463b      	mov	r3, r7
 80012ca:	fbb1 f1f7 	udiv	r1, r1, r7
 80012ce:	4638      	mov	r0, r7
 80012d0:	463c      	mov	r4, r7
 80012d2:	46b8      	mov	r8, r7
 80012d4:	46be      	mov	lr, r7
 80012d6:	2620      	movs	r6, #32
 80012d8:	eba2 0208 	sub.w	r2, r2, r8
 80012dc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80012e0:	e765      	b.n	80011ae <__udivmoddi4+0xfa>
 80012e2:	4601      	mov	r1, r0
 80012e4:	e717      	b.n	8001116 <__udivmoddi4+0x62>
 80012e6:	4610      	mov	r0, r2
 80012e8:	e72b      	b.n	8001142 <__udivmoddi4+0x8e>
 80012ea:	f1c6 0120 	rsb	r1, r6, #32
 80012ee:	fa2e fc01 	lsr.w	ip, lr, r1
 80012f2:	40b7      	lsls	r7, r6
 80012f4:	fa0e fe06 	lsl.w	lr, lr, r6
 80012f8:	fa20 f101 	lsr.w	r1, r0, r1
 80012fc:	ea41 010e 	orr.w	r1, r1, lr
 8001300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001304:	fbbc f8fe 	udiv	r8, ip, lr
 8001308:	b2bc      	uxth	r4, r7
 800130a:	fb0e cc18 	mls	ip, lr, r8, ip
 800130e:	fb08 f904 	mul.w	r9, r8, r4
 8001312:	0c0a      	lsrs	r2, r1, #16
 8001314:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001318:	40b0      	lsls	r0, r6
 800131a:	4591      	cmp	r9, r2
 800131c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001320:	b280      	uxth	r0, r0
 8001322:	d93e      	bls.n	80013a2 <__udivmoddi4+0x2ee>
 8001324:	18ba      	adds	r2, r7, r2
 8001326:	f108 3cff 	add.w	ip, r8, #4294967295
 800132a:	d201      	bcs.n	8001330 <__udivmoddi4+0x27c>
 800132c:	4591      	cmp	r9, r2
 800132e:	d81f      	bhi.n	8001370 <__udivmoddi4+0x2bc>
 8001330:	eba2 0209 	sub.w	r2, r2, r9
 8001334:	fbb2 f9fe 	udiv	r9, r2, lr
 8001338:	fb09 f804 	mul.w	r8, r9, r4
 800133c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001340:	b28a      	uxth	r2, r1
 8001342:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001346:	4542      	cmp	r2, r8
 8001348:	d229      	bcs.n	800139e <__udivmoddi4+0x2ea>
 800134a:	18ba      	adds	r2, r7, r2
 800134c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001350:	d2c2      	bcs.n	80012d8 <__udivmoddi4+0x224>
 8001352:	4542      	cmp	r2, r8
 8001354:	d2c0      	bcs.n	80012d8 <__udivmoddi4+0x224>
 8001356:	f1a9 0102 	sub.w	r1, r9, #2
 800135a:	443a      	add	r2, r7
 800135c:	e7bc      	b.n	80012d8 <__udivmoddi4+0x224>
 800135e:	45c6      	cmp	lr, r8
 8001360:	d29b      	bcs.n	800129a <__udivmoddi4+0x1e6>
 8001362:	ebb8 0302 	subs.w	r3, r8, r2
 8001366:	eb6c 0c07 	sbc.w	ip, ip, r7
 800136a:	3801      	subs	r0, #1
 800136c:	46e1      	mov	r9, ip
 800136e:	e794      	b.n	800129a <__udivmoddi4+0x1e6>
 8001370:	eba7 0909 	sub.w	r9, r7, r9
 8001374:	444a      	add	r2, r9
 8001376:	fbb2 f9fe 	udiv	r9, r2, lr
 800137a:	f1a8 0c02 	sub.w	ip, r8, #2
 800137e:	fb09 f804 	mul.w	r8, r9, r4
 8001382:	e7db      	b.n	800133c <__udivmoddi4+0x288>
 8001384:	4603      	mov	r3, r0
 8001386:	e77d      	b.n	8001284 <__udivmoddi4+0x1d0>
 8001388:	46d0      	mov	r8, sl
 800138a:	e765      	b.n	8001258 <__udivmoddi4+0x1a4>
 800138c:	4608      	mov	r0, r1
 800138e:	e6fa      	b.n	8001186 <__udivmoddi4+0xd2>
 8001390:	443b      	add	r3, r7
 8001392:	3a02      	subs	r2, #2
 8001394:	e730      	b.n	80011f8 <__udivmoddi4+0x144>
 8001396:	f1ac 0c02 	sub.w	ip, ip, #2
 800139a:	443b      	add	r3, r7
 800139c:	e719      	b.n	80011d2 <__udivmoddi4+0x11e>
 800139e:	4649      	mov	r1, r9
 80013a0:	e79a      	b.n	80012d8 <__udivmoddi4+0x224>
 80013a2:	eba2 0209 	sub.w	r2, r2, r9
 80013a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80013aa:	46c4      	mov	ip, r8
 80013ac:	fb09 f804 	mul.w	r8, r9, r4
 80013b0:	e7c4      	b.n	800133c <__udivmoddi4+0x288>
 80013b2:	bf00      	nop

080013b4 <__aeabi_idiv0>:
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop

080013b8 <ReadAverageVoltage>:

/* ---------------------------------------------------------------
 * Helper: read average ADC voltage for a given channel
 * --------------------------------------------------------------- */
static float ReadAverageVoltage(uint32_t channel, uint8_t samples)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b089      	sub	sp, #36	@ 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
    ADC_ChannelConfTypeDef sConfig = {0};
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80013d8:	2304      	movs	r3, #4
 80013da:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(hAdc, &sConfig);
 80013dc:	4b25      	ldr	r3, [pc, #148]	@ (8001474 <ReadAverageVoltage+0xbc>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f107 0208 	add.w	r2, r7, #8
 80013e4:	4611      	mov	r1, r2
 80013e6:	4618      	mov	r0, r3
 80013e8:	f005 fd62 	bl	8006eb0 <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 80013f0:	2300      	movs	r3, #0
 80013f2:	76fb      	strb	r3, [r7, #27]
 80013f4:	e01c      	b.n	8001430 <ReadAverageVoltage+0x78>
        HAL_ADC_Start(hAdc);
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <ReadAverageVoltage+0xbc>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f005 faa4 	bl	8006948 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(hAdc, HAL_MAX_DELAY);
 8001400:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f04f 31ff 	mov.w	r1, #4294967295
 8001408:	4618      	mov	r0, r3
 800140a:	f005 fb77 	bl	8006afc <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(hAdc);
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f005 fc78 	bl	8006d08 <HAL_ADC_GetValue>
 8001418:	4602      	mov	r2, r0
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	4413      	add	r3, r2
 800141e:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(hAdc);
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f005 fb3d 	bl	8006aa4 <HAL_ADC_Stop>
    for (uint8_t i = 0; i < samples; i++) {
 800142a:	7efb      	ldrb	r3, [r7, #27]
 800142c:	3301      	adds	r3, #1
 800142e:	76fb      	strb	r3, [r7, #27]
 8001430:	7efa      	ldrb	r2, [r7, #27]
 8001432:	78fb      	ldrb	r3, [r7, #3]
 8001434:	429a      	cmp	r2, r3
 8001436:	d3de      	bcc.n	80013f6 <ReadAverageVoltage+0x3e>
    }

    float avg = (float)sum / samples;
 8001438:	69f8      	ldr	r0, [r7, #28]
 800143a:	f7ff fbe5 	bl	8000c08 <__aeabi_ui2f>
 800143e:	4604      	mov	r4, r0
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fbe4 	bl	8000c10 <__aeabi_i2f>
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fce7 	bl	8000e20 <__aeabi_fdiv>
 8001452:	4603      	mov	r3, r0
 8001454:	617b      	str	r3, [r7, #20]
    return (avg * ACS712_VREF_ADC) / ACS712_ADC_RESOLUTION;  // in Volts
 8001456:	4908      	ldr	r1, [pc, #32]	@ (8001478 <ReadAverageVoltage+0xc0>)
 8001458:	6978      	ldr	r0, [r7, #20]
 800145a:	f7ff fc2d 	bl	8000cb8 <__aeabi_fmul>
 800145e:	4603      	mov	r3, r0
 8001460:	4906      	ldr	r1, [pc, #24]	@ (800147c <ReadAverageVoltage+0xc4>)
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fcdc 	bl	8000e20 <__aeabi_fdiv>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3724      	adds	r7, #36	@ 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	bf00      	nop
 8001474:	20000238 	.word	0x20000238
 8001478:	40533333 	.word	0x40533333
 800147c:	457ff000 	.word	0x457ff000

08001480 <ACS712_Init>:

/* ---------------------------------------------------------------
 * Init + zero-offset calibration
 * --------------------------------------------------------------- */
void ACS712_Init(ADC_HandleTypeDef *hadc)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    hAdc = hadc;
 8001488:	4a06      	ldr	r2, [pc, #24]	@ (80014a4 <ACS712_Init+0x24>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
    HAL_Delay(500);   // let voltage settle (~0.5 s)
 800148e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001492:	f005 f95d 	bl	8006750 <HAL_Delay>
    ACS712_CalibrateZero();
 8001496:	f000 f807 	bl	80014a8 <ACS712_CalibrateZero>
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000238 	.word	0x20000238

080014a8 <ACS712_CalibrateZero>:

/* ---------------------------------------------------------------
 * Calibrate sensor at 0 A (no load)
 * --------------------------------------------------------------- */
void ACS712_CalibrateZero(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
    const uint16_t samples = 500;
 80014ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014b2:	803b      	strh	r3, [r7, #0]
    float sum = 0;
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < samples; i++) {
 80014ba:	2300      	movs	r3, #0
 80014bc:	807b      	strh	r3, [r7, #2]
 80014be:	e00d      	b.n	80014dc <ACS712_CalibrateZero+0x34>
        sum += ReadAverageVoltage(ACS712_ADC_CHANNEL, 1);
 80014c0:	2101      	movs	r1, #1
 80014c2:	2007      	movs	r0, #7
 80014c4:	f7ff ff78 	bl	80013b8 <ReadAverageVoltage>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4619      	mov	r1, r3
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff faeb 	bl	8000aa8 <__addsf3>
 80014d2:	4603      	mov	r3, r0
 80014d4:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < samples; i++) {
 80014d6:	887b      	ldrh	r3, [r7, #2]
 80014d8:	3301      	adds	r3, #1
 80014da:	807b      	strh	r3, [r7, #2]
 80014dc:	887a      	ldrh	r2, [r7, #2]
 80014de:	883b      	ldrh	r3, [r7, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d3ed      	bcc.n	80014c0 <ACS712_CalibrateZero+0x18>
    }
    zeroOffset = sum / samples;   // midpoint voltage ( 2.5 V typical)
 80014e4:	883b      	ldrh	r3, [r7, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fb92 	bl	8000c10 <__aeabi_i2f>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4619      	mov	r1, r3
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff fc95 	bl	8000e20 <__aeabi_fdiv>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <ACS712_CalibrateZero+0x60>)
 80014fc:	601a      	str	r2, [r3, #0]
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	2000023c 	.word	0x2000023c

0800150c <ACS712_ReadCurrent>:
//    g_currentA = lastCurrent;
//    return lastCurrent;
//}

float ACS712_ReadCurrent(void)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
    float voltage = ReadAverageVoltage(ACS712_ADC_CHANNEL, ACS712_NUM_SAMPLES);
 8001512:	210a      	movs	r1, #10
 8001514:	2007      	movs	r0, #7
 8001516:	f7ff ff4f 	bl	80013b8 <ReadAverageVoltage>
 800151a:	6038      	str	r0, [r7, #0]
    float current = (voltage - zeroOffset) / ACS712_SENSITIVITY_RAW;
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <ACS712_ReadCurrent+0x84>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	6838      	ldr	r0, [r7, #0]
 8001524:	f7ff fabe 	bl	8000aa4 <__aeabi_fsub>
 8001528:	4603      	mov	r3, r0
 800152a:	491a      	ldr	r1, [pc, #104]	@ (8001594 <ACS712_ReadCurrent+0x88>)
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fc77 	bl	8000e20 <__aeabi_fdiv>
 8001532:	4603      	mov	r3, r0
 8001534:	607b      	str	r3, [r7, #4]

    // Dead-zone filter
    if (fabsf(current) < ACS712_NOISE_DEADZONE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800153c:	4916      	ldr	r1, [pc, #88]	@ (8001598 <ACS712_ReadCurrent+0x8c>)
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fd58 	bl	8000ff4 <__aeabi_fcmplt>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d002      	beq.n	8001550 <ACS712_ReadCurrent+0x44>
        current = 0.0f;
 800154a:	f04f 0300 	mov.w	r3, #0
 800154e:	607b      	str	r3, [r7, #4]

    // Low-pass filter
    lastCurrent = (1.0f - ACS712_FILTER_ALPHA) * lastCurrent +
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4912      	ldr	r1, [pc, #72]	@ (80015a0 <ACS712_ReadCurrent+0x94>)
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fbae 	bl	8000cb8 <__aeabi_fmul>
 800155c:	4603      	mov	r3, r0
 800155e:	461c      	mov	r4, r3
                  ACS712_FILTER_ALPHA * current;
 8001560:	4910      	ldr	r1, [pc, #64]	@ (80015a4 <ACS712_ReadCurrent+0x98>)
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff fba8 	bl	8000cb8 <__aeabi_fmul>
 8001568:	4603      	mov	r3, r0
    lastCurrent = (1.0f - ACS712_FILTER_ALPHA) * lastCurrent +
 800156a:	4619      	mov	r1, r3
 800156c:	4620      	mov	r0, r4
 800156e:	f7ff fa9b 	bl	8000aa8 <__addsf3>
 8001572:	4603      	mov	r3, r0
 8001574:	461a      	mov	r2, r3
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001578:	601a      	str	r2, [r3, #0]

    g_currentA = lastCurrent;    //  store globally for external access
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <ACS712_ReadCurrent+0x90>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <ACS712_ReadCurrent+0x9c>)
 8001580:	6013      	str	r3, [r2, #0]
    return lastCurrent;
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001584:	681b      	ldr	r3, [r3, #0]
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	bf00      	nop
 8001590:	2000023c 	.word	0x2000023c
 8001594:	3d872b02 	.word	0x3d872b02
 8001598:	3cf5c28f 	.word	0x3cf5c28f
 800159c:	20000240 	.word	0x20000240
 80015a0:	3f333333 	.word	0x3f333333
 80015a4:	3e99999a 	.word	0x3e99999a
 80015a8:	20000230 	.word	0x20000230

080015ac <Voltage_ReadInput>:

/* ---------------------------------------------------------------
 * Read input voltage (from divider) in Volts
 * --------------------------------------------------------------- */
float Voltage_ReadInput(void)
{
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
    float vAdc = ReadAverageVoltage(VOLTAGE_ADC_CHANNEL, 5);   // read scaled ADC voltage
 80015b2:	2105      	movs	r1, #5
 80015b4:	2006      	movs	r0, #6
 80015b6:	f7ff feff 	bl	80013b8 <ReadAverageVoltage>
 80015ba:	6078      	str	r0, [r7, #4]
    float vInput = vAdc / VOLT_DIVIDER_RATIO;                  // undo divider (R2/(R1+R2))
 80015bc:	4912      	ldr	r1, [pc, #72]	@ (8001608 <Voltage_ReadInput+0x5c>)
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fc2e 	bl	8000e20 <__aeabi_fdiv>
 80015c4:	4603      	mov	r3, r0
 80015c6:	603b      	str	r3, [r7, #0]

    // Optional low-pass filter for stability
    lastVoltage = (1.0f - ACS712_FILTER_ALPHA) * lastVoltage +
 80015c8:	4b10      	ldr	r3, [pc, #64]	@ (800160c <Voltage_ReadInput+0x60>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4910      	ldr	r1, [pc, #64]	@ (8001610 <Voltage_ReadInput+0x64>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fb72 	bl	8000cb8 <__aeabi_fmul>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461c      	mov	r4, r3
                  ACS712_FILTER_ALPHA * vInput;
 80015d8:	490e      	ldr	r1, [pc, #56]	@ (8001614 <Voltage_ReadInput+0x68>)
 80015da:	6838      	ldr	r0, [r7, #0]
 80015dc:	f7ff fb6c 	bl	8000cb8 <__aeabi_fmul>
 80015e0:	4603      	mov	r3, r0
    lastVoltage = (1.0f - ACS712_FILTER_ALPHA) * lastVoltage +
 80015e2:	4619      	mov	r1, r3
 80015e4:	4620      	mov	r0, r4
 80015e6:	f7ff fa5f 	bl	8000aa8 <__addsf3>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b07      	ldr	r3, [pc, #28]	@ (800160c <Voltage_ReadInput+0x60>)
 80015f0:	601a      	str	r2, [r3, #0]

    g_voltageV = lastVoltage;
 80015f2:	4b06      	ldr	r3, [pc, #24]	@ (800160c <Voltage_ReadInput+0x60>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a08      	ldr	r2, [pc, #32]	@ (8001618 <Voltage_ReadInput+0x6c>)
 80015f8:	6013      	str	r3, [r2, #0]
    return lastVoltage;
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <Voltage_ReadInput+0x60>)
 80015fc:	681b      	ldr	r3, [r3, #0]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}
 8001606:	bf00      	nop
 8001608:	3f58f2fb 	.word	0x3f58f2fb
 800160c:	20000244 	.word	0x20000244
 8001610:	3f333333 	.word	0x3f333333
 8001614:	3e99999a 	.word	0x3e99999a
 8001618:	20000234 	.word	0x20000234

0800161c <ACS712_Update>:

/* ---------------------------------------------------------------
 * Combined update (for periodic tasks)
 * --------------------------------------------------------------- */
void ACS712_Update(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
    g_currentA = ACS712_ReadCurrent();
 8001620:	f7ff ff74 	bl	800150c <ACS712_ReadCurrent>
 8001624:	4603      	mov	r3, r0
 8001626:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <ACS712_Update+0x1c>)
 8001628:	6013      	str	r3, [r2, #0]
    g_voltageV = Voltage_ReadInput();
 800162a:	f7ff ffbf 	bl	80015ac <Voltage_ReadInput>
 800162e:	4603      	mov	r3, r0
 8001630:	4a02      	ldr	r2, [pc, #8]	@ (800163c <ACS712_Update+0x20>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000230 	.word	0x20000230
 800163c:	20000234 	.word	0x20000234

08001640 <readChannelVoltage>:

static char dataPacketTx[16];

/* --- helper: sample one channel --- */
static float readChannelVoltage(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800165a:	2301      	movs	r3, #1
 800165c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800165e:	2306      	movs	r3, #6
 8001660:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f005 fc21 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <readChannelVoltage+0x3a>
        return 0.0f;
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e029      	b.n	80016ce <readChannelVoltage+0x8e>
    if (HAL_ADC_Start(hadc) != HAL_OK)
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f005 f964 	bl	8006948 <HAL_ADC_Start>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d002      	beq.n	800168c <readChannelVoltage+0x4c>
        return 0.0f;
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e020      	b.n	80016ce <readChannelVoltage+0x8e>

    float v = 0.0f;
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK) {
 8001692:	210a      	movs	r1, #10
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f005 fa31 	bl	8006afc <HAL_ADC_PollForConversion>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d112      	bne.n	80016c6 <readChannelVoltage+0x86>
        uint32_t raw = HAL_ADC_GetValue(hadc);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f005 fb31 	bl	8006d08 <HAL_ADC_GetValue>
 80016a6:	61b8      	str	r0, [r7, #24]
        v = (raw * VREF) / ADC_RES;
 80016a8:	69b8      	ldr	r0, [r7, #24]
 80016aa:	f7ff faad 	bl	8000c08 <__aeabi_ui2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4909      	ldr	r1, [pc, #36]	@ (80016d8 <readChannelVoltage+0x98>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fb00 	bl	8000cb8 <__aeabi_fmul>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4908      	ldr	r1, [pc, #32]	@ (80016dc <readChannelVoltage+0x9c>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fbaf 	bl	8000e20 <__aeabi_fdiv>
 80016c2:	4603      	mov	r3, r0
 80016c4:	61fb      	str	r3, [r7, #28]
    }
    HAL_ADC_Stop(hadc);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f005 f9ec 	bl	8006aa4 <HAL_ADC_Stop>
    return v;
 80016cc:	69fb      	ldr	r3, [r7, #28]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40533333 	.word	0x40533333
 80016dc:	457ff000 	.word	0x457ff000

080016e0 <ADC_Init>:
    return sum / samples;
}

/* --- Public API --- */
void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
    if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK) {
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f005 fd75 	bl	80071d8 <HAL_ADCEx_Calibration_Start>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <ADC_Init+0x18>
        Error_Handler();
 80016f4:	f001 f9ca 	bl	8002a8c <Error_Handler>
    }
}
 80016f8:	bf00      	nop
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <ADC_ReadAllChannels>:

void ADC_ReadAllChannels(ADC_HandleTypeDef* hadc, ADC_Data* data)
{
 8001700:	b5b0      	push	{r4, r5, r7, lr}
 8001702:	b08c      	sub	sp, #48	@ 0x30
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
    bool changed = false;
 800170a:	2300      	movs	r3, #0
 800170c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    char loraPacket[32];   // buffer for LoRa payload
    loraPacket[0] = '\0';
 8001710:	2300      	movs	r3, #0
 8001712:	723b      	strb	r3, [r7, #8]

    // === Process water sensor channels ===
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8001714:	2300      	movs	r3, #0
 8001716:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800171a:	e154      	b.n	80019c6 <ADC_ReadAllChannels+0x2c6>
    {
        float v = readChannelVoltage(hadc, adcChannels[i]);
 800171c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001720:	4ab7      	ldr	r2, [pc, #732]	@ (8001a00 <ADC_ReadAllChannels+0x300>)
 8001722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001726:	4619      	mov	r1, r3
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff89 	bl	8001640 <readChannelVoltage>
 800172e:	62b8      	str	r0, [r7, #40]	@ 0x28

        if (s_filtered[i] == 0.0f)
 8001730:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001734:	4ab3      	ldr	r2, [pc, #716]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 8001736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800173a:	f04f 0100 	mov.w	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff fc4e 	bl	8000fe0 <__aeabi_fcmpeq>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d006      	beq.n	8001758 <ADC_ReadAllChannels+0x58>
            s_filtered[i] = v;
 800174a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800174e:	49ad      	ldr	r1, [pc, #692]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 8001750:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001756:	e01a      	b.n	800178e <ADC_ReadAllChannels+0x8e>
        else
            s_filtered[i] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[i];
 8001758:	49ab      	ldr	r1, [pc, #684]	@ (8001a08 <ADC_ReadAllChannels+0x308>)
 800175a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800175c:	f7ff faac 	bl	8000cb8 <__aeabi_fmul>
 8001760:	4603      	mov	r3, r0
 8001762:	461d      	mov	r5, r3
 8001764:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001768:	4aa6      	ldr	r2, [pc, #664]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 800176a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800176e:	49a7      	ldr	r1, [pc, #668]	@ (8001a0c <ADC_ReadAllChannels+0x30c>)
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff faa1 	bl	8000cb8 <__aeabi_fmul>
 8001776:	4603      	mov	r3, r0
 8001778:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 800177c:	4619      	mov	r1, r3
 800177e:	4628      	mov	r0, r5
 8001780:	f7ff f992 	bl	8000aa8 <__addsf3>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	4b9e      	ldr	r3, [pc, #632]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 800178a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        v = s_filtered[i];
 800178e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001792:	4a9c      	ldr	r2, [pc, #624]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 8001794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001798:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (v < GROUND_THRESHOLD)
 800179a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800179e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017a0:	f7ff fc28 	bl	8000ff4 <__aeabi_fcmplt>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d002      	beq.n	80017b0 <ADC_ReadAllChannels+0xb0>
            v = 0.0f;
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	62bb      	str	r3, [r7, #40]	@ 0x28

        data->voltages[i]   = v;
 80017b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	3302      	adds	r3, #2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4413      	add	r3, r2
 80017bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017be:	605a      	str	r2, [r3, #4]
        data->rawValues[i]  = (uint16_t)((v * ADC_RES) / VREF);
 80017c0:	4993      	ldr	r1, [pc, #588]	@ (8001a10 <ADC_ReadAllChannels+0x310>)
 80017c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017c4:	f7ff fa78 	bl	8000cb8 <__aeabi_fmul>
 80017c8:	4603      	mov	r3, r0
 80017ca:	4992      	ldr	r1, [pc, #584]	@ (8001a14 <ADC_ReadAllChannels+0x314>)
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fb27 	bl	8000e20 <__aeabi_fdiv>
 80017d2:	4603      	mov	r3, r0
 80017d4:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff fc33 	bl	8001044 <__aeabi_f2uiz>
 80017de:	4603      	mov	r3, r0
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        data->maxReached[i] = (v >= 3.2f);
 80017e8:	2301      	movs	r3, #1
 80017ea:	461c      	mov	r4, r3
 80017ec:	498a      	ldr	r1, [pc, #552]	@ (8001a18 <ADC_ReadAllChannels+0x318>)
 80017ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017f0:	f7ff fc14 	bl	800101c <__aeabi_fcmpge>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <ADC_ReadAllChannels+0xfe>
 80017fa:	2300      	movs	r3, #0
 80017fc:	461c      	mov	r4, r3
 80017fe:	b2e2      	uxtb	r2, r4
 8001800:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001804:	4611      	mov	r1, r2
 8001806:	683a      	ldr	r2, [r7, #0]
 8001808:	4413      	add	r3, r2
 800180a:	460a      	mov	r2, r1
 800180c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        g_adcVoltages[i]    = v;
 8001810:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001814:	4981      	ldr	r1, [pc, #516]	@ (8001a1c <ADC_ReadAllChannels+0x31c>)
 8001816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Detect meaningful change
        if (fabsf(v - s_prev_volt[i]) > PRINT_DELTA) {
 800181c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001820:	4a7f      	ldr	r2, [pc, #508]	@ (8001a20 <ADC_ReadAllChannels+0x320>)
 8001822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001826:	4619      	mov	r1, r3
 8001828:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800182a:	f7ff f93b 	bl	8000aa4 <__aeabi_fsub>
 800182e:	4603      	mov	r3, r0
 8001830:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001834:	497b      	ldr	r1, [pc, #492]	@ (8001a24 <ADC_ReadAllChannels+0x324>)
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fbfa 	bl	8001030 <__aeabi_fcmpgt>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d008      	beq.n	8001854 <ADC_ReadAllChannels+0x154>
            changed = true;
 8001842:	2301      	movs	r3, #1
 8001844:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            s_prev_volt[i] = v;
 8001848:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800184c:	4974      	ldr	r1, [pc, #464]	@ (8001a20 <ADC_ReadAllChannels+0x320>)
 800184e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        // Normal threshold logic (sets motorStatus, etc.)
        if (!s_level_flags[i] && v >= THR) {
 8001854:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001858:	4a73      	ldr	r2, [pc, #460]	@ (8001a28 <ADC_ReadAllChannels+0x328>)
 800185a:	5cd3      	ldrb	r3, [r2, r3]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d165      	bne.n	800192c <ADC_ReadAllChannels+0x22c>
 8001860:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001864:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001866:	f7ff fbd9 	bl	800101c <__aeabi_fcmpge>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d05d      	beq.n	800192c <ADC_ReadAllChannels+0x22c>
            s_level_flags[i] = 1;
 8001870:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001874:	4a6c      	ldr	r2, [pc, #432]	@ (8001a28 <ADC_ReadAllChannels+0x328>)
 8001876:	2101      	movs	r1, #1
 8001878:	54d1      	strb	r1, [r2, r3]
            switch (i) {
 800187a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800187e:	2b04      	cmp	r3, #4
 8001880:	d82a      	bhi.n	80018d8 <ADC_ReadAllChannels+0x1d8>
 8001882:	a201      	add	r2, pc, #4	@ (adr r2, 8001888 <ADC_ReadAllChannels+0x188>)
 8001884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001888:	0800189d 	.word	0x0800189d
 800188c:	080018a9 	.word	0x080018a9
 8001890:	080018b5 	.word	0x080018b5
 8001894:	080018c1 	.word	0x080018c1
 8001898:	080018cd 	.word	0x080018cd
                case 0: snprintf(dataPacketTx, sizeof(dataPacketTx), "@10W#"); break;
 800189c:	4a63      	ldr	r2, [pc, #396]	@ (8001a2c <ADC_ReadAllChannels+0x32c>)
 800189e:	2110      	movs	r1, #16
 80018a0:	4863      	ldr	r0, [pc, #396]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018a2:	f00b fc8d 	bl	800d1c0 <sniprintf>
 80018a6:	e01b      	b.n	80018e0 <ADC_ReadAllChannels+0x1e0>
                case 1: snprintf(dataPacketTx, sizeof(dataPacketTx), "@30W#"); break;
 80018a8:	4a62      	ldr	r2, [pc, #392]	@ (8001a34 <ADC_ReadAllChannels+0x334>)
 80018aa:	2110      	movs	r1, #16
 80018ac:	4860      	ldr	r0, [pc, #384]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018ae:	f00b fc87 	bl	800d1c0 <sniprintf>
 80018b2:	e015      	b.n	80018e0 <ADC_ReadAllChannels+0x1e0>
                case 2: snprintf(dataPacketTx, sizeof(dataPacketTx), "@70W#"); break;
 80018b4:	4a60      	ldr	r2, [pc, #384]	@ (8001a38 <ADC_ReadAllChannels+0x338>)
 80018b6:	2110      	movs	r1, #16
 80018b8:	485d      	ldr	r0, [pc, #372]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018ba:	f00b fc81 	bl	800d1c0 <sniprintf>
 80018be:	e00f      	b.n	80018e0 <ADC_ReadAllChannels+0x1e0>
                case 3: snprintf(dataPacketTx, sizeof(dataPacketTx), "@1:W#"); break;
 80018c0:	4a5e      	ldr	r2, [pc, #376]	@ (8001a3c <ADC_ReadAllChannels+0x33c>)
 80018c2:	2110      	movs	r1, #16
 80018c4:	485a      	ldr	r0, [pc, #360]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018c6:	f00b fc7b 	bl	800d1c0 <sniprintf>
 80018ca:	e009      	b.n	80018e0 <ADC_ReadAllChannels+0x1e0>
                case 4: snprintf(dataPacketTx, sizeof(dataPacketTx), "@DRY#"); break;
 80018cc:	4a5c      	ldr	r2, [pc, #368]	@ (8001a40 <ADC_ReadAllChannels+0x340>)
 80018ce:	2110      	movs	r1, #16
 80018d0:	4857      	ldr	r0, [pc, #348]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018d2:	f00b fc75 	bl	800d1c0 <sniprintf>
 80018d6:	e003      	b.n	80018e0 <ADC_ReadAllChannels+0x1e0>
                default: dataPacketTx[0] = '\0'; break;
 80018d8:	4b55      	ldr	r3, [pc, #340]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018da:	2200      	movs	r2, #0
 80018dc:	701a      	strb	r2, [r3, #0]
 80018de:	bf00      	nop
            }
//            motorStatus = 1;
            s_low_counts[i] = 0;
 80018e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018e4:	4a57      	ldr	r2, [pc, #348]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 80018e6:	2100      	movs	r1, #0
 80018e8:	54d1      	strb	r1, [r2, r3]

            // append to LoRa packet buffer
            if (dataPacketTx[0]) {
 80018ea:	4b51      	ldr	r3, [pc, #324]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d02e      	beq.n	8001950 <ADC_ReadAllChannels+0x250>
                strncat(loraPacket, dataPacketTx, sizeof(loraPacket)-strlen(loraPacket)-1);
 80018f2:	f107 0308 	add.w	r3, r7, #8
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fc34 	bl	8000164 <strlen>
 80018fc:	4603      	mov	r3, r0
 80018fe:	f1c3 021f 	rsb	r2, r3, #31
 8001902:	f107 0308 	add.w	r3, r7, #8
 8001906:	494a      	ldr	r1, [pc, #296]	@ (8001a30 <ADC_ReadAllChannels+0x330>)
 8001908:	4618      	mov	r0, r3
 800190a:	f00b fd96 	bl	800d43a <strncat>
                strncat(loraPacket, ";", sizeof(loraPacket)-strlen(loraPacket)-1);
 800190e:	f107 0308 	add.w	r3, r7, #8
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fc26 	bl	8000164 <strlen>
 8001918:	4603      	mov	r3, r0
 800191a:	f1c3 021f 	rsb	r2, r3, #31
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	4949      	ldr	r1, [pc, #292]	@ (8001a48 <ADC_ReadAllChannels+0x348>)
 8001924:	4618      	mov	r0, r3
 8001926:	f00b fd88 	bl	800d43a <strncat>
            if (dataPacketTx[0]) {
 800192a:	e011      	b.n	8001950 <ADC_ReadAllChannels+0x250>
            }
        }
        else if (s_level_flags[i] && v < (THR - HYST_DELTA)) {
 800192c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001930:	4a3d      	ldr	r2, [pc, #244]	@ (8001a28 <ADC_ReadAllChannels+0x328>)
 8001932:	5cd3      	ldrb	r3, [r2, r3]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d00b      	beq.n	8001950 <ADC_ReadAllChannels+0x250>
 8001938:	4944      	ldr	r1, [pc, #272]	@ (8001a4c <ADC_ReadAllChannels+0x34c>)
 800193a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800193c:	f7ff fb5a 	bl	8000ff4 <__aeabi_fcmplt>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d004      	beq.n	8001950 <ADC_ReadAllChannels+0x250>
            s_level_flags[i] = 0;
 8001946:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800194a:	4a37      	ldr	r2, [pc, #220]	@ (8001a28 <ADC_ReadAllChannels+0x328>)
 800194c:	2100      	movs	r1, #0
 800194e:	54d1      	strb	r1, [r2, r3]
        }

        // dry run debounce
        if (v < DRY_VOLTAGE_THRESHOLD) {
 8001950:	4934      	ldr	r1, [pc, #208]	@ (8001a24 <ADC_ReadAllChannels+0x324>)
 8001952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001954:	f7ff fb4e 	bl	8000ff4 <__aeabi_fcmplt>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d00e      	beq.n	800197c <ADC_ReadAllChannels+0x27c>
            if (s_low_counts[i] < 0xFF) s_low_counts[i]++;
 800195e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001962:	4a38      	ldr	r2, [pc, #224]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 8001964:	5cd3      	ldrb	r3, [r2, r3]
 8001966:	2bff      	cmp	r3, #255	@ 0xff
 8001968:	d00d      	beq.n	8001986 <ADC_ReadAllChannels+0x286>
 800196a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800196e:	4a35      	ldr	r2, [pc, #212]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 8001970:	5cd2      	ldrb	r2, [r2, r3]
 8001972:	3201      	adds	r2, #1
 8001974:	b2d1      	uxtb	r1, r2
 8001976:	4a33      	ldr	r2, [pc, #204]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 8001978:	54d1      	strb	r1, [r2, r3]
 800197a:	e004      	b.n	8001986 <ADC_ReadAllChannels+0x286>
        } else {
            s_low_counts[i] = 0;
 800197c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001980:	4a30      	ldr	r2, [pc, #192]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 8001982:	2100      	movs	r1, #0
 8001984:	54d1      	strb	r1, [r2, r3]
        }

        if (!manualOverride) {
 8001986:	4b32      	ldr	r3, [pc, #200]	@ (8001a50 <ADC_ReadAllChannels+0x350>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	b2db      	uxtb	r3, r3
 800198c:	f083 0301 	eor.w	r3, r3, #1
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d012      	beq.n	80019bc <ADC_ReadAllChannels+0x2bc>
            if (motorStatus == 1 && s_low_counts[i] >= DRY_COUNT_THRESHOLD) {
 8001996:	4b2f      	ldr	r3, [pc, #188]	@ (8001a54 <ADC_ReadAllChannels+0x354>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b01      	cmp	r3, #1
 800199e:	d10d      	bne.n	80019bc <ADC_ReadAllChannels+0x2bc>
 80019a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019a4:	4a27      	ldr	r2, [pc, #156]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 80019a6:	5cd3      	ldrb	r3, [r2, r3]
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d907      	bls.n	80019bc <ADC_ReadAllChannels+0x2bc>
                motorStatus = 0;
 80019ac:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <ADC_ReadAllChannels+0x354>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
                memset(s_low_counts, 0, sizeof(s_low_counts));
 80019b2:	2206      	movs	r2, #6
 80019b4:	2100      	movs	r1, #0
 80019b6:	4823      	ldr	r0, [pc, #140]	@ (8001a44 <ADC_ReadAllChannels+0x344>)
 80019b8:	f00b fd2a 	bl	800d410 <memset>
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 80019bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019c0:	3301      	adds	r3, #1
 80019c2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80019c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019ca:	2b05      	cmp	r3, #5
 80019cc:	f67f aea6 	bls.w	800171c <ADC_ReadAllChannels+0x1c>
            }
        }
    }

    // === Send LoRa packet only if ADC changed ===
    if (changed && loraPacket[0] != '\0') {
 80019d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d00e      	beq.n	80019f6 <ADC_ReadAllChannels+0x2f6>
 80019d8:	7a3b      	ldrb	r3, [r7, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00b      	beq.n	80019f6 <ADC_ReadAllChannels+0x2f6>
        LoRa_SendPacket((uint8_t*)loraPacket, strlen(loraPacket));
 80019de:	f107 0308 	add.w	r3, r7, #8
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fbbe 	bl	8000164 <strlen>
 80019e8:	4602      	mov	r2, r0
 80019ea:	f107 0308 	add.w	r3, r7, #8
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 fc09 	bl	8002208 <LoRa_SendPacket>
    }
}
 80019f6:	bf00      	nop
 80019f8:	3730      	adds	r7, #48	@ 0x30
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bdb0      	pop	{r4, r5, r7, pc}
 80019fe:	bf00      	nop
 8001a00:	0800fba4 	.word	0x0800fba4
 8001a04:	20000260 	.word	0x20000260
 8001a08:	3e99999a 	.word	0x3e99999a
 8001a0c:	3f333333 	.word	0x3f333333
 8001a10:	457ff000 	.word	0x457ff000
 8001a14:	40533333 	.word	0x40533333
 8001a18:	404ccccd 	.word	0x404ccccd
 8001a1c:	20000248 	.word	0x20000248
 8001a20:	20000288 	.word	0x20000288
 8001a24:	3d4ccccd 	.word	0x3d4ccccd
 8001a28:	20000278 	.word	0x20000278
 8001a2c:	0800f4e8 	.word	0x0800f4e8
 8001a30:	200002a0 	.word	0x200002a0
 8001a34:	0800f4f0 	.word	0x0800f4f0
 8001a38:	0800f4f8 	.word	0x0800f4f8
 8001a3c:	0800f500 	.word	0x0800f500
 8001a40:	0800f508 	.word	0x0800f508
 8001a44:	20000280 	.word	0x20000280
 8001a48:	0800f510 	.word	0x0800f510
 8001a4c:	3f666666 	.word	0x3f666666
 8001a50:	20000500 	.word	0x20000500
 8001a54:	200004f5 	.word	0x200004f5

08001a58 <map_nibble_ctrl>:
   Build a PCF8574 byte from a 4-bit data nibble and RS/EN flags according to LCD_PINMAP.
*/

static inline uint8_t map_nibble_ctrl(uint8_t nibble /*D7..D4 or D4..D7 per map*/,
                                      uint8_t rs, uint8_t en, uint8_t bl_on)
{
 8001a58:	b490      	push	{r4, r7}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4604      	mov	r4, r0
 8001a60:	4608      	mov	r0, r1
 8001a62:	4611      	mov	r1, r2
 8001a64:	461a      	mov	r2, r3
 8001a66:	4623      	mov	r3, r4
 8001a68:	71fb      	strb	r3, [r7, #7]
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	71bb      	strb	r3, [r7, #6]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	717b      	strb	r3, [r7, #5]
 8001a72:	4613      	mov	r3, r2
 8001a74:	713b      	strb	r3, [r7, #4]
#if (LCD_PINMAP == LCD_PINMAP_A)
    /* Map A: D7..D4 -> P7..P4, EN=P2, RW=P1(0), RS=P0, BL=P3
       Byte: [D7 D6 D5 D4 BL EN RW RS] */
    uint8_t b = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	73fb      	strb	r3, [r7, #15]
    b |= (nibble & 0xF0);           // D7..D4 already in high nibble
 8001a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7e:	f023 030f 	bic.w	r3, r3, #15
 8001a82:	b25a      	sxtb	r2, r3
 8001a84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	73fb      	strb	r3, [r7, #15]
    b |= (bl_on ? 0x08 : 0x00);     // BL=P3
 8001a8e:	793b      	ldrb	r3, [r7, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <map_nibble_ctrl+0x40>
 8001a94:	2208      	movs	r2, #8
 8001a96:	e000      	b.n	8001a9a <map_nibble_ctrl+0x42>
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	b25b      	sxtb	r3, r3
 8001aa2:	73fb      	strb	r3, [r7, #15]
    b |= (en ? 0x04 : 0x00);        // EN=P2
 8001aa4:	797b      	ldrb	r3, [r7, #5]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <map_nibble_ctrl+0x56>
 8001aaa:	2204      	movs	r2, #4
 8001aac:	e000      	b.n	8001ab0 <map_nibble_ctrl+0x58>
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	73fb      	strb	r3, [r7, #15]
    b |= 0x00;                      // RW=P1 forced 0 (write)
    b |= (rs ? 0x01 : 0x00);        // RS=P0
 8001aba:	79bb      	ldrb	r3, [r7, #6]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	bf14      	ite	ne
 8001ac0:	2301      	movne	r3, #1
 8001ac2:	2300      	moveq	r3, #0
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	b25a      	sxtb	r2, r3
 8001ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b25b      	sxtb	r3, r3
 8001ad0:	73fb      	strb	r3, [r7, #15]
    return b;
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
    b |= (bl_on ? 0x80 : 0x00);           // BL=P7
    return b;
#else
# error "Unsupported LCD_PINMAP selection"
#endif
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc90      	pop	{r4, r7}
 8001adc:	4770      	bx	lr
	...

08001ae0 <expander_write>:

static void expander_write(uint8_t data)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c2, SLAVE_ADDRESS_LCD, &data, 1, 100);
 8001aea:	1dfa      	adds	r2, r7, #7
 8001aec:	2364      	movs	r3, #100	@ 0x64
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	2301      	movs	r3, #1
 8001af2:	214e      	movs	r1, #78	@ 0x4e
 8001af4:	4803      	ldr	r0, [pc, #12]	@ (8001b04 <expander_write+0x24>)
 8001af6:	f006 f8f7 	bl	8007ce8 <HAL_I2C_Master_Transmit>
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000334 	.word	0x20000334

08001b08 <pulse_enable>:

static void pulse_enable(uint8_t data)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
#if (LCD_PINMAP == LCD_PINMAP_A)
    expander_write(data | 0x04);  // EN=1
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ffe0 	bl	8001ae0 <expander_write>
    HAL_Delay(1);
 8001b20:	2001      	movs	r0, #1
 8001b22:	f004 fe15 	bl	8006750 <HAL_Delay>
    expander_write(data & ~0x04); // EN=0
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	f023 0304 	bic.w	r3, r3, #4
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff ffd6 	bl	8001ae0 <expander_write>
#elif (LCD_PINMAP == LCD_PINMAP_B)
    expander_write(data | 0x10);  // EN=1
    HAL_Delay(1);
    expander_write(data & ~0x10); // EN=0
#endif
    HAL_Delay(1);
 8001b34:	2001      	movs	r0, #1
 8001b36:	f004 fe0b 	bl	8006750 <HAL_Delay>
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <write4bits>:

static void write4bits(uint8_t nibble /*D7..D4 in high nibble*/, uint8_t rs, uint8_t bl_on)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b084      	sub	sp, #16
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	4603      	mov	r3, r0
 8001b4a:	71fb      	strb	r3, [r7, #7]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	71bb      	strb	r3, [r7, #6]
 8001b50:	4613      	mov	r3, r2
 8001b52:	717b      	strb	r3, [r7, #5]
    uint8_t x = map_nibble_ctrl(nibble, rs, 1 /*en edge*/, bl_on);
 8001b54:	797b      	ldrb	r3, [r7, #5]
 8001b56:	79b9      	ldrb	r1, [r7, #6]
 8001b58:	79f8      	ldrb	r0, [r7, #7]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f7ff ff7c 	bl	8001a58 <map_nibble_ctrl>
 8001b60:	4603      	mov	r3, r0
 8001b62:	73fb      	strb	r3, [r7, #15]
    expander_write(x);
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff ffba 	bl	8001ae0 <expander_write>
    pulse_enable(x);
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff ffca 	bl	8001b08 <pulse_enable>
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <lcd_backlight_on>:

/* -------- Public API -------- */

void lcd_backlight_on(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
#if (LCD_PINMAP == LCD_PINMAP_A)
    uint8_t b = 0x08; // BL=1, others 0
 8001b82:	2308      	movs	r3, #8
 8001b84:	71fb      	strb	r3, [r7, #7]
#elif (LCD_PINMAP == LCD_PINMAP_B)
    uint8_t b = 0x80; // BL=1, others 0
#endif
    expander_write(b);
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ffa9 	bl	8001ae0 <expander_write>
}
 8001b8e:	bf00      	nop
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <lcd_send_cmd>:
    uint8_t b = 0x00;
    expander_write(b);
}

void lcd_send_cmd(uint8_t cmd)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b082      	sub	sp, #8
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=0 */
    write4bits(cmd & 0xF0, 0, 1);
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	f023 030f 	bic.w	r3, r3, #15
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2201      	movs	r2, #1
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ffc8 	bl	8001b42 <write4bits>
    write4bits((cmd << 4) & 0xF0, 0, 1);
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	011b      	lsls	r3, r3, #4
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2201      	movs	r2, #1
 8001bba:	2100      	movs	r1, #0
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ffc0 	bl	8001b42 <write4bits>
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=1 */
    write4bits(data & 0xF0, 1, 1);
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	f023 030f 	bic.w	r3, r3, #15
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2201      	movs	r2, #1
 8001bde:	2101      	movs	r1, #1
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ffae 	bl	8001b42 <write4bits>
    write4bits((data << 4) & 0xF0, 1, 1);
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	2201      	movs	r2, #1
 8001bee:	2101      	movs	r1, #1
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff ffa6 	bl	8001b42 <write4bits>
}
 8001bf6:	bf00      	nop
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <lcd_clear>:

void lcd_clear(void)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8001c02:	2001      	movs	r0, #1
 8001c04:	f7ff ffc7 	bl	8001b96 <lcd_send_cmd>
    HAL_Delay(2);
 8001c08:	2002      	movs	r0, #2
 8001c0a:	f004 fda1 	bl	8006750 <HAL_Delay>
    lcd_send_cmd(0x80);
 8001c0e:	2080      	movs	r0, #128	@ 0x80
 8001c10:	f7ff ffc1 	bl	8001b96 <lcd_send_cmd>
}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <lcd_put_cur>:

void lcd_put_cur(uint8_t row, uint8_t col)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	460a      	mov	r2, r1
 8001c22:	71fb      	strb	r3, [r7, #7]
 8001c24:	4613      	mov	r3, r2
 8001c26:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40};
    if (row > 1) row = 1;
 8001c28:	79fb      	ldrb	r3, [r7, #7]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d901      	bls.n	8001c32 <lcd_put_cur+0x1a>
 8001c2e:	2301      	movs	r3, #1
 8001c30:	71fb      	strb	r3, [r7, #7]
    lcd_send_cmd(0x80 | (row_offsets[row] + col));
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	4a08      	ldr	r2, [pc, #32]	@ (8001c58 <lcd_put_cur+0x40>)
 8001c36:	5cd2      	ldrb	r2, [r2, r3]
 8001c38:	79bb      	ldrb	r3, [r7, #6]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	b25b      	sxtb	r3, r3
 8001c40:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c44:	b25b      	sxtb	r3, r3
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ffa4 	bl	8001b96 <lcd_send_cmd>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	0800fbbc 	.word	0x0800fbbc

08001c5c <lcd_send_string>:

void lcd_send_string(char *str)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data((uint8_t)*str++);
 8001c64:	e006      	b.n	8001c74 <lcd_send_string+0x18>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	1c5a      	adds	r2, r3, #1
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff ffab 	bl	8001bca <lcd_send_data>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f4      	bne.n	8001c66 <lcd_send_string+0xa>
}
 8001c7c:	bf00      	nop
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <lcd_init>:

void lcd_init(void)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001c8a:	2032      	movs	r0, #50	@ 0x32
 8001c8c:	f004 fd60 	bl	8006750 <HAL_Delay>
    lcd_backlight_on();
 8001c90:	f7ff ff74 	bl	8001b7c <lcd_backlight_on>

    /* Force 8-bit mode (send only high-nibble pattern) */
    write4bits(0x30, 0, 1); HAL_Delay(5);
 8001c94:	2201      	movs	r2, #1
 8001c96:	2100      	movs	r1, #0
 8001c98:	2030      	movs	r0, #48	@ 0x30
 8001c9a:	f7ff ff52 	bl	8001b42 <write4bits>
 8001c9e:	2005      	movs	r0, #5
 8001ca0:	f004 fd56 	bl	8006750 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	2030      	movs	r0, #48	@ 0x30
 8001caa:	f7ff ff4a 	bl	8001b42 <write4bits>
 8001cae:	2001      	movs	r0, #1
 8001cb0:	f004 fd4e 	bl	8006750 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2030      	movs	r0, #48	@ 0x30
 8001cba:	f7ff ff42 	bl	8001b42 <write4bits>
 8001cbe:	2001      	movs	r0, #1
 8001cc0:	f004 fd46 	bl	8006750 <HAL_Delay>

    /* Switch to 4-bit mode */
    write4bits(0x20, 0, 1); HAL_Delay(1);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	2020      	movs	r0, #32
 8001cca:	f7ff ff3a 	bl	8001b42 <write4bits>
 8001cce:	2001      	movs	r0, #1
 8001cd0:	f004 fd3e 	bl	8006750 <HAL_Delay>

    /* Function set: 4-bit, 2 lines, 5x8 */
    lcd_send_cmd(0x28); HAL_Delay(1);
 8001cd4:	2028      	movs	r0, #40	@ 0x28
 8001cd6:	f7ff ff5e 	bl	8001b96 <lcd_send_cmd>
 8001cda:	2001      	movs	r0, #1
 8001cdc:	f004 fd38 	bl	8006750 <HAL_Delay>
    /* Display off */
    lcd_send_cmd(0x08); HAL_Delay(1);
 8001ce0:	2008      	movs	r0, #8
 8001ce2:	f7ff ff58 	bl	8001b96 <lcd_send_cmd>
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f004 fd32 	bl	8006750 <HAL_Delay>
    /* Clear */
    lcd_clear();        HAL_Delay(2);
 8001cec:	f7ff ff87 	bl	8001bfe <lcd_clear>
 8001cf0:	2002      	movs	r0, #2
 8001cf2:	f004 fd2d 	bl	8006750 <HAL_Delay>
    /* Entry mode: increment, no shift */
    lcd_send_cmd(0x06); HAL_Delay(1);
 8001cf6:	2006      	movs	r0, #6
 8001cf8:	f7ff ff4d 	bl	8001b96 <lcd_send_cmd>
 8001cfc:	2001      	movs	r0, #1
 8001cfe:	f004 fd27 	bl	8006750 <HAL_Delay>
    /* Display on, cursor off, blink off */
    lcd_send_cmd(0x0C); HAL_Delay(1);
 8001d02:	200c      	movs	r0, #12
 8001d04:	f7ff ff47 	bl	8001b96 <lcd_send_cmd>
 8001d08:	2001      	movs	r0, #1
 8001d0a:	f004 fd21 	bl	8006750 <HAL_Delay>
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <now_ms>:

static LedIntent s_intent[LED_COLOR_COUNT];
static uint8_t   s_activeBlink[LED_COLOR_COUNT];
static uint32_t  s_nextToggleAt[LED_COLOR_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	f004 fd11 	bl	800673c <HAL_GetTick>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <led_write>:

static void led_write(LedColor c, GPIO_PinState st) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	460a      	mov	r2, r1
 8001d2a:	71fb      	strb	r3, [r7, #7]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_PORTS[c], LED_PINS[c], st);
 8001d30:	79fb      	ldrb	r3, [r7, #7]
 8001d32:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <led_write+0x30>)
 8001d34:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	4a06      	ldr	r2, [pc, #24]	@ (8001d54 <led_write+0x34>)
 8001d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d40:	79ba      	ldrb	r2, [r7, #6]
 8001d42:	4619      	mov	r1, r3
 8001d44:	f005 fe5b 	bl	80079fe <HAL_GPIO_WritePin>
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000000 	.word	0x20000000
 8001d54:	20000010 	.word	0x20000010

08001d58 <led_on>:
static void led_on(LedColor c)  { led_write(c, GPIO_PIN_SET); }
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	71fb      	strb	r3, [r7, #7]
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	2101      	movs	r1, #1
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ffda 	bl	8001d20 <led_write>
 8001d6c:	bf00      	nop
 8001d6e:	3708      	adds	r7, #8
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <led_off>:
static void led_off(LedColor c) { led_write(c, GPIO_PIN_RESET); }
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	2100      	movs	r1, #0
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ffcc 	bl	8001d20 <led_write>
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <LED_Init>:

void LED_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
    memset(s_intent, 0, sizeof(s_intent));
 8001d96:	2210      	movs	r2, #16
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4815      	ldr	r0, [pc, #84]	@ (8001df0 <LED_Init+0x60>)
 8001d9c:	f00b fb38 	bl	800d410 <memset>
    memset(s_activeBlink, 0, sizeof(s_activeBlink));
 8001da0:	2204      	movs	r2, #4
 8001da2:	2100      	movs	r1, #0
 8001da4:	4813      	ldr	r0, [pc, #76]	@ (8001df4 <LED_Init+0x64>)
 8001da6:	f00b fb33 	bl	800d410 <memset>
    memset(s_nextToggleAt, 0, sizeof(s_nextToggleAt));
 8001daa:	2210      	movs	r2, #16
 8001dac:	2100      	movs	r1, #0
 8001dae:	4812      	ldr	r0, [pc, #72]	@ (8001df8 <LED_Init+0x68>)
 8001db0:	f00b fb2e 	bl	800d410 <memset>

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001db4:	2300      	movs	r3, #0
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	e012      	b.n	8001de0 <LED_Init+0x50>
        led_off((LedColor)i);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff ffd8 	bl	8001d74 <led_off>
        s_intent[i].mode = LED_MODE_OFF;
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <LED_Init+0x60>)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2100      	movs	r1, #0
 8001dca:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001dce:	4a08      	ldr	r2, [pc, #32]	@ (8001df0 <LED_Init+0x60>)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4413      	add	r3, r2
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	dde9      	ble.n	8001dba <LED_Init+0x2a>
    }
}
 8001de6:	bf00      	nop
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	200002b0 	.word	0x200002b0
 8001df4:	200002c0 	.word	0x200002c0
 8001df8:	200002c4 	.word	0x200002c4

08001dfc <LED_Task>:

/* call this every loop (or from a 1020ms tick) */
void LED_Task(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
    uint32_t t = now_ms();
 8001e02:	f7ff ff86 	bl	8001d12 <now_ms>
 8001e06:	6038      	str	r0, [r7, #0]

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e08:	2300      	movs	r3, #0
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	e064      	b.n	8001ed8 <LED_Task+0xdc>
        switch (s_intent[i].mode) {
 8001e0e:	4a36      	ldr	r2, [pc, #216]	@ (8001ee8 <LED_Task+0xec>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d002      	beq.n	8001e20 <LED_Task+0x24>
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d00b      	beq.n	8001e36 <LED_Task+0x3a>
 8001e1e:	e015      	b.n	8001e4c <LED_Task+0x50>
        case LED_MODE_OFF:
            s_activeBlink[i] = 0;
 8001e20:	4a32      	ldr	r2, [pc, #200]	@ (8001eec <LED_Task+0xf0>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4413      	add	r3, r2
 8001e26:	2200      	movs	r2, #0
 8001e28:	701a      	strb	r2, [r3, #0]
            led_off((LedColor)i);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff ffa0 	bl	8001d74 <led_off>
            break;
 8001e34:	e04d      	b.n	8001ed2 <LED_Task+0xd6>

        case LED_MODE_STEADY:
            s_activeBlink[i] = 1;
 8001e36:	4a2d      	ldr	r2, [pc, #180]	@ (8001eec <LED_Task+0xf0>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	701a      	strb	r2, [r3, #0]
            led_on((LedColor)i);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff ff87 	bl	8001d58 <led_on>
            break;
 8001e4a:	e042      	b.n	8001ed2 <LED_Task+0xd6>

        case LED_MODE_BLINK:
        default:
            if (s_intent[i].period_ms == 0) s_intent[i].period_ms = 500;
 8001e4c:	4a26      	ldr	r2, [pc, #152]	@ (8001ee8 <LED_Task+0xec>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	885b      	ldrh	r3, [r3, #2]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d106      	bne.n	8001e68 <LED_Task+0x6c>
 8001e5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ee8 <LED_Task+0xec>)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001e66:	805a      	strh	r2, [r3, #2]
            if ((int32_t)(s_nextToggleAt[i] - t) <= 0) {
 8001e68:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <LED_Task+0xf4>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	dc2b      	bgt.n	8001ed0 <LED_Task+0xd4>
                s_activeBlink[i] = !s_activeBlink[i];
 8001e78:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <LED_Task+0xf0>)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	bf0c      	ite	eq
 8001e84:	2301      	moveq	r3, #1
 8001e86:	2300      	movne	r3, #0
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4a17      	ldr	r2, [pc, #92]	@ (8001eec <LED_Task+0xf0>)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4413      	add	r3, r2
 8001e92:	460a      	mov	r2, r1
 8001e94:	701a      	strb	r2, [r3, #0]
                if (s_activeBlink[i]) led_on((LedColor)i);
 8001e96:	4a15      	ldr	r2, [pc, #84]	@ (8001eec <LED_Task+0xf0>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d005      	beq.n	8001eae <LED_Task+0xb2>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff ff56 	bl	8001d58 <led_on>
 8001eac:	e004      	b.n	8001eb8 <LED_Task+0xbc>
                else                  led_off((LedColor)i);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ff5e 	bl	8001d74 <led_off>
                s_nextToggleAt[i] = t + s_intent[i].period_ms;
 8001eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee8 <LED_Task+0xec>)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	885b      	ldrh	r3, [r3, #2]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	441a      	add	r2, r3
 8001ec8:	4909      	ldr	r1, [pc, #36]	@ (8001ef0 <LED_Task+0xf4>)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            }
            break;
 8001ed0:	bf00      	nop
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	607b      	str	r3, [r7, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2b03      	cmp	r3, #3
 8001edc:	dd97      	ble.n	8001e0e <LED_Task+0x12>
        }
    }
}
 8001ede:	bf00      	nop
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	200002b0 	.word	0x200002b0
 8001eec:	200002c0 	.word	0x200002c0
 8001ef0:	200002c4 	.word	0x200002c4

08001ef4 <LED_ClearAllIntents>:

void LED_ClearAllIntents(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001efa:	2300      	movs	r3, #0
 8001efc:	607b      	str	r3, [r7, #4]
 8001efe:	e00d      	b.n	8001f1c <LED_ClearAllIntents+0x28>
        s_intent[i].mode = LED_MODE_OFF;
 8001f00:	4a0b      	ldr	r2, [pc, #44]	@ (8001f30 <LED_ClearAllIntents+0x3c>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2100      	movs	r1, #0
 8001f06:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001f0a:	4a09      	ldr	r2, [pc, #36]	@ (8001f30 <LED_ClearAllIntents+0x3c>)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	2200      	movs	r2, #0
 8001f14:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	3301      	adds	r3, #1
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b03      	cmp	r3, #3
 8001f20:	ddee      	ble.n	8001f00 <LED_ClearAllIntents+0xc>
    }
}
 8001f22:	bf00      	nop
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bc80      	pop	{r7}
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	200002b0 	.word	0x200002b0

08001f34 <LED_SetIntent>:

void LED_SetIntent(LedColor color, LedMode mode, uint16_t period_ms)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	71fb      	strb	r3, [r7, #7]
 8001f3e:	460b      	mov	r3, r1
 8001f40:	71bb      	strb	r3, [r7, #6]
 8001f42:	4613      	mov	r3, r2
 8001f44:	80bb      	strh	r3, [r7, #4]
    if ((int)color < 0 || color >= LED_COLOR_COUNT) return;
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	2b03      	cmp	r3, #3
 8001f4a:	d80b      	bhi.n	8001f64 <LED_SetIntent+0x30>
    s_intent[color].mode = mode;
 8001f4c:	79fb      	ldrb	r3, [r7, #7]
 8001f4e:	4908      	ldr	r1, [pc, #32]	@ (8001f70 <LED_SetIntent+0x3c>)
 8001f50:	79ba      	ldrb	r2, [r7, #6]
 8001f52:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
    s_intent[color].period_ms = period_ms;
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	4a05      	ldr	r2, [pc, #20]	@ (8001f70 <LED_SetIntent+0x3c>)
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4413      	add	r3, r2
 8001f5e:	88ba      	ldrh	r2, [r7, #4]
 8001f60:	805a      	strh	r2, [r3, #2]
 8001f62:	e000      	b.n	8001f66 <LED_SetIntent+0x32>
    if ((int)color < 0 || color >= LED_COLOR_COUNT) return;
 8001f64:	bf00      	nop
}
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bc80      	pop	{r7}
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	200002b0 	.word	0x200002b0

08001f74 <LED_ApplyIntents>:

/* current implementation uses intents directly in LED_Task() */
void LED_ApplyIntents(void) { /* no-op, reserved for future resolve rules */ }
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <LoRa_WriteReg>:

uint8_t rxBuffer[64]; // RX
uint8_t txBuffer[64]; // TX

/* ---------------- Low-level SPI helpers ---------------- */
void LoRa_WriteReg(uint8_t addr, uint8_t data) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	460a      	mov	r2, r1
 8001f8a:	71fb      	strb	r3, [r7, #7]
 8001f8c:	4613      	mov	r3, r2
 8001f8e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { (uint8_t)(addr | 0x80), data };
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	733b      	strb	r3, [r7, #12]
 8001f9a:	79bb      	ldrb	r3, [r7, #6]
 8001f9c:	737b      	strb	r3, [r7, #13]
    NSS_LOW();
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fa4:	480a      	ldr	r0, [pc, #40]	@ (8001fd0 <LoRa_WriteReg+0x50>)
 8001fa6:	f005 fd2a 	bl	80079fe <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8001faa:	f107 010c 	add.w	r1, r7, #12
 8001fae:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	4807      	ldr	r0, [pc, #28]	@ (8001fd4 <LoRa_WriteReg+0x54>)
 8001fb6:	f008 fcb1 	bl	800a91c <HAL_SPI_Transmit>
    NSS_HIGH();
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fc0:	4803      	ldr	r0, [pc, #12]	@ (8001fd0 <LoRa_WriteReg+0x50>)
 8001fc2:	f005 fd1c 	bl	80079fe <HAL_GPIO_WritePin>
}
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40010800 	.word	0x40010800
 8001fd4:	2000039c 	.word	0x2000039c

08001fd8 <LoRa_ReadReg>:

uint8_t LoRa_ReadReg(uint8_t addr) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	73bb      	strb	r3, [r7, #14]
    NSS_LOW();
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ff6:	480f      	ldr	r0, [pc, #60]	@ (8002034 <LoRa_ReadReg+0x5c>)
 8001ff8:	f005 fd01 	bl	80079fe <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 8001ffc:	f107 010f 	add.w	r1, r7, #15
 8002000:	f04f 33ff 	mov.w	r3, #4294967295
 8002004:	2201      	movs	r2, #1
 8002006:	480c      	ldr	r0, [pc, #48]	@ (8002038 <LoRa_ReadReg+0x60>)
 8002008:	f008 fc88 	bl	800a91c <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 800200c:	f107 010e 	add.w	r1, r7, #14
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
 8002014:	2201      	movs	r2, #1
 8002016:	4808      	ldr	r0, [pc, #32]	@ (8002038 <LoRa_ReadReg+0x60>)
 8002018:	f008 fdc4 	bl	800aba4 <HAL_SPI_Receive>
    NSS_HIGH();
 800201c:	2201      	movs	r2, #1
 800201e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002022:	4804      	ldr	r0, [pc, #16]	@ (8002034 <LoRa_ReadReg+0x5c>)
 8002024:	f005 fceb 	bl	80079fe <HAL_GPIO_WritePin>
    return rx;
 8002028:	7bbb      	ldrb	r3, [r7, #14]
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40010800 	.word	0x40010800
 8002038:	2000039c 	.word	0x2000039c

0800203c <LoRa_WriteBuffer>:

void LoRa_WriteBuffer(uint8_t addr, const uint8_t *buffer, uint8_t size) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	4603      	mov	r3, r0
 8002044:	6039      	str	r1, [r7, #0]
 8002046:	71fb      	strb	r3, [r7, #7]
 8002048:	4613      	mov	r3, r2
 800204a:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr | 0x80;
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002052:	b2db      	uxtb	r3, r3
 8002054:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 8002056:	2200      	movs	r2, #0
 8002058:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800205c:	480e      	ldr	r0, [pc, #56]	@ (8002098 <LoRa_WriteBuffer+0x5c>)
 800205e:	f005 fcce 	bl	80079fe <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 8002062:	f107 010f 	add.w	r1, r7, #15
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	2201      	movs	r2, #1
 800206c:	480b      	ldr	r0, [pc, #44]	@ (800209c <LoRa_WriteBuffer+0x60>)
 800206e:	f008 fc55 	bl	800a91c <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buffer, size, HAL_MAX_DELAY);
 8002072:	79bb      	ldrb	r3, [r7, #6]
 8002074:	b29a      	uxth	r2, r3
 8002076:	f04f 33ff 	mov.w	r3, #4294967295
 800207a:	6839      	ldr	r1, [r7, #0]
 800207c:	4807      	ldr	r0, [pc, #28]	@ (800209c <LoRa_WriteBuffer+0x60>)
 800207e:	f008 fc4d 	bl	800a91c <HAL_SPI_Transmit>
    NSS_HIGH();
 8002082:	2201      	movs	r2, #1
 8002084:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002088:	4803      	ldr	r0, [pc, #12]	@ (8002098 <LoRa_WriteBuffer+0x5c>)
 800208a:	f005 fcb8 	bl	80079fe <HAL_GPIO_WritePin>
}
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40010800 	.word	0x40010800
 800209c:	2000039c 	.word	0x2000039c

080020a0 <LoRa_Reset>:
    HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
    NSS_HIGH();
}

/* ---------------- Reset ---------------- */
void LoRa_Reset(void) {
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_RESET);
 80020a4:	2200      	movs	r2, #0
 80020a6:	2140      	movs	r1, #64	@ 0x40
 80020a8:	4807      	ldr	r0, [pc, #28]	@ (80020c8 <LoRa_Reset+0x28>)
 80020aa:	f005 fca8 	bl	80079fe <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80020ae:	2002      	movs	r0, #2
 80020b0:	f004 fb4e 	bl	8006750 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_SET);
 80020b4:	2201      	movs	r2, #1
 80020b6:	2140      	movs	r1, #64	@ 0x40
 80020b8:	4803      	ldr	r0, [pc, #12]	@ (80020c8 <LoRa_Reset+0x28>)
 80020ba:	f005 fca0 	bl	80079fe <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80020be:	2002      	movs	r0, #2
 80020c0:	f004 fb46 	bl	8006750 <HAL_Delay>
}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40010c00 	.word	0x40010c00

080020cc <LoRa_SetFrequency>:

/* ---------------- Set frequency ---------------- */
void LoRa_SetFrequency(uint32_t freqHz) {
 80020cc:	b5b0      	push	{r4, r5, r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	2000      	movs	r0, #0
 80020d8:	460a      	mov	r2, r1
 80020da:	4603      	mov	r3, r0
 80020dc:	0b55      	lsrs	r5, r2, #13
 80020de:	04d4      	lsls	r4, r2, #19
 80020e0:	4a18      	ldr	r2, [pc, #96]	@ (8002144 <LoRa_SetFrequency+0x78>)
 80020e2:	f04f 0300 	mov.w	r3, #0
 80020e6:	4620      	mov	r0, r4
 80020e8:	4629      	mov	r1, r5
 80020ea:	f7fe ffcb 	bl	8001084 <__aeabi_uldivmod>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
    LoRa_WriteReg(0x06, (uint8_t)(frf >> 16));
 80020f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	f04f 0300 	mov.w	r3, #0
 8002102:	0c02      	lsrs	r2, r0, #16
 8002104:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002108:	0c0b      	lsrs	r3, r1, #16
 800210a:	b2d3      	uxtb	r3, r2
 800210c:	4619      	mov	r1, r3
 800210e:	2006      	movs	r0, #6
 8002110:	f7ff ff36 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x07, (uint8_t)(frf >> 8));
 8002114:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	0a02      	lsrs	r2, r0, #8
 8002122:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002126:	0a0b      	lsrs	r3, r1, #8
 8002128:	b2d3      	uxtb	r3, r2
 800212a:	4619      	mov	r1, r3
 800212c:	2007      	movs	r0, #7
 800212e:	f7ff ff27 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x08, (uint8_t)(frf >> 0));
 8002132:	7a3b      	ldrb	r3, [r7, #8]
 8002134:	4619      	mov	r1, r3
 8002136:	2008      	movs	r0, #8
 8002138:	f7ff ff22 	bl	8001f80 <LoRa_WriteReg>
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bdb0      	pop	{r4, r5, r7, pc}
 8002144:	01e84800 	.word	0x01e84800

08002148 <LoRa_Init>:

/* ---------------- Init ---------------- */
void LoRa_Init(void) {
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
    LoRa_Reset();
 800214c:	f7ff ffa8 	bl	80020a0 <LoRa_Reset>

    // Sleep  LoRa sleep
    LoRa_WriteReg(0x01, 0x00);
 8002150:	2100      	movs	r1, #0
 8002152:	2001      	movs	r0, #1
 8002154:	f7ff ff14 	bl	8001f80 <LoRa_WriteReg>
    HAL_Delay(2);
 8002158:	2002      	movs	r0, #2
 800215a:	f004 faf9 	bl	8006750 <HAL_Delay>
    LoRa_WriteReg(0x01, 0x80);
 800215e:	2180      	movs	r1, #128	@ 0x80
 8002160:	2001      	movs	r0, #1
 8002162:	f7ff ff0d 	bl	8001f80 <LoRa_WriteReg>
    HAL_Delay(2);
 8002166:	2002      	movs	r0, #2
 8002168:	f004 faf2 	bl	8006750 <HAL_Delay>

    // Frequency
    LoRa_SetFrequency(LORA_FREQUENCY);
 800216c:	4819      	ldr	r0, [pc, #100]	@ (80021d4 <LoRa_Init+0x8c>)
 800216e:	f7ff ffad 	bl	80020cc <LoRa_SetFrequency>

    // PA config
    LoRa_WriteReg(0x09, 0x8F); // PA_BOOST
 8002172:	218f      	movs	r1, #143	@ 0x8f
 8002174:	2009      	movs	r0, #9
 8002176:	f7ff ff03 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x4D, 0x87); // RegPaDac
 800217a:	2187      	movs	r1, #135	@ 0x87
 800217c:	204d      	movs	r0, #77	@ 0x4d
 800217e:	f7ff feff 	bl	8001f80 <LoRa_WriteReg>

    // LNA
    LoRa_WriteReg(0x0C, 0x23);
 8002182:	2123      	movs	r1, #35	@ 0x23
 8002184:	200c      	movs	r0, #12
 8002186:	f7ff fefb 	bl	8001f80 <LoRa_WriteReg>

    // Modem config
    LoRa_WriteReg(0x1D, 0x72);
 800218a:	2172      	movs	r1, #114	@ 0x72
 800218c:	201d      	movs	r0, #29
 800218e:	f7ff fef7 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x1E, 0x74);
 8002192:	2174      	movs	r1, #116	@ 0x74
 8002194:	201e      	movs	r0, #30
 8002196:	f7ff fef3 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x26, 0x04);
 800219a:	2104      	movs	r1, #4
 800219c:	2026      	movs	r0, #38	@ 0x26
 800219e:	f7ff feef 	bl	8001f80 <LoRa_WriteReg>

    // Preamble
    LoRa_WriteReg(0x20, 0x00);
 80021a2:	2100      	movs	r1, #0
 80021a4:	2020      	movs	r0, #32
 80021a6:	f7ff feeb 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x21, 0x08);
 80021aa:	2108      	movs	r1, #8
 80021ac:	2021      	movs	r0, #33	@ 0x21
 80021ae:	f7ff fee7 	bl	8001f80 <LoRa_WriteReg>

    // SyncWord
    LoRa_WriteReg(0x39, 0x22);
 80021b2:	2122      	movs	r1, #34	@ 0x22
 80021b4:	2039      	movs	r0, #57	@ 0x39
 80021b6:	f7ff fee3 	bl	8001f80 <LoRa_WriteReg>

    // DIO mapping
    LoRa_WriteReg(0x40, 0x00);
 80021ba:	2100      	movs	r1, #0
 80021bc:	2040      	movs	r0, #64	@ 0x40
 80021be:	f7ff fedf 	bl	8001f80 <LoRa_WriteReg>

    // Clear IRQs
    LoRa_WriteReg(0x12, 0xFF);
 80021c2:	21ff      	movs	r1, #255	@ 0xff
 80021c4:	2012      	movs	r0, #18
 80021c6:	f7ff fedb 	bl	8001f80 <LoRa_WriteReg>

    // Start RX by default
    LoRa_SetRxContinuous();
 80021ca:	f000 f80d 	bl	80021e8 <LoRa_SetRxContinuous>
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	19cf0e40 	.word	0x19cf0e40

080021d8 <LoRa_SetStandby>:

/* ---------------- Mode control ---------------- */
void LoRa_SetStandby(void) { LoRa_WriteReg(0x01, 0x81); }
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
 80021dc:	2181      	movs	r1, #129	@ 0x81
 80021de:	2001      	movs	r0, #1
 80021e0:	f7ff fece 	bl	8001f80 <LoRa_WriteReg>
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <LoRa_SetRxContinuous>:
void LoRa_SetRxContinuous(void) { LoRa_WriteReg(0x01, 0x85); }
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	2185      	movs	r1, #133	@ 0x85
 80021ee:	2001      	movs	r0, #1
 80021f0:	f7ff fec6 	bl	8001f80 <LoRa_WriteReg>
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <LoRa_SetTx>:
void LoRa_SetTx(void) { LoRa_WriteReg(0x01, 0x83); }
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	2183      	movs	r1, #131	@ 0x83
 80021fe:	2001      	movs	r0, #1
 8002200:	f7ff febe 	bl	8001f80 <LoRa_WriteReg>
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}

08002208 <LoRa_SendPacket>:

/* ---------------- Send packet ---------------- */
void LoRa_SendPacket(const uint8_t *buffer, uint8_t size) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	70fb      	strb	r3, [r7, #3]
    if (loraMode == LORA_MODE_RECEIVER) return; // RX-only  don't send
 8002214:	4b22      	ldr	r3, [pc, #136]	@ (80022a0 <LoRa_SendPacket+0x98>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b02      	cmp	r3, #2
 800221a:	d03c      	beq.n	8002296 <LoRa_SendPacket+0x8e>

    LoRa_SetStandby();
 800221c:	f7ff ffdc 	bl	80021d8 <LoRa_SetStandby>

    // FIFO reset
    LoRa_WriteReg(0x0E, 0x00);
 8002220:	2100      	movs	r1, #0
 8002222:	200e      	movs	r0, #14
 8002224:	f7ff feac 	bl	8001f80 <LoRa_WriteReg>
    LoRa_WriteReg(0x0D, 0x00);
 8002228:	2100      	movs	r1, #0
 800222a:	200d      	movs	r0, #13
 800222c:	f7ff fea8 	bl	8001f80 <LoRa_WriteReg>

    // Write payload
    LoRa_WriteBuffer(0x00, buffer, size);
 8002230:	78fb      	ldrb	r3, [r7, #3]
 8002232:	461a      	mov	r2, r3
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	2000      	movs	r0, #0
 8002238:	f7ff ff00 	bl	800203c <LoRa_WriteBuffer>
    LoRa_WriteReg(0x22, size);
 800223c:	78fb      	ldrb	r3, [r7, #3]
 800223e:	4619      	mov	r1, r3
 8002240:	2022      	movs	r0, #34	@ 0x22
 8002242:	f7ff fe9d 	bl	8001f80 <LoRa_WriteReg>

    // Clear IRQs
    LoRa_WriteReg(0x12, 0xFF);
 8002246:	21ff      	movs	r1, #255	@ 0xff
 8002248:	2012      	movs	r0, #18
 800224a:	f7ff fe99 	bl	8001f80 <LoRa_WriteReg>

    LoRa_SetTx();
 800224e:	f7ff ffd3 	bl	80021f8 <LoRa_SetTx>

    // Wait for TxDone
    uint32_t start = HAL_GetTick();
 8002252:	f004 fa73 	bl	800673c <HAL_GetTick>
 8002256:	60f8      	str	r0, [r7, #12]
    while (!(LoRa_ReadReg(0x12) & 0x08)) {
 8002258:	e00e      	b.n	8002278 <LoRa_SendPacket+0x70>
        if (HAL_GetTick() - start > LORA_TIMEOUT) {
 800225a:	f004 fa6f 	bl	800673c <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002268:	d906      	bls.n	8002278 <LoRa_SendPacket+0x70>
            LoRa_WriteReg(0x12, 0xFF);
 800226a:	21ff      	movs	r1, #255	@ 0xff
 800226c:	2012      	movs	r0, #18
 800226e:	f7ff fe87 	bl	8001f80 <LoRa_WriteReg>
            LoRa_SetRxContinuous();
 8002272:	f7ff ffb9 	bl	80021e8 <LoRa_SetRxContinuous>
            return;
 8002276:	e00f      	b.n	8002298 <LoRa_SendPacket+0x90>
    while (!(LoRa_ReadReg(0x12) & 0x08)) {
 8002278:	2012      	movs	r0, #18
 800227a:	f7ff fead 	bl	8001fd8 <LoRa_ReadReg>
 800227e:	4603      	mov	r3, r0
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	2b00      	cmp	r3, #0
 8002286:	d0e8      	beq.n	800225a <LoRa_SendPacket+0x52>
        }
    }

    LoRa_WriteReg(0x12, 0x08); // Clear TxDone
 8002288:	2108      	movs	r1, #8
 800228a:	2012      	movs	r0, #18
 800228c:	f7ff fe78 	bl	8001f80 <LoRa_WriteReg>
    LoRa_SetRxContinuous();
 8002290:	f7ff ffaa 	bl	80021e8 <LoRa_SetRxContinuous>
 8002294:	e000      	b.n	8002298 <LoRa_SendPacket+0x90>
    if (loraMode == LORA_MODE_RECEIVER) return; // RX-only  don't send
 8002296:	bf00      	nop
}
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000018 	.word	0x20000018

080022a4 <Debug_Print>:
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

void Debug_Print(char *msg) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
    UART_TransmitString(&huart1, msg);
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	4803      	ldr	r0, [pc, #12]	@ (80022bc <Debug_Print+0x18>)
 80022b0:	f003 fcb8 	bl	8005c24 <UART_TransmitString>
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	2000043c 	.word	0x2000043c

080022c0 <HAL_ADC_ConvCpltCallback>:
	  lcd_send_string(line2);
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a1f      	ldr	r2, [pc, #124]	@ (800234c <HAL_ADC_ConvCpltCallback+0x8c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d138      	bne.n	8002344 <HAL_ADC_ConvCpltCallback+0x84>
    {
        for (int i = 0; i < ADC_CHANNEL_COUNT; i++)
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	e02e      	b.n	8002336 <HAL_ADC_ConvCpltCallback+0x76>
        {
            float v = (adcBuffer[i] * ACS712_VREF_ADC) / ACS712_ADC_RESOLUTION;
 80022d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002350 <HAL_ADC_ConvCpltCallback+0x90>)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7fe fc95 	bl	8000c10 <__aeabi_i2f>
 80022e6:	4603      	mov	r3, r0
 80022e8:	491a      	ldr	r1, [pc, #104]	@ (8002354 <HAL_ADC_ConvCpltCallback+0x94>)
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fce4 	bl	8000cb8 <__aeabi_fmul>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4919      	ldr	r1, [pc, #100]	@ (8002358 <HAL_ADC_ConvCpltCallback+0x98>)
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe fd93 	bl	8000e20 <__aeabi_fdiv>
 80022fa:	4603      	mov	r3, r0
 80022fc:	60bb      	str	r3, [r7, #8]
            g_adcAvg[i] = 0.9f * g_adcAvg[i] + 0.1f * v;
 80022fe:	4a17      	ldr	r2, [pc, #92]	@ (800235c <HAL_ADC_ConvCpltCallback+0x9c>)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002306:	4916      	ldr	r1, [pc, #88]	@ (8002360 <HAL_ADC_ConvCpltCallback+0xa0>)
 8002308:	4618      	mov	r0, r3
 800230a:	f7fe fcd5 	bl	8000cb8 <__aeabi_fmul>
 800230e:	4603      	mov	r3, r0
 8002310:	461c      	mov	r4, r3
 8002312:	4914      	ldr	r1, [pc, #80]	@ (8002364 <HAL_ADC_ConvCpltCallback+0xa4>)
 8002314:	68b8      	ldr	r0, [r7, #8]
 8002316:	f7fe fccf 	bl	8000cb8 <__aeabi_fmul>
 800231a:	4603      	mov	r3, r0
 800231c:	4619      	mov	r1, r3
 800231e:	4620      	mov	r0, r4
 8002320:	f7fe fbc2 	bl	8000aa8 <__addsf3>
 8002324:	4603      	mov	r3, r0
 8002326:	4619      	mov	r1, r3
 8002328:	4a0c      	ldr	r2, [pc, #48]	@ (800235c <HAL_ADC_ConvCpltCallback+0x9c>)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < ADC_CHANNEL_COUNT; i++)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	3301      	adds	r3, #1
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b06      	cmp	r3, #6
 800233a:	ddcd      	ble.n	80022d8 <HAL_ADC_ConvCpltCallback+0x18>
        }

        // CH7 is last (index 6 if ranks = 05 + 7)
        g_vADC_ACS = g_adcAvg[6];
 800233c:	4b07      	ldr	r3, [pc, #28]	@ (800235c <HAL_ADC_ConvCpltCallback+0x9c>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	4a09      	ldr	r2, [pc, #36]	@ (8002368 <HAL_ADC_ConvCpltCallback+0xa8>)
 8002342:	6013      	str	r3, [r2, #0]
    }
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	40012400 	.word	0x40012400
 8002350:	200002d4 	.word	0x200002d4
 8002354:	40533333 	.word	0x40533333
 8002358:	457ff000 	.word	0x457ff000
 800235c:	200002e4 	.word	0x200002e4
 8002360:	3f666666 	.word	0x3f666666
 8002364:	3dcccccd 	.word	0x3dcccccd
 8002368:	20000300 	.word	0x20000300

0800236c <main>:
/* USER CODE END 0 */

/**
  * @brief  The application entry point.
  */int main(void)
  {
 800236c:	b580      	push	{r7, lr}
 800236e:	b08e      	sub	sp, #56	@ 0x38
 8002370:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    /* USER CODE END 1 */

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8002372:	f004 f98b 	bl	800668c <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8002376:	f000 f8cf 	bl	8002518 <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800237a:	f000 fb09 	bl	8002990 <MX_GPIO_Init>
    MX_ADC1_Init();
 800237e:	f000 f927 	bl	80025d0 <MX_ADC1_Init>
    MX_RTC_Init();
 8002382:	f000 f9f3 	bl	800276c <MX_RTC_Init>
    MX_SPI1_Init();
 8002386:	f000 fa55 	bl	8002834 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 800238a:	f000 fad7 	bl	800293c <MX_USART1_UART_Init>
    MX_I2C2_Init();
 800238e:	f000 f9bf 	bl	8002710 <MX_I2C2_Init>
    MX_TIM3_Init();
 8002392:	f000 fa85 	bl	80028a0 <MX_TIM3_Init>

    /* USER CODE BEGIN 2 */

    /* === Initialize application modules === */
    HAL_TIM_Base_Start(&htim3);
 8002396:	4857      	ldr	r0, [pc, #348]	@ (80024f4 <main+0x188>)
 8002398:	f009 f820 	bl	800b3dc <HAL_TIM_Base_Start>
    RF_Init();
 800239c:	f001 fb28 	bl	80039f0 <RF_Init>
    lcd_init();
 80023a0:	f7ff fc71 	bl	8001c86 <lcd_init>
    ADC_Init(&hadc1);
 80023a4:	4854      	ldr	r0, [pc, #336]	@ (80024f8 <main+0x18c>)
 80023a6:	f7ff f99b 	bl	80016e0 <ADC_Init>
    LoRa_Init();
 80023aa:	f7ff fecd 	bl	8002148 <LoRa_Init>
    Screen_Init();
 80023ae:	f002 f8b5 	bl	800451c <Screen_Init>
    UART_Init();
 80023b2:	f003 fc0d 	bl	8005bd0 <UART_Init>
    Switches_Init();
 80023b6:	f003 faeb 	bl	8005990 <Switches_Init>
    Relay_Init();
 80023ba:	f001 faab 	bl	8003914 <Relay_Init>
    LED_Init();
 80023be:	f7ff fce7 	bl	8001d90 <LED_Init>
    ACS712_Init(&hadc1);
 80023c2:	484d      	ldr	r0, [pc, #308]	@ (80024f8 <main+0x18c>)
 80023c4:	f7ff f85c 	bl	8001480 <ACS712_Init>

    /* === RTC + EEPROM Initialization === */
    RTC_Init();
 80023c8:	f001 fbe4 	bl	8003b94 <RTC_Init>
    RTC_GetTimeDate();
 80023cc:	f001 fc42 	bl	8003c54 <RTC_GetTimeDate>
//    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
    if (HAL_I2C_IsDeviceReady(&hi2c2, 0x57 << 1, 2, 100) == HAL_OK){
 80023d0:	2364      	movs	r3, #100	@ 0x64
 80023d2:	2202      	movs	r2, #2
 80023d4:	21ae      	movs	r1, #174	@ 0xae
 80023d6:	4849      	ldr	r0, [pc, #292]	@ (80024fc <main+0x190>)
 80023d8:	f006 f8f2 	bl	80085c0 <HAL_I2C_IsDeviceReady>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <main+0x84>
        Debug_Print(" EEPROM ready at 0x57\r\n");
 80023e2:	4847      	ldr	r0, [pc, #284]	@ (8002500 <main+0x194>)
 80023e4:	f7ff ff5e 	bl	80022a4 <Debug_Print>
        ak=1;
 80023e8:	4b46      	ldr	r3, [pc, #280]	@ (8002504 <main+0x198>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	e005      	b.n	80023fc <main+0x90>
    }
    else{
        Debug_Print(" EEPROM not found at 0x57\r\n");
 80023f0:	4845      	ldr	r0, [pc, #276]	@ (8002508 <main+0x19c>)
 80023f2:	f7ff ff57 	bl	80022a4 <Debug_Print>
        ak=2;
 80023f6:	4b43      	ldr	r3, [pc, #268]	@ (8002504 <main+0x198>)
 80023f8:	2202      	movs	r2, #2
 80023fa:	601a      	str	r2, [r3, #0]
    }

    /* Try loading last mode from RTC EEPROM */
    RTC_PersistState st;
    if (RTC_LoadPersistentState(&st)) {
 80023fc:	463b      	mov	r3, r7
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fb74 	bl	8003aec <RTC_LoadPersistentState>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d039      	beq.n	800247e <main+0x112>
//        printf(" Loaded saved mode from RTC EEPROM (mode=%u)\r\n", st.mode);

        switch (st.mode) {
 800240a:	783b      	ldrb	r3, [r7, #0]
 800240c:	3b01      	subs	r3, #1
 800240e:	2b05      	cmp	r3, #5
 8002410:	d834      	bhi.n	800247c <main+0x110>
 8002412:	a201      	add	r2, pc, #4	@ (adr r2, 8002418 <main+0xac>)
 8002414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002418:	08002431 	.word	0x08002431
 800241c:	08002437 	.word	0x08002437
 8002420:	0800243d 	.word	0x0800243d
 8002424:	08002443 	.word	0x08002443
 8002428:	08002453 	.word	0x08002453
 800242c:	0800246d 	.word	0x0800246d
            case 1:   // Manual Mode
                ModelHandle_ToggleManual();
 8002430:	f000 fc46 	bl	8002cc0 <ModelHandle_ToggleManual>
                break;
 8002434:	e023      	b.n	800247e <main+0x112>
            case 2:   // Semi-Auto
                ModelHandle_StartSemiAuto();
 8002436:	f001 f8c7 	bl	80035c8 <ModelHandle_StartSemiAuto>
                break;
 800243a:	e020      	b.n	800247e <main+0x112>
            case 3:   // Timer Mode
                ModelHandle_StartTimer();
 800243c:	f001 f87e 	bl	800353c <ModelHandle_StartTimer>
                break;
 8002440:	e01d      	b.n	800247e <main+0x112>
            case 4:   // Search Mode
                ModelHandle_StartSearch(st.searchGap, st.searchProbe);
 8002442:	887b      	ldrh	r3, [r7, #2]
 8002444:	461a      	mov	r2, r3
 8002446:	88bb      	ldrh	r3, [r7, #4]
 8002448:	4619      	mov	r1, r3
 800244a:	4610      	mov	r0, r2
 800244c:	f000 ff0c 	bl	8003268 <ModelHandle_StartSearch>
                break;
 8002450:	e015      	b.n	800247e <main+0x112>
            case 5:   // Countdown Mode
                ModelHandle_StartCountdown(st.countdownMin * 60, st.countdownRep);
 8002452:	897b      	ldrh	r3, [r7, #10]
 8002454:	461a      	mov	r2, r3
 8002456:	4613      	mov	r3, r2
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	1a9b      	subs	r3, r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	461a      	mov	r2, r3
 8002460:	89bb      	ldrh	r3, [r7, #12]
 8002462:	4619      	mov	r1, r3
 8002464:	4610      	mov	r0, r2
 8002466:	f000 fdbb 	bl	8002fe0 <ModelHandle_StartCountdown>
                break;
 800246a:	e008      	b.n	800247e <main+0x112>
            case 6:   // Twist Mode
                ModelHandle_StartTwist(st.twistOn, st.twistOff);
 800246c:	88fb      	ldrh	r3, [r7, #6]
 800246e:	461a      	mov	r2, r3
 8002470:	893b      	ldrh	r3, [r7, #8]
 8002472:	4619      	mov	r1, r3
 8002474:	4610      	mov	r0, r2
 8002476:	f000 fe2b 	bl	80030d0 <ModelHandle_StartTwist>
                break;
 800247a:	e000      	b.n	800247e <main+0x112>
            default:
                // Idle state
                break;
 800247c:	bf00      	nop
    } else {
//        printf(" No valid saved state found  starting in IDLE.\r\n");
    }

    /* Ensure safe reset of any transient states */
    ModelHandle_ResetAll();
 800247e:	f001 f9bd 	bl	80037fc <ModelHandle_ResetAll>

    uint8_t lastSecond = 255;
 8002482:	23ff      	movs	r3, #255	@ 0xff
 8002484:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    bool g_screenUpdatePending = false;
 8002488:	2300      	movs	r3, #0
 800248a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint32_t g_lastScreenUpdate = 0;
 800248e:	2300      	movs	r3, #0
 8002490:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint32_t SCREEN_UPDATE_INTERVAL_MS = 1000;   // 1Hz LCD refresh
 8002492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002496:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* ---------- Periodic sensor updates ---------- */
        ACS712_Update();                          // Current sensor
 8002498:	f7ff f8c0 	bl	800161c <ACS712_Update>
//        RF_SendCode(1766904, 24);                 // Optional: RF control
        ADC_ReadAllChannels(&hadc1, &adcData);    // Read water-level sensors
 800249c:	491b      	ldr	r1, [pc, #108]	@ (800250c <main+0x1a0>)
 800249e:	4816      	ldr	r0, [pc, #88]	@ (80024f8 <main+0x18c>)
 80024a0:	f7ff f92e 	bl	8001700 <ADC_ReadAllChannels>

        /* ---------- User Interface ---------- */
        Screen_HandleSwitches();
 80024a4:	f002 ff60 	bl	8005368 <Screen_HandleSwitches>
        Screen_Update();
 80024a8:	f002 fa44 	bl	8004934 <Screen_Update>

        /* ---------- RTC periodic update ---------- */
        RTC_GetTimeDate();
 80024ac:	f001 fbd2 	bl	8003c54 <RTC_GetTimeDate>
        if (time.seconds != lastSecond) {
 80024b0:	4b17      	ldr	r3, [pc, #92]	@ (8002510 <main+0x1a4>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d003      	beq.n	80024c4 <main+0x158>
            lastSecond = time.seconds;
 80024bc:	4b14      	ldr	r3, [pc, #80]	@ (8002510 <main+0x1a4>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            //        time.hour, time.minutes, time.seconds,
            //        time.dayofmonth, time.month, time.year, time.dayofweek);
        }

        /* ---------- UART Commands ---------- */
        if (UART_GetReceivedPacket(receivedUartPacket, sizeof(receivedUartPacket))) {
 80024c4:	2140      	movs	r1, #64	@ 0x40
 80024c6:	4813      	ldr	r0, [pc, #76]	@ (8002514 <main+0x1a8>)
 80024c8:	f003 fc60 	bl	8005d8c <UART_GetReceivedPacket>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d005      	beq.n	80024de <main+0x172>
            UART_HandleCommand(receivedUartPacket);
 80024d2:	4810      	ldr	r0, [pc, #64]	@ (8002514 <main+0x1a8>)
 80024d4:	f003 fd88 	bl	8005fe8 <UART_HandleCommand>
            g_screenUpdatePending = true;
 80024d8:	2301      	movs	r3, #1
 80024da:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        }

        /* ---------- Core Processing ---------- */
        ModelHandle_Process();
 80024de:	f001 f953 	bl	8003788 <ModelHandle_Process>
        LED_Task();
 80024e2:	f7ff fc8b 	bl	8001dfc <LED_Task>
        ModelHandle_ProcessDryRun();
 80024e6:	f000 fd4b 	bl	8002f80 <ModelHandle_ProcessDryRun>
        HAL_Delay(10);   // ~50Hz main loop tick
 80024ea:	200a      	movs	r0, #10
 80024ec:	f004 f930 	bl	8006750 <HAL_Delay>
    {
 80024f0:	e7d2      	b.n	8002498 <main+0x12c>
 80024f2:	bf00      	nop
 80024f4:	200003f4 	.word	0x200003f4
 80024f8:	20000304 	.word	0x20000304
 80024fc:	20000334 	.word	0x20000334
 8002500:	0800f52c 	.word	0x0800f52c
 8002504:	200004f0 	.word	0x200004f0
 8002508:	0800f548 	.word	0x0800f548
 800250c:	20000484 	.word	0x20000484
 8002510:	20000570 	.word	0x20000570
 8002514:	200004b0 	.word	0x200004b0

08002518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b094      	sub	sp, #80	@ 0x50
 800251c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800251e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002522:	2228      	movs	r2, #40	@ 0x28
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f00a ff72 	bl	800d410 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800253c:	1d3b      	adds	r3, r7, #4
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	609a      	str	r2, [r3, #8]
 8002546:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002548:	230a      	movs	r3, #10
 800254a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800254c:	2301      	movs	r3, #1
 800254e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002550:	2310      	movs	r3, #16
 8002552:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002554:	2301      	movs	r3, #1
 8002556:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002558:	2302      	movs	r3, #2
 800255a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800255c:	2300      	movs	r3, #0
 800255e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002560:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002564:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002566:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800256a:	4618      	mov	r0, r3
 800256c:	f006 fd98 	bl	80090a0 <HAL_RCC_OscConfig>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002576:	f000 fa89 	bl	8002a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800257a:	230f      	movs	r3, #15
 800257c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800257e:	2302      	movs	r3, #2
 8002580:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002586:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800258a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800258c:	2300      	movs	r3, #0
 800258e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	2102      	movs	r1, #2
 8002596:	4618      	mov	r0, r3
 8002598:	f007 f804 	bl	80095a4 <HAL_RCC_ClockConfig>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80025a2:	f000 fa73 	bl	8002a8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80025a6:	2303      	movs	r3, #3
 80025a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80025aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80025ae:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80025b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025b4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025b6:	1d3b      	adds	r3, r7, #4
 80025b8:	4618      	mov	r0, r3
 80025ba:	f007 f981 	bl	80098c0 <HAL_RCCEx_PeriphCLKConfig>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80025c4:	f000 fa62 	bl	8002a8c <Error_Handler>
  }
}
 80025c8:	bf00      	nop
 80025ca:	3750      	adds	r7, #80	@ 0x50
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025d6:	1d3b      	adds	r3, r7, #4
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025e0:	4b49      	ldr	r3, [pc, #292]	@ (8002708 <MX_ADC1_Init+0x138>)
 80025e2:	4a4a      	ldr	r2, [pc, #296]	@ (800270c <MX_ADC1_Init+0x13c>)
 80025e4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025e6:	4b48      	ldr	r3, [pc, #288]	@ (8002708 <MX_ADC1_Init+0x138>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025ec:	4b46      	ldr	r3, [pc, #280]	@ (8002708 <MX_ADC1_Init+0x138>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025f2:	4b45      	ldr	r3, [pc, #276]	@ (8002708 <MX_ADC1_Init+0x138>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025f8:	4b43      	ldr	r3, [pc, #268]	@ (8002708 <MX_ADC1_Init+0x138>)
 80025fa:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80025fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002600:	4b41      	ldr	r3, [pc, #260]	@ (8002708 <MX_ADC1_Init+0x138>)
 8002602:	2200      	movs	r2, #0
 8002604:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 8002606:	4b40      	ldr	r3, [pc, #256]	@ (8002708 <MX_ADC1_Init+0x138>)
 8002608:	2208      	movs	r2, #8
 800260a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800260c:	483e      	ldr	r0, [pc, #248]	@ (8002708 <MX_ADC1_Init+0x138>)
 800260e:	f004 f8c3 	bl	8006798 <HAL_ADC_Init>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8002618:	f000 fa38 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800261c:	2300      	movs	r3, #0
 800261e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002620:	2301      	movs	r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002628:	1d3b      	adds	r3, r7, #4
 800262a:	4619      	mov	r1, r3
 800262c:	4836      	ldr	r0, [pc, #216]	@ (8002708 <MX_ADC1_Init+0x138>)
 800262e:	f004 fc3f 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002638:	f000 fa28 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800263c:	2301      	movs	r3, #1
 800263e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002640:	2302      	movs	r3, #2
 8002642:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	4619      	mov	r1, r3
 8002648:	482f      	ldr	r0, [pc, #188]	@ (8002708 <MX_ADC1_Init+0x138>)
 800264a:	f004 fc31 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8002654:	f000 fa1a 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002658:	2302      	movs	r3, #2
 800265a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800265c:	2303      	movs	r3, #3
 800265e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002660:	1d3b      	adds	r3, r7, #4
 8002662:	4619      	mov	r1, r3
 8002664:	4828      	ldr	r0, [pc, #160]	@ (8002708 <MX_ADC1_Init+0x138>)
 8002666:	f004 fc23 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8002670:	f000 fa0c 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002674:	2303      	movs	r3, #3
 8002676:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002678:	2304      	movs	r3, #4
 800267a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800267c:	1d3b      	adds	r3, r7, #4
 800267e:	4619      	mov	r1, r3
 8002680:	4821      	ldr	r0, [pc, #132]	@ (8002708 <MX_ADC1_Init+0x138>)
 8002682:	f004 fc15 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 800268c:	f000 f9fe 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002690:	2304      	movs	r3, #4
 8002692:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002694:	2305      	movs	r3, #5
 8002696:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	4619      	mov	r1, r3
 800269c:	481a      	ldr	r0, [pc, #104]	@ (8002708 <MX_ADC1_Init+0x138>)
 800269e:	f004 fc07 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80026a8:	f000 f9f0 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80026ac:	2305      	movs	r3, #5
 80026ae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80026b0:	2306      	movs	r3, #6
 80026b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026b4:	1d3b      	adds	r3, r7, #4
 80026b6:	4619      	mov	r1, r3
 80026b8:	4813      	ldr	r0, [pc, #76]	@ (8002708 <MX_ADC1_Init+0x138>)
 80026ba:	f004 fbf9 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80026c4:	f000 f9e2 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80026c8:	2307      	movs	r3, #7
 80026ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80026cc:	2307      	movs	r3, #7
 80026ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	4619      	mov	r1, r3
 80026d4:	480c      	ldr	r0, [pc, #48]	@ (8002708 <MX_ADC1_Init+0x138>)
 80026d6:	f004 fbeb 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80026e0:	f000 f9d4 	bl	8002a8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80026e4:	2306      	movs	r3, #6
 80026e6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80026e8:	2308      	movs	r3, #8
 80026ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	4619      	mov	r1, r3
 80026f0:	4805      	ldr	r0, [pc, #20]	@ (8002708 <MX_ADC1_Init+0x138>)
 80026f2:	f004 fbdd 	bl	8006eb0 <HAL_ADC_ConfigChannel>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 80026fc:	f000 f9c6 	bl	8002a8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002700:	bf00      	nop
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000304 	.word	0x20000304
 800270c:	40012400 	.word	0x40012400

08002710 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002714:	4b12      	ldr	r3, [pc, #72]	@ (8002760 <MX_I2C2_Init+0x50>)
 8002716:	4a13      	ldr	r2, [pc, #76]	@ (8002764 <MX_I2C2_Init+0x54>)
 8002718:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800271a:	4b11      	ldr	r3, [pc, #68]	@ (8002760 <MX_I2C2_Init+0x50>)
 800271c:	4a12      	ldr	r2, [pc, #72]	@ (8002768 <MX_I2C2_Init+0x58>)
 800271e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002720:	4b0f      	ldr	r3, [pc, #60]	@ (8002760 <MX_I2C2_Init+0x50>)
 8002722:	2200      	movs	r2, #0
 8002724:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002726:	4b0e      	ldr	r3, [pc, #56]	@ (8002760 <MX_I2C2_Init+0x50>)
 8002728:	2200      	movs	r2, #0
 800272a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800272c:	4b0c      	ldr	r3, [pc, #48]	@ (8002760 <MX_I2C2_Init+0x50>)
 800272e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002732:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002734:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <MX_I2C2_Init+0x50>)
 8002736:	2200      	movs	r2, #0
 8002738:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800273a:	4b09      	ldr	r3, [pc, #36]	@ (8002760 <MX_I2C2_Init+0x50>)
 800273c:	2200      	movs	r2, #0
 800273e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002740:	4b07      	ldr	r3, [pc, #28]	@ (8002760 <MX_I2C2_Init+0x50>)
 8002742:	2200      	movs	r2, #0
 8002744:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002746:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <MX_I2C2_Init+0x50>)
 8002748:	2200      	movs	r2, #0
 800274a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800274c:	4804      	ldr	r0, [pc, #16]	@ (8002760 <MX_I2C2_Init+0x50>)
 800274e:	f005 f987 	bl	8007a60 <HAL_I2C_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002758:	f000 f998 	bl	8002a8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000334 	.word	0x20000334
 8002764:	40005800 	.word	0x40005800
 8002768:	000186a0 	.word	0x000186a0

0800276c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
//
  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002772:	f107 030c 	add.w	r3, r7, #12
 8002776:	2100      	movs	r1, #0
 8002778:	460a      	mov	r2, r1
 800277a:	801a      	strh	r2, [r3, #0]
 800277c:	460a      	mov	r2, r1
 800277e:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8002780:	2300      	movs	r3, #0
 8002782:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8002784:	463b      	mov	r3, r7
 8002786:	2200      	movs	r2, #0
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	605a      	str	r2, [r3, #4]
//
  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800278c:	4b27      	ldr	r3, [pc, #156]	@ (800282c <MX_RTC_Init+0xc0>)
 800278e:	4a28      	ldr	r2, [pc, #160]	@ (8002830 <MX_RTC_Init+0xc4>)
 8002790:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8002792:	4b26      	ldr	r3, [pc, #152]	@ (800282c <MX_RTC_Init+0xc0>)
 8002794:	f04f 32ff 	mov.w	r2, #4294967295
 8002798:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800279a:	4b24      	ldr	r3, [pc, #144]	@ (800282c <MX_RTC_Init+0xc0>)
 800279c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027a0:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80027a2:	4822      	ldr	r0, [pc, #136]	@ (800282c <MX_RTC_Init+0xc0>)
 80027a4:	f007 f9f8 	bl	8009b98 <HAL_RTC_Init>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80027ae:	f000 f96d 	bl	8002a8c <Error_Handler>
//
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x13;
 80027b2:	2313      	movs	r3, #19
 80027b4:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 80027b6:	2300      	movs	r3, #0
 80027b8:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80027be:	f107 030c 	add.w	r3, r7, #12
 80027c2:	2201      	movs	r2, #1
 80027c4:	4619      	mov	r1, r3
 80027c6:	4819      	ldr	r0, [pc, #100]	@ (800282c <MX_RTC_Init+0xc0>)
 80027c8:	f007 fa72 	bl	8009cb0 <HAL_RTC_SetTime>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80027d2:	f000 f95b 	bl	8002a8c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027d6:	2301      	movs	r3, #1
 80027d8:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80027da:	2301      	movs	r3, #1
 80027dc:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 80027de:	2301      	movs	r3, #1
 80027e0:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80027e6:	f107 0308 	add.w	r3, r7, #8
 80027ea:	2201      	movs	r2, #1
 80027ec:	4619      	mov	r1, r3
 80027ee:	480f      	ldr	r0, [pc, #60]	@ (800282c <MX_RTC_Init+0xc0>)
 80027f0:	f007 fbce 	bl	8009f90 <HAL_RTC_SetDate>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80027fa:	f000 f947 	bl	8002a8c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x13;
 80027fe:	2313      	movs	r3, #19
 8002800:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002802:	2300      	movs	r3, #0
 8002804:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002806:	2300      	movs	r3, #0
 8002808:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800280e:	463b      	mov	r3, r7
 8002810:	2201      	movs	r2, #1
 8002812:	4619      	mov	r1, r3
 8002814:	4805      	ldr	r0, [pc, #20]	@ (800282c <MX_RTC_Init+0xc0>)
 8002816:	f007 fc71 	bl	800a0fc <HAL_RTC_SetAlarm_IT>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d001      	beq.n	8002824 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8002820:	f000 f934 	bl	8002a8c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
//
  /* USER CODE END RTC_Init 2 */

}
 8002824:	bf00      	nop
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	20000388 	.word	0x20000388
 8002830:	40002800 	.word	0x40002800

08002834 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002838:	4b17      	ldr	r3, [pc, #92]	@ (8002898 <MX_SPI1_Init+0x64>)
 800283a:	4a18      	ldr	r2, [pc, #96]	@ (800289c <MX_SPI1_Init+0x68>)
 800283c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800283e:	4b16      	ldr	r3, [pc, #88]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002840:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002844:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002846:	4b14      	ldr	r3, [pc, #80]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002848:	2200      	movs	r2, #0
 800284a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800284c:	4b12      	ldr	r3, [pc, #72]	@ (8002898 <MX_SPI1_Init+0x64>)
 800284e:	2200      	movs	r2, #0
 8002850:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002852:	4b11      	ldr	r3, [pc, #68]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002854:	2200      	movs	r2, #0
 8002856:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002858:	4b0f      	ldr	r3, [pc, #60]	@ (8002898 <MX_SPI1_Init+0x64>)
 800285a:	2200      	movs	r2, #0
 800285c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800285e:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002860:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002864:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002866:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002868:	2218      	movs	r2, #24
 800286a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800286c:	4b0a      	ldr	r3, [pc, #40]	@ (8002898 <MX_SPI1_Init+0x64>)
 800286e:	2200      	movs	r2, #0
 8002870:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002872:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002874:	2200      	movs	r2, #0
 8002876:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002878:	4b07      	ldr	r3, [pc, #28]	@ (8002898 <MX_SPI1_Init+0x64>)
 800287a:	2200      	movs	r2, #0
 800287c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800287e:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002880:	220a      	movs	r2, #10
 8002882:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002884:	4804      	ldr	r0, [pc, #16]	@ (8002898 <MX_SPI1_Init+0x64>)
 8002886:	f007 ffc5 	bl	800a814 <HAL_SPI_Init>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002890:	f000 f8fc 	bl	8002a8c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}
 8002898:	2000039c 	.word	0x2000039c
 800289c:	40013000 	.word	0x40013000

080028a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028a6:	f107 0308 	add.w	r3, r7, #8
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	609a      	str	r2, [r3, #8]
 80028b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b4:	463b      	mov	r3, r7
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028be:	4a1e      	ldr	r2, [pc, #120]	@ (8002938 <MX_TIM3_Init+0x98>)
 80028c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80028c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 80028ce:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d6:	4b17      	ldr	r3, [pc, #92]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028dc:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028de:	2200      	movs	r2, #0
 80028e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028e2:	4814      	ldr	r0, [pc, #80]	@ (8002934 <MX_TIM3_Init+0x94>)
 80028e4:	f008 fd2b 	bl	800b33e <HAL_TIM_Base_Init>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80028ee:	f000 f8cd 	bl	8002a8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028f8:	f107 0308 	add.w	r3, r7, #8
 80028fc:	4619      	mov	r1, r3
 80028fe:	480d      	ldr	r0, [pc, #52]	@ (8002934 <MX_TIM3_Init+0x94>)
 8002900:	f008 fdb6 	bl	800b470 <HAL_TIM_ConfigClockSource>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800290a:	f000 f8bf 	bl	8002a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800290e:	2300      	movs	r3, #0
 8002910:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002912:	2300      	movs	r3, #0
 8002914:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002916:	463b      	mov	r3, r7
 8002918:	4619      	mov	r1, r3
 800291a:	4806      	ldr	r0, [pc, #24]	@ (8002934 <MX_TIM3_Init+0x94>)
 800291c:	f008 ff74 	bl	800b808 <HAL_TIMEx_MasterConfigSynchronization>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002926:	f000 f8b1 	bl	8002a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800292a:	bf00      	nop
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	200003f4 	.word	0x200003f4
 8002938:	40000400 	.word	0x40000400

0800293c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002940:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002942:	4a12      	ldr	r2, [pc, #72]	@ (800298c <MX_USART1_UART_Init+0x50>)
 8002944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002946:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800294c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002954:	4b0c      	ldr	r3, [pc, #48]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800295a:	4b0b      	ldr	r3, [pc, #44]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002960:	4b09      	ldr	r3, [pc, #36]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002962:	220c      	movs	r2, #12
 8002964:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002968:	2200      	movs	r2, #0
 800296a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 800296e:	2200      	movs	r2, #0
 8002970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002972:	4805      	ldr	r0, [pc, #20]	@ (8002988 <MX_USART1_UART_Init+0x4c>)
 8002974:	f008 ffa6 	bl	800b8c4 <HAL_UART_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800297e:	f000 f885 	bl	8002a8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	2000043c 	.word	0x2000043c
 800298c:	40013800 	.word	0x40013800

08002990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b088      	sub	sp, #32
 8002994:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002996:	f107 0310 	add.w	r3, r7, #16
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	605a      	str	r2, [r3, #4]
 80029a0:	609a      	str	r2, [r3, #8]
 80029a2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029a4:	4b35      	ldr	r3, [pc, #212]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	4a34      	ldr	r2, [pc, #208]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029aa:	f043 0310 	orr.w	r3, r3, #16
 80029ae:	6193      	str	r3, [r2, #24]
 80029b0:	4b32      	ldr	r3, [pc, #200]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029bc:	4b2f      	ldr	r3, [pc, #188]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	4a2e      	ldr	r2, [pc, #184]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	6193      	str	r3, [r2, #24]
 80029c8:	4b2c      	ldr	r3, [pc, #176]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	60bb      	str	r3, [r7, #8]
 80029d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d4:	4b29      	ldr	r3, [pc, #164]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	4a28      	ldr	r2, [pc, #160]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029da:	f043 0308 	orr.w	r3, r3, #8
 80029de:	6193      	str	r3, [r2, #24]
 80029e0:	4b26      	ldr	r3, [pc, #152]	@ (8002a7c <MX_GPIO_Init+0xec>)
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	607b      	str	r3, [r7, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 80029ec:	2200      	movs	r2, #0
 80029ee:	f240 3147 	movw	r1, #839	@ 0x347
 80029f2:	4823      	ldr	r0, [pc, #140]	@ (8002a80 <MX_GPIO_Init+0xf0>)
 80029f4:	f005 f803 	bl	80079fe <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin, GPIO_PIN_RESET);
 80029f8:	2200      	movs	r2, #0
 80029fa:	f44f 4119 	mov.w	r1, #39168	@ 0x9900
 80029fe:	4821      	ldr	r0, [pc, #132]	@ (8002a84 <MX_GPIO_Init+0xf4>)
 8002a00:	f004 fffd 	bl	80079fe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Relay1_Pin Relay2_Pin Relay3_Pin LORA_STATUS_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 8002a04:	f240 3347 	movw	r3, #839	@ 0x347
 8002a08:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2302      	movs	r3, #2
 8002a14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a16:	f107 0310 	add.w	r3, r7, #16
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4818      	ldr	r0, [pc, #96]	@ (8002a80 <MX_GPIO_Init+0xf0>)
 8002a1e:	f004 fe53 	bl	80076c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin SWITCH4_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 8002a22:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002a26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a28:	4b17      	ldr	r3, [pc, #92]	@ (8002a88 <MX_GPIO_Init+0xf8>)
 8002a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a30:	f107 0310 	add.w	r3, r7, #16
 8002a34:	4619      	mov	r1, r3
 8002a36:	4812      	ldr	r0, [pc, #72]	@ (8002a80 <MX_GPIO_Init+0xf0>)
 8002a38:	f004 fe46 	bl	80076c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LORA_SELECT_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin;
 8002a3c:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 8002a40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a42:	2301      	movs	r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a4e:	f107 0310 	add.w	r3, r7, #16
 8002a52:	4619      	mov	r1, r3
 8002a54:	480b      	ldr	r0, [pc, #44]	@ (8002a84 <MX_GPIO_Init+0xf4>)
 8002a56:	f004 fe37 	bl	80076c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DATA_Pin */
  GPIO_InitStruct.Pin = RF_DATA_Pin;
 8002a5a:	2380      	movs	r3, #128	@ 0x80
 8002a5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_DATA_GPIO_Port, &GPIO_InitStruct);
 8002a66:	f107 0310 	add.w	r3, r7, #16
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4804      	ldr	r0, [pc, #16]	@ (8002a80 <MX_GPIO_Init+0xf0>)
 8002a6e:	f004 fe2b 	bl	80076c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a72:	bf00      	nop
 8002a74:	3720      	adds	r7, #32
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	40010c00 	.word	0x40010c00
 8002a84:	40010800 	.word	0x40010800
 8002a88:	10310000 	.word	0x10310000

08002a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a90:	b672      	cpsid	i
}
 8002a92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a94:	bf00      	nop
 8002a96:	e7fd      	b.n	8002a94 <Error_Handler+0x8>

08002a98 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a9c:	f3bf 8f4f 	dsb	sy
}
 8002aa0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002aa2:	4b06      	ldr	r3, [pc, #24]	@ (8002abc <__NVIC_SystemReset+0x24>)
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002aaa:	4904      	ldr	r1, [pc, #16]	@ (8002abc <__NVIC_SystemReset+0x24>)
 8002aac:	4b04      	ldr	r3, [pc, #16]	@ (8002ac0 <__NVIC_SystemReset+0x28>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002ab2:	f3bf 8f4f 	dsb	sy
}
 8002ab6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002ab8:	bf00      	nop
 8002aba:	e7fd      	b.n	8002ab8 <__NVIC_SystemReset+0x20>
 8002abc:	e000ed00 	.word	0xe000ed00
 8002ac0:	05fa0004 	.word	0x05fa0004

08002ac4 <now_ms>:

/* ============================================================
   UTILS
   ============================================================ */
static inline uint32_t now_ms(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8002ac8:	f003 fe38 	bl	800673c <HAL_GetTick>
 8002acc:	4603      	mov	r3, r0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <clear_all_modes>:

static inline void clear_all_modes(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
    manualActive = false;
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b0c <clear_all_modes+0x38>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	701a      	strb	r2, [r3, #0]
    semiAutoActive = false;
 8002ade:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <clear_all_modes+0x3c>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
    countdownActive = false;
 8002ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8002b14 <clear_all_modes+0x40>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
    twistActive = false;
 8002aea:	4b0b      	ldr	r3, [pc, #44]	@ (8002b18 <clear_all_modes+0x44>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
    searchActive = false;
 8002af0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <clear_all_modes+0x48>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
    timerActive = false;
 8002af6:	4b0a      	ldr	r3, [pc, #40]	@ (8002b20 <clear_all_modes+0x4c>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
    manualOverride = false;
 8002afc:	4b09      	ldr	r3, [pc, #36]	@ (8002b24 <clear_all_modes+0x50>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	701a      	strb	r2, [r3, #0]
}
 8002b02:	bf00      	nop
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	200004f6 	.word	0x200004f6
 8002b10:	200004f7 	.word	0x200004f7
 8002b14:	200004f8 	.word	0x200004f8
 8002b18:	200004f9 	.word	0x200004f9
 8002b1c:	200004fa 	.word	0x200004fa
 8002b20:	200004fb 	.word	0x200004fb
 8002b24:	20000500 	.word	0x20000500

08002b28 <motor_apply>:
/* ============================================================
   MOTOR CONTROL CORE
   ============================================================ */

static inline void motor_apply(bool on)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	4603      	mov	r3, r0
 8002b30:	71fb      	strb	r3, [r7, #7]
    Relay_Set(1, on);
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	4619      	mov	r1, r3
 8002b36:	2001      	movs	r0, #1
 8002b38:	f000 ff36 	bl	80039a8 <Relay_Set>
    motorStatus = on ? 1 : 0;
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	4b0e      	ldr	r3, [pc, #56]	@ (8002b7c <motor_apply+0x54>)
 8002b42:	701a      	strb	r2, [r3, #0]

    static uint32_t maxRunStartTick = 0;
    static bool maxRunArmed = false;

    if (on)
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00f      	beq.n	8002b6a <motor_apply+0x42>
    {
        if (!maxRunArmed)
 8002b4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002b80 <motor_apply+0x58>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	f083 0301 	eor.w	r3, r3, #1
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d00b      	beq.n	8002b70 <motor_apply+0x48>
        {
            maxRunArmed = true;
 8002b58:	4b09      	ldr	r3, [pc, #36]	@ (8002b80 <motor_apply+0x58>)
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	701a      	strb	r2, [r3, #0]
            maxRunStartTick = now_ms();
 8002b5e:	f7ff ffb1 	bl	8002ac4 <now_ms>
 8002b62:	4603      	mov	r3, r0
 8002b64:	4a07      	ldr	r2, [pc, #28]	@ (8002b84 <motor_apply+0x5c>)
 8002b66:	6013      	str	r3, [r2, #0]
 8002b68:	e002      	b.n	8002b70 <motor_apply+0x48>
        }
    }
    else
    {
        maxRunArmed = false;
 8002b6a:	4b05      	ldr	r3, [pc, #20]	@ (8002b80 <motor_apply+0x58>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	701a      	strb	r2, [r3, #0]
    }

    UART_SendStatusPacket();
 8002b70:	f003 f972 	bl	8005e58 <UART_SendStatusPacket>
}
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	200004f5 	.word	0x200004f5
 8002b80:	2000055d 	.word	0x2000055d
 8002b84:	20000560 	.word	0x20000560

08002b88 <start_motor>:

static inline void start_motor(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
    motor_apply(true);
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	f7ff ffcb 	bl	8002b28 <motor_apply>
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <stop_motor_keep_modes>:

static inline void stop_motor_keep_modes(void)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	af00      	add	r7, sp, #0
    motor_apply(false);
 8002b9a:	2000      	movs	r0, #0
 8002b9c:	f7ff ffc4 	bl	8002b28 <motor_apply>
}
 8002ba0:	bf00      	nop
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <Motor_GetStatus>:

bool Motor_GetStatus(void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
    return (motorStatus == 1U);
 8002ba8:	4b05      	ldr	r3, [pc, #20]	@ (8002bc0 <Motor_GetStatus+0x1c>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	bf0c      	ite	eq
 8002bb2:	2301      	moveq	r3, #1
 8002bb4:	2300      	movne	r3, #0
 8002bb6:	b2db      	uxtb	r3, r3
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	200004f5 	.word	0x200004f5

08002bc4 <ModelHandle_SetMotor>:

void ModelHandle_SetMotor(bool on)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	71fb      	strb	r3, [r7, #7]
    if (on)
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d007      	beq.n	8002be4 <ModelHandle_SetMotor+0x20>
    {
        clear_all_modes();
 8002bd4:	f7ff ff7e 	bl	8002ad4 <clear_all_modes>
        manualOverride = true;
 8002bd8:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <ModelHandle_SetMotor+0x30>)
 8002bda:	2201      	movs	r2, #1
 8002bdc:	701a      	strb	r2, [r3, #0]
        start_motor();
 8002bde:	f7ff ffd3 	bl	8002b88 <start_motor>
    else
    {
        clear_all_modes();
        stop_motor_keep_modes();
    }
}
 8002be2:	e003      	b.n	8002bec <ModelHandle_SetMotor+0x28>
        clear_all_modes();
 8002be4:	f7ff ff76 	bl	8002ad4 <clear_all_modes>
        stop_motor_keep_modes();
 8002be8:	f7ff ffd5 	bl	8002b96 <stop_motor_keep_modes>
}
 8002bec:	bf00      	nop
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	20000500 	.word	0x20000500

08002bf8 <ModelHandle_CheckDryRun>:
   DRY SENSOR CHECK (YOU CONFIRMED LOGIC)
   TRUE  => WATER
   FALSE => DRY
   ============================================================ */
void ModelHandle_CheckDryRun(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
    float v = adcData.voltages[0];
 8002bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <ModelHandle_CheckDryRun+0x30>)
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	607b      	str	r3, [r7, #4]
    /* New logic:
       TRUE  = water present only if ADC ch0  0V
       FALSE = dry for any non-zero voltage
    */

    if (v <= 0.01f)    // 0  10mV means WATER
 8002c04:	4909      	ldr	r1, [pc, #36]	@ (8002c2c <ModelHandle_CheckDryRun+0x34>)
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f7fe f9fe 	bl	8001008 <__aeabi_fcmple>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d003      	beq.n	8002c1a <ModelHandle_CheckDryRun+0x22>
        senseDryRun = true;
 8002c12:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <ModelHandle_CheckDryRun+0x38>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	701a      	strb	r2, [r3, #0]
    else
        senseDryRun = false;
}
 8002c18:	e002      	b.n	8002c20 <ModelHandle_CheckDryRun+0x28>
        senseDryRun = false;
 8002c1a:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <ModelHandle_CheckDryRun+0x38>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
}
 8002c20:	bf00      	nop
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000484 	.word	0x20000484
 8002c2c:	3c23d70a 	.word	0x3c23d70a
 8002c30:	200004fc 	.word	0x200004fc

08002c34 <isTankFull>:



/* Pure helper */
static inline bool isTankFull(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
    int submerged = 0;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 5; i++)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	603b      	str	r3, [r7, #0]
 8002c42:	e012      	b.n	8002c6a <isTankFull+0x36>
    {
        if (adcData.voltages[i] < 0.1f)
 8002c44:	4a0f      	ldr	r2, [pc, #60]	@ (8002c84 <isTankFull+0x50>)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	490d      	ldr	r1, [pc, #52]	@ (8002c88 <isTankFull+0x54>)
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fe f9ce 	bl	8000ff4 <__aeabi_fcmplt>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <isTankFull+0x30>
            submerged++;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3301      	adds	r3, #1
 8002c62:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 5; i++)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	3301      	adds	r3, #1
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b04      	cmp	r3, #4
 8002c6e:	dde9      	ble.n	8002c44 <isTankFull+0x10>
    }
    return (submerged >= 4);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b03      	cmp	r3, #3
 8002c74:	bfcc      	ite	gt
 8002c76:	2301      	movgt	r3, #1
 8002c78:	2300      	movle	r3, #0
 8002c7a:	b2db      	uxtb	r3, r3
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20000484 	.word	0x20000484
 8002c88:	3dcccccd 	.word	0x3dcccccd

08002c8c <Safe_SendStatusPacket>:

/* ============================================================
   A small safe UART status sender
   ============================================================ */
static void Safe_SendStatusPacket(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
    static uint32_t last = 0;
    uint32_t now = now_ms();
 8002c92:	f7ff ff17 	bl	8002ac4 <now_ms>
 8002c96:	6078      	str	r0, [r7, #4]

    if (now - last >= 3000)
 8002c98:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <Safe_SendStatusPacket+0x30>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d904      	bls.n	8002cb2 <Safe_SendStatusPacket+0x26>
    {
        UART_SendStatusPacket();
 8002ca8:	f003 f8d6 	bl	8005e58 <UART_SendStatusPacket>
        last = now;
 8002cac:	4a03      	ldr	r2, [pc, #12]	@ (8002cbc <Safe_SendStatusPacket+0x30>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6013      	str	r3, [r2, #0]
    }
}
 8002cb2:	bf00      	nop
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000564 	.word	0x20000564

08002cc0 <ModelHandle_ToggleManual>:
static DryFSMState dryState = DRY_IDLE;
static uint32_t dryDeadline = 0;
static uint32_t dryConfirmStart = 0;
static bool dryConfirming = false;
void ModelHandle_ToggleManual(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
    if (!manualActive)
 8002cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <ModelHandle_ToggleManual+0x40>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	f083 0301 	eor.w	r3, r3, #1
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00a      	beq.n	8002cea <ModelHandle_ToggleManual+0x2a>
    {
        clear_all_modes();
 8002cd4:	f7ff fefe 	bl	8002ad4 <clear_all_modes>
        manualActive = true;
 8002cd8:	4b09      	ldr	r3, [pc, #36]	@ (8002d00 <ModelHandle_ToggleManual+0x40>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	701a      	strb	r2, [r3, #0]
        manualOverride = true;
 8002cde:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <ModelHandle_ToggleManual+0x44>)
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	701a      	strb	r2, [r3, #0]
        start_motor();
 8002ce4:	f7ff ff50 	bl	8002b88 <start_motor>
    {
        manualActive = false;
        manualOverride = false;
        stop_motor_keep_modes();
    }
}
 8002ce8:	e007      	b.n	8002cfa <ModelHandle_ToggleManual+0x3a>
        manualActive = false;
 8002cea:	4b05      	ldr	r3, [pc, #20]	@ (8002d00 <ModelHandle_ToggleManual+0x40>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
        manualOverride = false;
 8002cf0:	4b04      	ldr	r3, [pc, #16]	@ (8002d04 <ModelHandle_ToggleManual+0x44>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]
        stop_motor_keep_modes();
 8002cf6:	f7ff ff4e 	bl	8002b96 <stop_motor_keep_modes>
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	200004f6 	.word	0x200004f6
 8002d04:	20000500 	.word	0x20000500

08002d08 <ModelHandle_StopAllModesAndMotor>:
void ModelHandle_StopAllModesAndMotor(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
    clear_all_modes();
 8002d0c:	f7ff fee2 	bl	8002ad4 <clear_all_modes>
    stop_motor_keep_modes();
 8002d10:	f7ff ff41 	bl	8002b96 <stop_motor_keep_modes>
}
 8002d14:	bf00      	nop
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <ModelHandle_ClearManualOverride>:
void ModelHandle_ClearManualOverride(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
    manualOverride = false;
 8002d1c:	4b03      	ldr	r3, [pc, #12]	@ (8002d2c <ModelHandle_ClearManualOverride+0x14>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]
}
 8002d22:	bf00      	nop
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bc80      	pop	{r7}
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	20000500 	.word	0x20000500

08002d30 <ModelHandle_TriggerAuxBurst>:
void ModelHandle_TriggerAuxBurst(uint16_t seconds)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	80fb      	strh	r3, [r7, #6]
    if (seconds == 0) seconds = 1;
 8002d3a:	88fb      	ldrh	r3, [r7, #6]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <ModelHandle_TriggerAuxBurst+0x14>
 8002d40:	2301      	movs	r3, #1
 8002d42:	80fb      	strh	r3, [r7, #6]

    Relay_Set(2, true);
 8002d44:	2101      	movs	r1, #1
 8002d46:	2002      	movs	r0, #2
 8002d48:	f000 fe2e 	bl	80039a8 <Relay_Set>
    Relay_Set(3, true);
 8002d4c:	2101      	movs	r1, #1
 8002d4e:	2003      	movs	r0, #3
 8002d50:	f000 fe2a 	bl	80039a8 <Relay_Set>

    auxBurstActive = true;
 8002d54:	4b08      	ldr	r3, [pc, #32]	@ (8002d78 <ModelHandle_TriggerAuxBurst+0x48>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	701a      	strb	r2, [r3, #0]
    auxBurstDeadline = now_ms() + seconds * 1000UL;
 8002d5a:	f7ff feb3 	bl	8002ac4 <now_ms>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	88fb      	ldrh	r3, [r7, #6]
 8002d62:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002d66:	fb01 f303 	mul.w	r3, r1, r3
 8002d6a:	4413      	add	r3, r2
 8002d6c:	4a03      	ldr	r2, [pc, #12]	@ (8002d7c <ModelHandle_TriggerAuxBurst+0x4c>)
 8002d6e:	6013      	str	r3, [r2, #0]
}
 8002d70:	bf00      	nop
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	20000501 	.word	0x20000501
 8002d7c:	20000504 	.word	0x20000504

08002d80 <ModelHandle_ManualLongPress>:
void ModelHandle_ManualLongPress(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
    HAL_Delay(200);
 8002d84:	20c8      	movs	r0, #200	@ 0xc8
 8002d86:	f003 fce3 	bl	8006750 <HAL_Delay>
    NVIC_SystemReset();
 8002d8a:	f7ff fe85 	bl	8002a98 <__NVIC_SystemReset>
	...

08002d90 <isAnyModeActive>:
}

/* Return TRUE if ANY mode is active */
static inline bool isAnyModeActive(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
    return (manualActive ||
 8002d94:	4b13      	ldr	r3, [pc, #76]	@ (8002de4 <isAnyModeActive+0x54>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	b2db      	uxtb	r3, r3
            semiAutoActive ||
            countdownActive ||
            twistActive ||
            searchActive ||
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d118      	bne.n	8002dd0 <isAnyModeActive+0x40>
    return (manualActive ||
 8002d9e:	4b12      	ldr	r3, [pc, #72]	@ (8002de8 <isAnyModeActive+0x58>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d113      	bne.n	8002dd0 <isAnyModeActive+0x40>
            semiAutoActive ||
 8002da8:	4b10      	ldr	r3, [pc, #64]	@ (8002dec <isAnyModeActive+0x5c>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10e      	bne.n	8002dd0 <isAnyModeActive+0x40>
            countdownActive ||
 8002db2:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <isAnyModeActive+0x60>)
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d109      	bne.n	8002dd0 <isAnyModeActive+0x40>
            twistActive ||
 8002dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002df4 <isAnyModeActive+0x64>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d104      	bne.n	8002dd0 <isAnyModeActive+0x40>
            searchActive ||
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002df8 <isAnyModeActive+0x68>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <isAnyModeActive+0x44>
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e000      	b.n	8002dd6 <isAnyModeActive+0x46>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	b2db      	uxtb	r3, r3
            timerActive);
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bc80      	pop	{r7}
 8002de2:	4770      	bx	lr
 8002de4:	200004f6 	.word	0x200004f6
 8002de8:	200004f7 	.word	0x200004f7
 8002dec:	200004f8 	.word	0x200004f8
 8002df0:	200004f9 	.word	0x200004f9
 8002df4:	200004fa 	.word	0x200004fa
 8002df8:	200004fb 	.word	0x200004fb

08002dfc <ModelHandle_SoftDryRunHandler>:

void ModelHandle_SoftDryRunHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
    uint32_t now = now_ms();
 8002e02:	f7ff fe5f 	bl	8002ac4 <now_ms>
 8002e06:	6078      	str	r0, [r7, #4]

    /* Update polarity-correct dry sensor */
    ModelHandle_CheckDryRun();  // TRUE=water, FALSE=dry
 8002e08:	f7ff fef6 	bl	8002bf8 <ModelHandle_CheckDryRun>

    /* Skip dry-run handling in TIMER mode */
    if (timerActive)
 8002e0c:	4b56      	ldr	r3, [pc, #344]	@ (8002f68 <ModelHandle_SoftDryRunHandler+0x16c>)
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f040 809e 	bne.w	8002f54 <ModelHandle_SoftDryRunHandler+0x158>
        return;

    /* If no modes active  motor OFF and idle state */
    if (!isAnyModeActive())
 8002e18:	f7ff ffba 	bl	8002d90 <isAnyModeActive>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	f083 0301 	eor.w	r3, r3, #1
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <ModelHandle_SoftDryRunHandler+0x3e>
    {
        stop_motor_keep_modes();
 8002e28:	f7ff feb5 	bl	8002b96 <stop_motor_keep_modes>
        dryState = DRY_IDLE;
 8002e2c:	4b4f      	ldr	r3, [pc, #316]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	701a      	strb	r2, [r3, #0]
        dryConfirming = false;
 8002e32:	4b4f      	ldr	r3, [pc, #316]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	701a      	strb	r2, [r3, #0]
        return;
 8002e38:	e093      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>

    /* ============================================================
       STATE MACHINE
       ============================================================ */

    switch (dryState)
 8002e3a:	4b4c      	ldr	r3, [pc, #304]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d04d      	beq.n	8002ede <ModelHandle_SoftDryRunHandler+0xe2>
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	f300 808d 	bgt.w	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <ModelHandle_SoftDryRunHandler+0x56>
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d025      	beq.n	8002e9c <ModelHandle_SoftDryRunHandler+0xa0>
 8002e50:	e087      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
        /* --------------------------------------------------------
           DRY_IDLE  motor OFF, waiting to probe for water
           -------------------------------------------------------- */
        case DRY_IDLE:

            stop_motor_keep_modes();   // ensure motor is OFF
 8002e52:	f7ff fea0 	bl	8002b96 <stop_motor_keep_modes>

            /* If water is present immediately  jump to NORMAL RUN */
            if (senseDryRun == true)   // water detected
 8002e56:	4b47      	ldr	r3, [pc, #284]	@ (8002f74 <ModelHandle_SoftDryRunHandler+0x178>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d008      	beq.n	8002e72 <ModelHandle_SoftDryRunHandler+0x76>
            {
                start_motor();
 8002e60:	f7ff fe92 	bl	8002b88 <start_motor>
                dryState = DRY_NORMAL;
 8002e64:	4b41      	ldr	r3, [pc, #260]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002e66:	2202      	movs	r2, #2
 8002e68:	701a      	strb	r2, [r3, #0]
                dryConfirming = false;
 8002e6a:	4b41      	ldr	r3, [pc, #260]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	701a      	strb	r2, [r3, #0]
                break;
 8002e70:	e077      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
            }

            /* schedule next probe */
            if ((int32_t)(dryDeadline - now) <= 0)
 8002e72:	4b41      	ldr	r3, [pc, #260]	@ (8002f78 <ModelHandle_SoftDryRunHandler+0x17c>)
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	dc6c      	bgt.n	8002f58 <ModelHandle_SoftDryRunHandler+0x15c>
            {
                start_motor();
 8002e7e:	f7ff fe83 	bl	8002b88 <start_motor>
                dryState = DRY_PROBE;
 8002e82:	4b3a      	ldr	r3, [pc, #232]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_ON_MS;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002e8e:	3308      	adds	r3, #8
 8002e90:	4a39      	ldr	r2, [pc, #228]	@ (8002f78 <ModelHandle_SoftDryRunHandler+0x17c>)
 8002e92:	6013      	str	r3, [r2, #0]
                dryConfirming = false;
 8002e94:	4b36      	ldr	r3, [pc, #216]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002e9a:	e05d      	b.n	8002f58 <ModelHandle_SoftDryRunHandler+0x15c>
           DRY_PROBE  motor ON for DRY_PROBE_ON_MS
           -------------------------------------------------------- */
        case DRY_PROBE:

            /* If water appears ANYTIME during probe  NORMAL */
            if (senseDryRun == true)
 8002e9c:	4b35      	ldr	r3, [pc, #212]	@ (8002f74 <ModelHandle_SoftDryRunHandler+0x178>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d006      	beq.n	8002eb4 <ModelHandle_SoftDryRunHandler+0xb8>
            {
                dryState = DRY_NORMAL;
 8002ea6:	4b31      	ldr	r3, [pc, #196]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	701a      	strb	r2, [r3, #0]
                dryConfirming = false;
 8002eac:	4b30      	ldr	r3, [pc, #192]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	701a      	strb	r2, [r3, #0]
                break;
 8002eb2:	e056      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
            }

            /* Probe timed out, still dry  go back to idle */
            if ((int32_t)(dryDeadline - now) <= 0)
 8002eb4:	4b30      	ldr	r3, [pc, #192]	@ (8002f78 <ModelHandle_SoftDryRunHandler+0x17c>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	dc4d      	bgt.n	8002f5c <ModelHandle_SoftDryRunHandler+0x160>
            {
                stop_motor_keep_modes();
 8002ec0:	f7ff fe69 	bl	8002b96 <stop_motor_keep_modes>
                dryState = DRY_IDLE;
 8002ec4:	4b29      	ldr	r3, [pc, #164]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_OFF_MS;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002ed0:	3310      	adds	r3, #16
 8002ed2:	4a29      	ldr	r2, [pc, #164]	@ (8002f78 <ModelHandle_SoftDryRunHandler+0x17c>)
 8002ed4:	6013      	str	r3, [r2, #0]
                dryConfirming = false;
 8002ed6:	4b26      	ldr	r3, [pc, #152]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002edc:	e03e      	b.n	8002f5c <ModelHandle_SoftDryRunHandler+0x160>
           DRY_NORMAL  continuous running while water present
           -------------------------------------------------------- */
        case DRY_NORMAL:

            /* Keep motor ON */
            if (!Motor_GetStatus())
 8002ede:	f7ff fe61 	bl	8002ba4 <Motor_GetStatus>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	f083 0301 	eor.w	r3, r3, #1
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <ModelHandle_SoftDryRunHandler+0xf6>
                start_motor();
 8002eee:	f7ff fe4b 	bl	8002b88 <start_motor>

            /* If we detect DRY  confirm before switching to IDLE */
            if (senseDryRun == false)   // DRY condition
 8002ef2:	4b20      	ldr	r3, [pc, #128]	@ (8002f74 <ModelHandle_SoftDryRunHandler+0x178>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	f083 0301 	eor.w	r3, r3, #1
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d024      	beq.n	8002f4c <ModelHandle_SoftDryRunHandler+0x150>
            {
                if (!dryConfirming)
 8002f02:	4b1b      	ldr	r3, [pc, #108]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	f083 0301 	eor.w	r3, r3, #1
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d005      	beq.n	8002f1c <ModelHandle_SoftDryRunHandler+0x120>
                {
                    dryConfirming = true;
 8002f10:	4b17      	ldr	r3, [pc, #92]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	701a      	strb	r2, [r3, #0]
                    dryConfirmStart = now;
 8002f16:	4a19      	ldr	r2, [pc, #100]	@ (8002f7c <ModelHandle_SoftDryRunHandler+0x180>)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6013      	str	r3, [r2, #0]
                }

                /* Confirm dry state for DRY_CONFIRM_MS */
                if ((int32_t)(now - dryConfirmStart) >= (int32_t)DRY_CONFIRM_MS)
 8002f1c:	4b17      	ldr	r3, [pc, #92]	@ (8002f7c <ModelHandle_SoftDryRunHandler+0x180>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	f240 53db 	movw	r3, #1499	@ 0x5db
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	dd18      	ble.n	8002f60 <ModelHandle_SoftDryRunHandler+0x164>
                {
                    stop_motor_keep_modes();
 8002f2e:	f7ff fe32 	bl	8002b96 <stop_motor_keep_modes>
                    dryState = DRY_IDLE;
 8002f32:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <ModelHandle_SoftDryRunHandler+0x170>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]
                    dryDeadline = now + DRY_PROBE_OFF_MS;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002f3e:	3310      	adds	r3, #16
 8002f40:	4a0d      	ldr	r2, [pc, #52]	@ (8002f78 <ModelHandle_SoftDryRunHandler+0x17c>)
 8002f42:	6013      	str	r3, [r2, #0]
                    dryConfirming = false;
 8002f44:	4b0a      	ldr	r3, [pc, #40]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
            else
            {
                /* reset confirm if water restored */
                dryConfirming = false;
            }
            break;
 8002f4a:	e009      	b.n	8002f60 <ModelHandle_SoftDryRunHandler+0x164>
                dryConfirming = false;
 8002f4c:	4b08      	ldr	r3, [pc, #32]	@ (8002f70 <ModelHandle_SoftDryRunHandler+0x174>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	701a      	strb	r2, [r3, #0]
            break;
 8002f52:	e005      	b.n	8002f60 <ModelHandle_SoftDryRunHandler+0x164>
        return;
 8002f54:	bf00      	nop
 8002f56:	e004      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
            break;
 8002f58:	bf00      	nop
 8002f5a:	e002      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
            break;
 8002f5c:	bf00      	nop
 8002f5e:	e000      	b.n	8002f62 <ModelHandle_SoftDryRunHandler+0x166>
            break;
 8002f60:	bf00      	nop
    }
}
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	200004fb 	.word	0x200004fb
 8002f6c:	20000508 	.word	0x20000508
 8002f70:	20000514 	.word	0x20000514
 8002f74:	200004fc 	.word	0x200004fc
 8002f78:	2000050c 	.word	0x2000050c
 8002f7c:	20000510 	.word	0x20000510

08002f80 <ModelHandle_ProcessDryRun>:

void ModelHandle_ProcessDryRun(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
	/* 1) Update dry sensor only if NOT in timer mode */
	if (!timerActive)
 8002f84:	4b05      	ldr	r3, [pc, #20]	@ (8002f9c <ModelHandle_ProcessDryRun+0x1c>)
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	f083 0301 	eor.w	r3, r3, #1
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <ModelHandle_ProcessDryRun+0x18>
	{
	    ModelHandle_SoftDryRunHandler();
 8002f94:	f7ff ff32 	bl	8002dfc <ModelHandle_SoftDryRunHandler>
	}

}
 8002f98:	bf00      	nop
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	200004fb 	.word	0x200004fb

08002fa0 <ModelHandle_StopCountdown>:
static uint32_t cd_run_seconds      = 0;
static bool     cd_in_rest          = false;
static const uint32_t CD_REST_MS = 3000;   // 3 second rest

void ModelHandle_StopCountdown(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
    countdownActive = false;
 8002fa4:	4b09      	ldr	r3, [pc, #36]	@ (8002fcc <ModelHandle_StopCountdown+0x2c>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	701a      	strb	r2, [r3, #0]
    countdownMode   = false;
 8002faa:	4b09      	ldr	r3, [pc, #36]	@ (8002fd0 <ModelHandle_StopCountdown+0x30>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	701a      	strb	r2, [r3, #0]
    cd_in_rest      = false;
 8002fb0:	4b08      	ldr	r3, [pc, #32]	@ (8002fd4 <ModelHandle_StopCountdown+0x34>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	701a      	strb	r2, [r3, #0]
    countdownRemainingRuns = 0;
 8002fb6:	4b08      	ldr	r3, [pc, #32]	@ (8002fd8 <ModelHandle_StopCountdown+0x38>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	801a      	strh	r2, [r3, #0]
    countdownDuration = 0;
 8002fbc:	4b07      	ldr	r3, [pc, #28]	@ (8002fdc <ModelHandle_StopCountdown+0x3c>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]

    stop_motor_keep_modes();
 8002fc2:	f7ff fde8 	bl	8002b96 <stop_motor_keep_modes>
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200004f8 	.word	0x200004f8
 8002fd0:	2000051c 	.word	0x2000051c
 8002fd4:	20000528 	.word	0x20000528
 8002fd8:	2000051e 	.word	0x2000051e
 8002fdc:	20000518 	.word	0x20000518

08002fe0 <ModelHandle_StartCountdown>:

    start_motor();           // FIX  ensure ON status shows correctly
}

void ModelHandle_StartCountdown(uint32_t seconds)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
    clear_all_modes();
 8002fe8:	f7ff fd74 	bl	8002ad4 <clear_all_modes>

    if (seconds == 0) {
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d102      	bne.n	8002ff8 <ModelHandle_StartCountdown+0x18>
        ModelHandle_StopCountdown();
 8002ff2:	f7ff ffd5 	bl	8002fa0 <ModelHandle_StopCountdown>
        return;
 8002ff6:	e020      	b.n	800303a <ModelHandle_StartCountdown+0x5a>
    }

    cd_run_seconds = seconds;
 8002ff8:	4a11      	ldr	r2, [pc, #68]	@ (8003040 <ModelHandle_StartCountdown+0x60>)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6013      	str	r3, [r2, #0]
    countdownRemainingRuns = 1;     // FORCE 1 RUN ONLY
 8002ffe:	4b11      	ldr	r3, [pc, #68]	@ (8003044 <ModelHandle_StartCountdown+0x64>)
 8003000:	2201      	movs	r2, #1
 8003002:	801a      	strh	r2, [r3, #0]

    countdownActive = true;
 8003004:	4b10      	ldr	r3, [pc, #64]	@ (8003048 <ModelHandle_StartCountdown+0x68>)
 8003006:	2201      	movs	r2, #1
 8003008:	701a      	strb	r2, [r3, #0]
    countdownMode   = true;
 800300a:	4b10      	ldr	r3, [pc, #64]	@ (800304c <ModelHandle_StartCountdown+0x6c>)
 800300c:	2201      	movs	r2, #1
 800300e:	701a      	strb	r2, [r3, #0]

    cd_in_rest = false;
 8003010:	4b0f      	ldr	r3, [pc, #60]	@ (8003050 <ModelHandle_StartCountdown+0x70>)
 8003012:	2200      	movs	r2, #0
 8003014:	701a      	strb	r2, [r3, #0]
    cd_deadline_ms = now_ms() + (cd_run_seconds * 1000UL);
 8003016:	f7ff fd55 	bl	8002ac4 <now_ms>
 800301a:	4602      	mov	r2, r0
 800301c:	4b08      	ldr	r3, [pc, #32]	@ (8003040 <ModelHandle_StartCountdown+0x60>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003024:	fb01 f303 	mul.w	r3, r1, r3
 8003028:	4413      	add	r3, r2
 800302a:	4a0a      	ldr	r2, [pc, #40]	@ (8003054 <ModelHandle_StartCountdown+0x74>)
 800302c:	6013      	str	r3, [r2, #0]

    countdownDuration = cd_run_seconds;
 800302e:	4b04      	ldr	r3, [pc, #16]	@ (8003040 <ModelHandle_StartCountdown+0x60>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a09      	ldr	r2, [pc, #36]	@ (8003058 <ModelHandle_StartCountdown+0x78>)
 8003034:	6013      	str	r3, [r2, #0]
    start_motor();
 8003036:	f7ff fda7 	bl	8002b88 <start_motor>
}
 800303a:	3708      	adds	r7, #8
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000524 	.word	0x20000524
 8003044:	2000051e 	.word	0x2000051e
 8003048:	200004f8 	.word	0x200004f8
 800304c:	2000051c 	.word	0x2000051c
 8003050:	20000528 	.word	0x20000528
 8003054:	20000520 	.word	0x20000520
 8003058:	20000518 	.word	0x20000518

0800305c <countdown_tick>:


/* tick */
static void countdown_tick(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
    if (!countdownActive) return;
 8003062:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <countdown_tick+0x64>)
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	b2db      	uxtb	r3, r3
 8003068:	f083 0301 	eor.w	r3, r3, #1
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d122      	bne.n	80030b8 <countdown_tick+0x5c>

    uint32_t now = now_ms();
 8003072:	f7ff fd27 	bl	8002ac4 <now_ms>
 8003076:	6078      	str	r0, [r7, #4]

    /* Tank full safety */
    if (isTankFull()) {
 8003078:	f7ff fddc 	bl	8002c34 <isTankFull>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <countdown_tick+0x2c>
        ModelHandle_StopCountdown();
 8003082:	f7ff ff8d 	bl	8002fa0 <ModelHandle_StopCountdown>
        return;
 8003086:	e018      	b.n	80030ba <countdown_tick+0x5e>
    }

    /* Still running */
    if ((int32_t)(cd_deadline_ms - now) > 0) {
 8003088:	4b0e      	ldr	r3, [pc, #56]	@ (80030c4 <countdown_tick+0x68>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	dd0e      	ble.n	80030b2 <countdown_tick+0x56>
        uint32_t rem = cd_deadline_ms - now;
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <countdown_tick+0x68>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	603b      	str	r3, [r7, #0]
        countdownDuration = (rem + 999U) / 1000U;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80030a4:	4a08      	ldr	r2, [pc, #32]	@ (80030c8 <countdown_tick+0x6c>)
 80030a6:	fba2 2303 	umull	r2, r3, r2, r3
 80030aa:	099b      	lsrs	r3, r3, #6
 80030ac:	4a07      	ldr	r2, [pc, #28]	@ (80030cc <countdown_tick+0x70>)
 80030ae:	6013      	str	r3, [r2, #0]
        return;
 80030b0:	e003      	b.n	80030ba <countdown_tick+0x5e>
    }

    /* Time over  stop everything */
    ModelHandle_StopCountdown();
 80030b2:	f7ff ff75 	bl	8002fa0 <ModelHandle_StopCountdown>
 80030b6:	e000      	b.n	80030ba <countdown_tick+0x5e>
    if (!countdownActive) return;
 80030b8:	bf00      	nop
}
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	200004f8 	.word	0x200004f8
 80030c4:	20000520 	.word	0x20000520
 80030c8:	10624dd3 	.word	0x10624dd3
 80030cc:	20000518 	.word	0x20000518

080030d0 <ModelHandle_StartTwist>:

static bool     twist_on_phase = false;
static uint32_t twist_deadline = 0;

void ModelHandle_StartTwist(uint16_t on_s, uint16_t off_s)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	460a      	mov	r2, r1
 80030da:	80fb      	strh	r3, [r7, #6]
 80030dc:	4613      	mov	r3, r2
 80030de:	80bb      	strh	r3, [r7, #4]
    clear_all_modes();
 80030e0:	f7ff fcf8 	bl	8002ad4 <clear_all_modes>

    if (on_s == 0)  on_s  = 1;
 80030e4:	88fb      	ldrh	r3, [r7, #6]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <ModelHandle_StartTwist+0x1e>
 80030ea:	2301      	movs	r3, #1
 80030ec:	80fb      	strh	r3, [r7, #6]
    if (off_s == 0) off_s = 1;
 80030ee:	88bb      	ldrh	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <ModelHandle_StartTwist+0x28>
 80030f4:	2301      	movs	r3, #1
 80030f6:	80bb      	strh	r3, [r7, #4]

    twistSettings.onDurationSeconds  = on_s;
 80030f8:	4a0e      	ldr	r2, [pc, #56]	@ (8003134 <ModelHandle_StartTwist+0x64>)
 80030fa:	88fb      	ldrh	r3, [r7, #6]
 80030fc:	8053      	strh	r3, [r2, #2]
    twistSettings.offDurationSeconds = off_s;
 80030fe:	4a0d      	ldr	r2, [pc, #52]	@ (8003134 <ModelHandle_StartTwist+0x64>)
 8003100:	88bb      	ldrh	r3, [r7, #4]
 8003102:	8093      	strh	r3, [r2, #4]
    twistSettings.twistActive = true;
 8003104:	4b0b      	ldr	r3, [pc, #44]	@ (8003134 <ModelHandle_StartTwist+0x64>)
 8003106:	2201      	movs	r2, #1
 8003108:	701a      	strb	r2, [r3, #0]
    twistActive = true;
 800310a:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <ModelHandle_StartTwist+0x68>)
 800310c:	2201      	movs	r2, #1
 800310e:	701a      	strb	r2, [r3, #0]

    twist_on_phase = false;  // start in OFF phase
 8003110:	4b0a      	ldr	r3, [pc, #40]	@ (800313c <ModelHandle_StartTwist+0x6c>)
 8003112:	2200      	movs	r2, #0
 8003114:	701a      	strb	r2, [r3, #0]
    twist_deadline = now_ms() + off_s * 1000UL;
 8003116:	f7ff fcd5 	bl	8002ac4 <now_ms>
 800311a:	4602      	mov	r2, r0
 800311c:	88bb      	ldrh	r3, [r7, #4]
 800311e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003122:	fb01 f303 	mul.w	r3, r1, r3
 8003126:	4413      	add	r3, r2
 8003128:	4a05      	ldr	r2, [pc, #20]	@ (8003140 <ModelHandle_StartTwist+0x70>)
 800312a:	6013      	str	r3, [r2, #0]
}
 800312c:	bf00      	nop
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	2000052c 	.word	0x2000052c
 8003138:	200004f9 	.word	0x200004f9
 800313c:	20000532 	.word	0x20000532
 8003140:	20000534 	.word	0x20000534

08003144 <ModelHandle_StopTwist>:

void ModelHandle_StopTwist(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
    twistSettings.twistActive = false;
 8003148:	4b04      	ldr	r3, [pc, #16]	@ (800315c <ModelHandle_StopTwist+0x18>)
 800314a:	2200      	movs	r2, #0
 800314c:	701a      	strb	r2, [r3, #0]
    twistActive = false;
 800314e:	4b04      	ldr	r3, [pc, #16]	@ (8003160 <ModelHandle_StopTwist+0x1c>)
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
    stop_motor_keep_modes();
 8003154:	f7ff fd1f 	bl	8002b96 <stop_motor_keep_modes>
}
 8003158:	bf00      	nop
 800315a:	bd80      	pop	{r7, pc}
 800315c:	2000052c 	.word	0x2000052c
 8003160:	200004f9 	.word	0x200004f9

08003164 <twist_tick>:

static void twist_tick(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
    if (!twistActive) return;
 800316a:	4b3a      	ldr	r3, [pc, #232]	@ (8003254 <twist_tick+0xf0>)
 800316c:	781b      	ldrb	r3, [r3, #0]
 800316e:	b2db      	uxtb	r3, r3
 8003170:	f083 0301 	eor.w	r3, r3, #1
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b00      	cmp	r3, #0
 8003178:	d167      	bne.n	800324a <twist_tick+0xe6>

    uint32_t now = now_ms();
 800317a:	f7ff fca3 	bl	8002ac4 <now_ms>
 800317e:	6078      	str	r0, [r7, #4]

    /* Phase transition */
    if ((int32_t)(twist_deadline - now) <= 0)
 8003180:	4b35      	ldr	r3, [pc, #212]	@ (8003258 <twist_tick+0xf4>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	dc36      	bgt.n	80031fa <twist_tick+0x96>
    {
        twist_on_phase = !twist_on_phase;
 800318c:	4b33      	ldr	r3, [pc, #204]	@ (800325c <twist_tick+0xf8>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	bf14      	ite	ne
 8003194:	2301      	movne	r3, #1
 8003196:	2300      	moveq	r3, #0
 8003198:	b2db      	uxtb	r3, r3
 800319a:	f083 0301 	eor.w	r3, r3, #1
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	b2da      	uxtb	r2, r3
 80031a6:	4b2d      	ldr	r3, [pc, #180]	@ (800325c <twist_tick+0xf8>)
 80031a8:	701a      	strb	r2, [r3, #0]

        if (twist_on_phase)
 80031aa:	4b2c      	ldr	r3, [pc, #176]	@ (800325c <twist_tick+0xf8>)
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d016      	beq.n	80031e0 <twist_tick+0x7c>
        {
            /* ON phase */
            if (senseDryRun == true)  // water present
 80031b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003260 <twist_tick+0xfc>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <twist_tick+0x5e>
            {
                start_motor();
 80031bc:	f7ff fce4 	bl	8002b88 <start_motor>
 80031c0:	e002      	b.n	80031c8 <twist_tick+0x64>
            }
            else
            {
                /* dry  skip ON phase entirely */
                twist_on_phase = false;
 80031c2:	4b26      	ldr	r3, [pc, #152]	@ (800325c <twist_tick+0xf8>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	701a      	strb	r2, [r3, #0]
            }
            twist_deadline = now + twistSettings.onDurationSeconds * 1000UL;
 80031c8:	4b26      	ldr	r3, [pc, #152]	@ (8003264 <twist_tick+0x100>)
 80031ca:	885b      	ldrh	r3, [r3, #2]
 80031cc:	461a      	mov	r2, r3
 80031ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031d2:	fb03 f202 	mul.w	r2, r3, r2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4413      	add	r3, r2
 80031da:	4a1f      	ldr	r2, [pc, #124]	@ (8003258 <twist_tick+0xf4>)
 80031dc:	6013      	str	r3, [r2, #0]
 80031de:	e00c      	b.n	80031fa <twist_tick+0x96>
        }
        else
        {
            /* OFF phase */
            stop_motor_keep_modes();
 80031e0:	f7ff fcd9 	bl	8002b96 <stop_motor_keep_modes>
            twist_deadline = now + twistSettings.offDurationSeconds * 1000UL;
 80031e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003264 <twist_tick+0x100>)
 80031e6:	889b      	ldrh	r3, [r3, #4]
 80031e8:	461a      	mov	r2, r3
 80031ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031ee:	fb03 f202 	mul.w	r2, r3, r2
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4413      	add	r3, r2
 80031f6:	4a18      	ldr	r2, [pc, #96]	@ (8003258 <twist_tick+0xf4>)
 80031f8:	6013      	str	r3, [r2, #0]
        }
    }

    /* During ON  ensure water present */
    if (twist_on_phase)
 80031fa:	4b18      	ldr	r3, [pc, #96]	@ (800325c <twist_tick+0xf8>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d024      	beq.n	800324c <twist_tick+0xe8>
    {
        if (senseDryRun == false)  // DRY detected
 8003202:	4b17      	ldr	r3, [pc, #92]	@ (8003260 <twist_tick+0xfc>)
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	b2db      	uxtb	r3, r3
 8003208:	f083 0301 	eor.w	r3, r3, #1
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d010      	beq.n	8003234 <twist_tick+0xd0>
        {
            stop_motor_keep_modes();
 8003212:	f7ff fcc0 	bl	8002b96 <stop_motor_keep_modes>
            twist_on_phase = false;
 8003216:	4b11      	ldr	r3, [pc, #68]	@ (800325c <twist_tick+0xf8>)
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
            twist_deadline = now + twistSettings.offDurationSeconds * 1000UL;
 800321c:	4b11      	ldr	r3, [pc, #68]	@ (8003264 <twist_tick+0x100>)
 800321e:	889b      	ldrh	r3, [r3, #4]
 8003220:	461a      	mov	r2, r3
 8003222:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003226:	fb03 f202 	mul.w	r2, r3, r2
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4413      	add	r3, r2
 800322e:	4a0a      	ldr	r2, [pc, #40]	@ (8003258 <twist_tick+0xf4>)
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e00b      	b.n	800324c <twist_tick+0xe8>
        }
        else
        {
            if (!Motor_GetStatus())
 8003234:	f7ff fcb6 	bl	8002ba4 <Motor_GetStatus>
 8003238:	4603      	mov	r3, r0
 800323a:	f083 0301 	eor.w	r3, r3, #1
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	d003      	beq.n	800324c <twist_tick+0xe8>
                start_motor();
 8003244:	f7ff fca0 	bl	8002b88 <start_motor>
 8003248:	e000      	b.n	800324c <twist_tick+0xe8>
    if (!twistActive) return;
 800324a:	bf00      	nop
        }
    }
}
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200004f9 	.word	0x200004f9
 8003258:	20000534 	.word	0x20000534
 800325c:	20000532 	.word	0x20000532
 8003260:	200004fc 	.word	0x200004fc
 8003264:	2000052c 	.word	0x2000052c

08003268 <ModelHandle_StartSearch>:

static SearchState search_state = SEARCH_GAP;
static uint32_t search_deadline = 0;

void ModelHandle_StartSearch(uint16_t gap_s, uint16_t probe_s)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	460a      	mov	r2, r1
 8003272:	80fb      	strh	r3, [r7, #6]
 8003274:	4613      	mov	r3, r2
 8003276:	80bb      	strh	r3, [r7, #4]
    clear_all_modes();
 8003278:	f7ff fc2c 	bl	8002ad4 <clear_all_modes>

    if (gap_s == 0)   gap_s = 3;
 800327c:	88fb      	ldrh	r3, [r7, #6]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <ModelHandle_StartSearch+0x1e>
 8003282:	2303      	movs	r3, #3
 8003284:	80fb      	strh	r3, [r7, #6]
    if (probe_s == 0) probe_s = 3;
 8003286:	88bb      	ldrh	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d101      	bne.n	8003290 <ModelHandle_StartSearch+0x28>
 800328c:	2303      	movs	r3, #3
 800328e:	80bb      	strh	r3, [r7, #4]

    searchSettings.testingGapSeconds   = gap_s;
 8003290:	4a0f      	ldr	r2, [pc, #60]	@ (80032d0 <ModelHandle_StartSearch+0x68>)
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	8053      	strh	r3, [r2, #2]
    searchSettings.dryRunTimeSeconds   = probe_s;
 8003296:	4a0e      	ldr	r2, [pc, #56]	@ (80032d0 <ModelHandle_StartSearch+0x68>)
 8003298:	88bb      	ldrh	r3, [r7, #4]
 800329a:	8093      	strh	r3, [r2, #4]
    searchSettings.searchActive        = true;
 800329c:	4b0c      	ldr	r3, [pc, #48]	@ (80032d0 <ModelHandle_StartSearch+0x68>)
 800329e:	2201      	movs	r2, #1
 80032a0:	701a      	strb	r2, [r3, #0]

    searchActive = true;
 80032a2:	4b0c      	ldr	r3, [pc, #48]	@ (80032d4 <ModelHandle_StartSearch+0x6c>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	701a      	strb	r2, [r3, #0]

    stop_motor_keep_modes();
 80032a8:	f7ff fc75 	bl	8002b96 <stop_motor_keep_modes>
    search_state = SEARCH_GAP;
 80032ac:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <ModelHandle_StartSearch+0x70>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	701a      	strb	r2, [r3, #0]
    search_deadline = now_ms() + gap_s * 1000UL;
 80032b2:	f7ff fc07 	bl	8002ac4 <now_ms>
 80032b6:	4602      	mov	r2, r0
 80032b8:	88fb      	ldrh	r3, [r7, #6]
 80032ba:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80032be:	fb01 f303 	mul.w	r3, r1, r3
 80032c2:	4413      	add	r3, r2
 80032c4:	4a05      	ldr	r2, [pc, #20]	@ (80032dc <ModelHandle_StartSearch+0x74>)
 80032c6:	6013      	str	r3, [r2, #0]
}
 80032c8:	bf00      	nop
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000538 	.word	0x20000538
 80032d4:	200004fa 	.word	0x200004fa
 80032d8:	2000053e 	.word	0x2000053e
 80032dc:	20000540 	.word	0x20000540

080032e0 <ModelHandle_StopSearch>:

void ModelHandle_StopSearch(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
    searchSettings.searchActive = false;
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <ModelHandle_StopSearch+0x20>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	701a      	strb	r2, [r3, #0]
    searchActive = false;
 80032ea:	4b06      	ldr	r3, [pc, #24]	@ (8003304 <ModelHandle_StopSearch+0x24>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	701a      	strb	r2, [r3, #0]
    stop_motor_keep_modes();
 80032f0:	f7ff fc51 	bl	8002b96 <stop_motor_keep_modes>
    search_state = SEARCH_GAP;
 80032f4:	4b04      	ldr	r3, [pc, #16]	@ (8003308 <ModelHandle_StopSearch+0x28>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]
}
 80032fa:	bf00      	nop
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	20000538 	.word	0x20000538
 8003304:	200004fa 	.word	0x200004fa
 8003308:	2000053e 	.word	0x2000053e

0800330c <search_tick>:

/* tick */
static void search_tick(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
    if (!searchActive) return;
 8003312:	4b42      	ldr	r3, [pc, #264]	@ (800341c <search_tick+0x110>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	b2db      	uxtb	r3, r3
 8003318:	f083 0301 	eor.w	r3, r3, #1
 800331c:	b2db      	uxtb	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d172      	bne.n	8003408 <search_tick+0xfc>

    uint32_t now = now_ms();
 8003322:	f7ff fbcf 	bl	8002ac4 <now_ms>
 8003326:	6078      	str	r0, [r7, #4]

    /* Tank full  stop */
    if (isTankFull())
 8003328:	f7ff fc84 	bl	8002c34 <isTankFull>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <search_tick+0x2c>
    {
        ModelHandle_StopAllModesAndMotor();
 8003332:	f7ff fce9 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
        return;
 8003336:	e06e      	b.n	8003416 <search_tick+0x10a>
    }

    switch (search_state)
 8003338:	4b39      	ldr	r3, [pc, #228]	@ (8003420 <search_tick+0x114>)
 800333a:	781b      	ldrb	r3, [r3, #0]
 800333c:	2b02      	cmp	r3, #2
 800333e:	d03f      	beq.n	80033c0 <search_tick+0xb4>
 8003340:	2b02      	cmp	r3, #2
 8003342:	dc68      	bgt.n	8003416 <search_tick+0x10a>
 8003344:	2b00      	cmp	r3, #0
 8003346:	d002      	beq.n	800334e <search_tick+0x42>
 8003348:	2b01      	cmp	r3, #1
 800334a:	d019      	beq.n	8003380 <search_tick+0x74>
 800334c:	e063      	b.n	8003416 <search_tick+0x10a>
    {
        case SEARCH_GAP:
            stop_motor_keep_modes();
 800334e:	f7ff fc22 	bl	8002b96 <stop_motor_keep_modes>

            if ((int32_t)(search_deadline - now) <= 0)
 8003352:	4b34      	ldr	r3, [pc, #208]	@ (8003424 <search_tick+0x118>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	dc56      	bgt.n	800340c <search_tick+0x100>
            {
                /* start probe */
                search_state = SEARCH_PROBE;
 800335e:	4b30      	ldr	r3, [pc, #192]	@ (8003420 <search_tick+0x114>)
 8003360:	2201      	movs	r2, #1
 8003362:	701a      	strb	r2, [r3, #0]
                start_motor();
 8003364:	f7ff fc10 	bl	8002b88 <start_motor>
                search_deadline = now + searchSettings.dryRunTimeSeconds * 1000UL;
 8003368:	4b2f      	ldr	r3, [pc, #188]	@ (8003428 <search_tick+0x11c>)
 800336a:	889b      	ldrh	r3, [r3, #4]
 800336c:	461a      	mov	r2, r3
 800336e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003372:	fb03 f202 	mul.w	r2, r3, r2
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4413      	add	r3, r2
 800337a:	4a2a      	ldr	r2, [pc, #168]	@ (8003424 <search_tick+0x118>)
 800337c:	6013      	str	r3, [r2, #0]
            }
            break;
 800337e:	e045      	b.n	800340c <search_tick+0x100>

        case SEARCH_PROBE:
            if (senseDryRun == true)
 8003380:	4b2a      	ldr	r3, [pc, #168]	@ (800342c <search_tick+0x120>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <search_tick+0x86>
            {
                /* water detected  go to RUN */
                search_state = SEARCH_RUN;
 800338a:	4b25      	ldr	r3, [pc, #148]	@ (8003420 <search_tick+0x114>)
 800338c:	2202      	movs	r2, #2
 800338e:	701a      	strb	r2, [r3, #0]
                break;
 8003390:	e041      	b.n	8003416 <search_tick+0x10a>
            }

            /* probe expired  still dry  back to gap */
            if ((int32_t)(search_deadline - now) <= 0)
 8003392:	4b24      	ldr	r3, [pc, #144]	@ (8003424 <search_tick+0x118>)
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	dc38      	bgt.n	8003410 <search_tick+0x104>
            {
                stop_motor_keep_modes();
 800339e:	f7ff fbfa 	bl	8002b96 <stop_motor_keep_modes>
                search_state = SEARCH_GAP;
 80033a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003420 <search_tick+0x114>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	701a      	strb	r2, [r3, #0]
                search_deadline = now + searchSettings.testingGapSeconds * 1000UL;
 80033a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003428 <search_tick+0x11c>)
 80033aa:	885b      	ldrh	r3, [r3, #2]
 80033ac:	461a      	mov	r2, r3
 80033ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033b2:	fb03 f202 	mul.w	r2, r3, r2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4413      	add	r3, r2
 80033ba:	4a1a      	ldr	r2, [pc, #104]	@ (8003424 <search_tick+0x118>)
 80033bc:	6013      	str	r3, [r2, #0]
            }
            break;
 80033be:	e027      	b.n	8003410 <search_tick+0x104>

        case SEARCH_RUN:
            /* water must remain present */
            if (senseDryRun == false)
 80033c0:	4b1a      	ldr	r3, [pc, #104]	@ (800342c <search_tick+0x120>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	f083 0301 	eor.w	r3, r3, #1
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d010      	beq.n	80033f2 <search_tick+0xe6>
            {
                /* lost water  reset to gap */
                stop_motor_keep_modes();
 80033d0:	f7ff fbe1 	bl	8002b96 <stop_motor_keep_modes>
                search_state = SEARCH_GAP;
 80033d4:	4b12      	ldr	r3, [pc, #72]	@ (8003420 <search_tick+0x114>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	701a      	strb	r2, [r3, #0]
                search_deadline = now + searchSettings.testingGapSeconds * 1000UL;
 80033da:	4b13      	ldr	r3, [pc, #76]	@ (8003428 <search_tick+0x11c>)
 80033dc:	885b      	ldrh	r3, [r3, #2]
 80033de:	461a      	mov	r2, r3
 80033e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033e4:	fb03 f202 	mul.w	r2, r3, r2
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4413      	add	r3, r2
 80033ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003424 <search_tick+0x118>)
 80033ee:	6013      	str	r3, [r2, #0]
                break;
 80033f0:	e011      	b.n	8003416 <search_tick+0x10a>
            }

            /* keep ON */
            if (!Motor_GetStatus())
 80033f2:	f7ff fbd7 	bl	8002ba4 <Motor_GetStatus>
 80033f6:	4603      	mov	r3, r0
 80033f8:	f083 0301 	eor.w	r3, r3, #1
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d008      	beq.n	8003414 <search_tick+0x108>
                start_motor();
 8003402:	f7ff fbc1 	bl	8002b88 <start_motor>
            break;
 8003406:	e005      	b.n	8003414 <search_tick+0x108>
    if (!searchActive) return;
 8003408:	bf00      	nop
 800340a:	e004      	b.n	8003416 <search_tick+0x10a>
            break;
 800340c:	bf00      	nop
 800340e:	e002      	b.n	8003416 <search_tick+0x10a>
            break;
 8003410:	bf00      	nop
 8003412:	e000      	b.n	8003416 <search_tick+0x10a>
            break;
 8003414:	bf00      	nop
    }
}/* ============================================================
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	200004fa 	.word	0x200004fa
 8003420:	2000053e 	.word	0x2000053e
 8003424:	20000540 	.word	0x20000540
 8003428:	20000538 	.word	0x20000538
 800342c:	200004fc 	.word	0x200004fc

08003430 <toSec>:

TimerSlot timerSlots[5];

/* convert H:M  seconds since midnight */
static uint32_t toSec(uint8_t h, uint8_t m)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	460a      	mov	r2, r1
 800343a:	71fb      	strb	r3, [r7, #7]
 800343c:	4613      	mov	r3, r2
 800343e:	71bb      	strb	r3, [r7, #6]
    return (uint32_t)h * 3600UL + (uint32_t)m * 60UL;
 8003440:	79fb      	ldrb	r3, [r7, #7]
 8003442:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8003446:	fb02 f103 	mul.w	r1, r2, r3
 800344a:	79ba      	ldrb	r2, [r7, #6]
 800344c:	4613      	mov	r3, r2
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
}
 8003456:	4618      	mov	r0, r3
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	bc80      	pop	{r7}
 800345e:	4770      	bx	lr

08003460 <timer_any_slot_should_run>:

/* ============================================================
   Returns TRUE if ANY slot should turn the motor ON
   ============================================================ */
static bool timer_any_slot_should_run(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
    RTC_GetTimeDate();  // update time struct
 8003466:	f000 fbf5 	bl	8003c54 <RTC_GetTimeDate>
    uint32_t nowS = toSec(time.hour, time.minutes);
 800346a:	4b32      	ldr	r3, [pc, #200]	@ (8003534 <timer_any_slot_should_run+0xd4>)
 800346c:	789b      	ldrb	r3, [r3, #2]
 800346e:	4a31      	ldr	r2, [pc, #196]	@ (8003534 <timer_any_slot_should_run+0xd4>)
 8003470:	7852      	ldrb	r2, [r2, #1]
 8003472:	4611      	mov	r1, r2
 8003474:	4618      	mov	r0, r3
 8003476:	f7ff ffdb 	bl	8003430 <toSec>
 800347a:	60b8      	str	r0, [r7, #8]

    for (int i = 0; i < 5; i++)
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e04f      	b.n	8003522 <timer_any_slot_should_run+0xc2>
    {
        if (!timerSlots[i].enabled) continue;
 8003482:	492d      	ldr	r1, [pc, #180]	@ (8003538 <timer_any_slot_should_run+0xd8>)
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	4613      	mov	r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	4413      	add	r3, r2
 800348c:	440b      	add	r3, r1
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	f083 0301 	eor.w	r3, r3, #1
 8003494:	b2db      	uxtb	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d13f      	bne.n	800351a <timer_any_slot_should_run+0xba>

        uint32_t on  = toSec(timerSlots[i].onHour,  timerSlots[i].onMinute);
 800349a:	4927      	ldr	r1, [pc, #156]	@ (8003538 <timer_any_slot_should_run+0xd8>)
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4613      	mov	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	4413      	add	r3, r2
 80034a4:	440b      	add	r3, r1
 80034a6:	3301      	adds	r3, #1
 80034a8:	7818      	ldrb	r0, [r3, #0]
 80034aa:	4923      	ldr	r1, [pc, #140]	@ (8003538 <timer_any_slot_should_run+0xd8>)
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4613      	mov	r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4413      	add	r3, r2
 80034b4:	440b      	add	r3, r1
 80034b6:	3302      	adds	r3, #2
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	4619      	mov	r1, r3
 80034bc:	f7ff ffb8 	bl	8003430 <toSec>
 80034c0:	6078      	str	r0, [r7, #4]
        uint32_t off = toSec(timerSlots[i].offHour, timerSlots[i].offMinute);
 80034c2:	491d      	ldr	r1, [pc, #116]	@ (8003538 <timer_any_slot_should_run+0xd8>)
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4613      	mov	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	440b      	add	r3, r1
 80034ce:	3303      	adds	r3, #3
 80034d0:	7818      	ldrb	r0, [r3, #0]
 80034d2:	4919      	ldr	r1, [pc, #100]	@ (8003538 <timer_any_slot_should_run+0xd8>)
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	4613      	mov	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	4413      	add	r3, r2
 80034dc:	440b      	add	r3, r1
 80034de:	3304      	adds	r3, #4
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	4619      	mov	r1, r3
 80034e4:	f7ff ffa4 	bl	8003430 <toSec>
 80034e8:	6038      	str	r0, [r7, #0]

        /* normal window: 10:0014:00 */
        if (on < off)
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d209      	bcs.n	8003506 <timer_any_slot_should_run+0xa6>
        {
            if (nowS >= on && nowS < off)
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d310      	bcc.n	800351c <timer_any_slot_should_run+0xbc>
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d20c      	bcs.n	800351c <timer_any_slot_should_run+0xbc>
                return true;
 8003502:	2301      	movs	r3, #1
 8003504:	e011      	b.n	800352a <timer_any_slot_should_run+0xca>
        }
        else
        {
            /* cross-midnight: 22:0006:00 */
            if (nowS >= on || nowS < off)
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	429a      	cmp	r2, r3
 800350c:	d203      	bcs.n	8003516 <timer_any_slot_should_run+0xb6>
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d202      	bcs.n	800351c <timer_any_slot_should_run+0xbc>
                return true;
 8003516:	2301      	movs	r3, #1
 8003518:	e007      	b.n	800352a <timer_any_slot_should_run+0xca>
        if (!timerSlots[i].enabled) continue;
 800351a:	bf00      	nop
    for (int i = 0; i < 5; i++)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	3301      	adds	r3, #1
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2b04      	cmp	r3, #4
 8003526:	ddac      	ble.n	8003482 <timer_any_slot_should_run+0x22>
        }
    }

    return false;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	20000570 	.word	0x20000570
 8003538:	20000544 	.word	0x20000544

0800353c <ModelHandle_StartTimer>:

/* ============================================================
   START TIMER MODE
   ============================================================ */
void ModelHandle_StartTimer(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
    clear_all_modes();
 8003542:	f7ff fac7 	bl	8002ad4 <clear_all_modes>
    timerActive = true;
 8003546:	4b09      	ldr	r3, [pc, #36]	@ (800356c <ModelHandle_StartTimer+0x30>)
 8003548:	2201      	movs	r2, #1
 800354a:	701a      	strb	r2, [r3, #0]

    bool shouldRun = timer_any_slot_should_run();
 800354c:	f7ff ff88 	bl	8003460 <timer_any_slot_should_run>
 8003550:	4603      	mov	r3, r0
 8003552:	71fb      	strb	r3, [r7, #7]

    if (shouldRun)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d002      	beq.n	8003560 <ModelHandle_StartTimer+0x24>
        start_motor();
 800355a:	f7ff fb15 	bl	8002b88 <start_motor>
    else
        stop_motor_keep_modes();
}
 800355e:	e001      	b.n	8003564 <ModelHandle_StartTimer+0x28>
        stop_motor_keep_modes();
 8003560:	f7ff fb19 	bl	8002b96 <stop_motor_keep_modes>
}
 8003564:	bf00      	nop
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	200004fb 	.word	0x200004fb

08003570 <timer_tick>:

/* ============================================================
   TIMER TICK  called in ModelHandle_Process()
   ============================================================ */
static void timer_tick(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
    if (!timerActive)
 8003576:	4b13      	ldr	r3, [pc, #76]	@ (80035c4 <timer_tick+0x54>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	f083 0301 	eor.w	r3, r3, #1
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d119      	bne.n	80035ba <timer_tick+0x4a>
        return;

    bool shouldRun = timer_any_slot_should_run();
 8003586:	f7ff ff6b 	bl	8003460 <timer_any_slot_should_run>
 800358a:	4603      	mov	r3, r0
 800358c:	71fb      	strb	r3, [r7, #7]

    if (shouldRun)
 800358e:	79fb      	ldrb	r3, [r7, #7]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <timer_tick+0x3a>
    {
        if (!Motor_GetStatus())
 8003594:	f7ff fb06 	bl	8002ba4 <Motor_GetStatus>
 8003598:	4603      	mov	r3, r0
 800359a:	f083 0301 	eor.w	r3, r3, #1
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00b      	beq.n	80035bc <timer_tick+0x4c>
            start_motor();
 80035a4:	f7ff faf0 	bl	8002b88 <start_motor>
 80035a8:	e008      	b.n	80035bc <timer_tick+0x4c>
    }
    else
    {
        if (Motor_GetStatus())
 80035aa:	f7ff fafb 	bl	8002ba4 <Motor_GetStatus>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d003      	beq.n	80035bc <timer_tick+0x4c>
            stop_motor_keep_modes();
 80035b4:	f7ff faef 	bl	8002b96 <stop_motor_keep_modes>
 80035b8:	e000      	b.n	80035bc <timer_tick+0x4c>
        return;
 80035ba:	bf00      	nop
    }
}
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	200004fb 	.word	0x200004fb

080035c8 <ModelHandle_StartSemiAuto>:
/* ============================================================
   SEMI AUTO
   ============================================================ */

void ModelHandle_StartSemiAuto(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
    clear_all_modes();
 80035cc:	f7ff fa82 	bl	8002ad4 <clear_all_modes>

    semiAutoActive = true;
 80035d0:	4b07      	ldr	r3, [pc, #28]	@ (80035f0 <ModelHandle_StartSemiAuto+0x28>)
 80035d2:	2201      	movs	r2, #1
 80035d4:	701a      	strb	r2, [r3, #0]

    if (!isTankFull())
 80035d6:	f7ff fb2d 	bl	8002c34 <isTankFull>
 80035da:	4603      	mov	r3, r0
 80035dc:	f083 0301 	eor.w	r3, r3, #1
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <ModelHandle_StartSemiAuto+0x22>
        start_motor();
 80035e6:	f7ff facf 	bl	8002b88 <start_motor>
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	200004f7 	.word	0x200004f7

080035f4 <semi_auto_tick>:
    semiAutoActive = false;
    stop_motor_keep_modes();
}

static void semi_auto_tick(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
    if (!semiAutoActive) return;
 80035f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003634 <semi_auto_tick+0x40>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	f083 0301 	eor.w	r3, r3, #1
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	d112      	bne.n	800362e <semi_auto_tick+0x3a>

    /* full tank terminates mode */
    if (isTankFull())
 8003608:	f7ff fb14 	bl	8002c34 <isTankFull>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d002      	beq.n	8003618 <semi_auto_tick+0x24>
    {
        ModelHandle_StopAllModesAndMotor();
 8003612:	f7ff fb79 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
        return;
 8003616:	e00b      	b.n	8003630 <semi_auto_tick+0x3c>
    }

    /* stay ON */
    if (!Motor_GetStatus())
 8003618:	f7ff fac4 	bl	8002ba4 <Motor_GetStatus>
 800361c:	4603      	mov	r3, r0
 800361e:	f083 0301 	eor.w	r3, r3, #1
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <semi_auto_tick+0x3c>
        start_motor();
 8003628:	f7ff faae 	bl	8002b88 <start_motor>
 800362c:	e000      	b.n	8003630 <semi_auto_tick+0x3c>
    if (!semiAutoActive) return;
 800362e:	bf00      	nop
}
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	200004f7 	.word	0x200004f7

08003638 <protections_tick>:
/* ============================================================
   CENTRAL PROTECTION SYSTEM
   ============================================================ */

static void protections_tick(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
    static uint32_t maxRunStart = 0;
    static bool maxRunArmed = false;

    /* Overload / UnderVoltage  immediate hard stop */
    if (senseOverLoad || senseOverUnderVolt)
 800363c:	4b1f      	ldr	r3, [pc, #124]	@ (80036bc <protections_tick+0x84>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	b2db      	uxtb	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	d104      	bne.n	8003650 <protections_tick+0x18>
 8003646:	4b1e      	ldr	r3, [pc, #120]	@ (80036c0 <protections_tick+0x88>)
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <protections_tick+0x1e>
    {
        ModelHandle_StopAllModesAndMotor();
 8003650:	f7ff fb5a 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
        return;
 8003654:	e031      	b.n	80036ba <protections_tick+0x82>
    }

    /* Max continuous run time */
    if (Motor_GetStatus() && !maxRunArmed)
 8003656:	f7ff faa5 	bl	8002ba4 <Motor_GetStatus>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00f      	beq.n	8003680 <protections_tick+0x48>
 8003660:	4b18      	ldr	r3, [pc, #96]	@ (80036c4 <protections_tick+0x8c>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	f083 0301 	eor.w	r3, r3, #1
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b00      	cmp	r3, #0
 800366c:	d008      	beq.n	8003680 <protections_tick+0x48>
    {
        maxRunStart = now_ms();
 800366e:	f7ff fa29 	bl	8002ac4 <now_ms>
 8003672:	4603      	mov	r3, r0
 8003674:	4a14      	ldr	r2, [pc, #80]	@ (80036c8 <protections_tick+0x90>)
 8003676:	6013      	str	r3, [r2, #0]
        maxRunArmed = true;
 8003678:	4b12      	ldr	r3, [pc, #72]	@ (80036c4 <protections_tick+0x8c>)
 800367a:	2201      	movs	r2, #1
 800367c:	701a      	strb	r2, [r3, #0]
 800367e:	e00a      	b.n	8003696 <protections_tick+0x5e>
    }
    else if (!Motor_GetStatus())
 8003680:	f7ff fa90 	bl	8002ba4 <Motor_GetStatus>
 8003684:	4603      	mov	r3, r0
 8003686:	f083 0301 	eor.w	r3, r3, #1
 800368a:	b2db      	uxtb	r3, r3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <protections_tick+0x5e>
    {
        maxRunArmed = false;
 8003690:	4b0c      	ldr	r3, [pc, #48]	@ (80036c4 <protections_tick+0x8c>)
 8003692:	2200      	movs	r2, #0
 8003694:	701a      	strb	r2, [r3, #0]
    }

    if (maxRunArmed &&
 8003696:	4b0b      	ldr	r3, [pc, #44]	@ (80036c4 <protections_tick+0x8c>)
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00d      	beq.n	80036ba <protections_tick+0x82>
        (now_ms() - maxRunStart) >= MAX_CONT_RUN_MS)
 800369e:	f7ff fa11 	bl	8002ac4 <now_ms>
 80036a2:	4602      	mov	r2, r0
 80036a4:	4b08      	ldr	r3, [pc, #32]	@ (80036c8 <protections_tick+0x90>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	1ad3      	subs	r3, r2, r3
 80036aa:	4a08      	ldr	r2, [pc, #32]	@ (80036cc <protections_tick+0x94>)
    if (maxRunArmed &&
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d304      	bcc.n	80036ba <protections_tick+0x82>
    {
        senseMaxRunReached = true;
 80036b0:	4b07      	ldr	r3, [pc, #28]	@ (80036d0 <protections_tick+0x98>)
 80036b2:	2201      	movs	r2, #1
 80036b4:	701a      	strb	r2, [r3, #0]
        ModelHandle_StopAllModesAndMotor();
 80036b6:	f7ff fb27 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
    }
}
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	200004fd 	.word	0x200004fd
 80036c0:	200004fe 	.word	0x200004fe
 80036c4:	20000568 	.word	0x20000568
 80036c8:	2000056c 	.word	0x2000056c
 80036cc:	006ddd00 	.word	0x006ddd00
 80036d0:	200004ff 	.word	0x200004ff

080036d4 <leds_from_model>:
/* ============================================================
   LED SYSTEM (updated to match your logic)
   ============================================================ */

static void leds_from_model(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
    LED_ClearAllIntents();
 80036d8:	f7fe fc0c 	bl	8001ef4 <LED_ClearAllIntents>

    /* GREEN = motor ON */
    if (Motor_GetStatus())
 80036dc:	f7ff fa62 	bl	8002ba4 <Motor_GetStatus>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <leds_from_model+0x1c>
        LED_SetIntent(LED_COLOR_GREEN, LED_MODE_STEADY, 0);
 80036e6:	2200      	movs	r2, #0
 80036e8:	2101      	movs	r1, #1
 80036ea:	2000      	movs	r0, #0
 80036ec:	f7fe fc22 	bl	8001f34 <LED_SetIntent>

    /* GREEN BLINK = countdown active */
    if (countdownActive)
 80036f0:	4b20      	ldr	r3, [pc, #128]	@ (8003774 <leds_from_model+0xa0>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <leds_from_model+0x32>
        LED_SetIntent(LED_COLOR_GREEN, LED_MODE_BLINK, 400);
 80036fa:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80036fe:	2102      	movs	r1, #2
 8003700:	2000      	movs	r0, #0
 8003702:	f7fe fc17 	bl	8001f34 <LED_SetIntent>

    /* RED = dry-run problem (motor wants ON but no water) */
    if (!senseDryRun && Motor_GetStatus())
 8003706:	4b1c      	ldr	r3, [pc, #112]	@ (8003778 <leds_from_model+0xa4>)
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	b2db      	uxtb	r3, r3
 800370c:	f083 0301 	eor.w	r3, r3, #1
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <leds_from_model+0x56>
 8003716:	f7ff fa45 	bl	8002ba4 <Motor_GetStatus>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d004      	beq.n	800372a <leds_from_model+0x56>
        LED_SetIntent(LED_COLOR_RED, LED_MODE_STEADY, 0);
 8003720:	2200      	movs	r2, #0
 8003722:	2101      	movs	r1, #1
 8003724:	2001      	movs	r0, #1
 8003726:	f7fe fc05 	bl	8001f34 <LED_SetIntent>

    /* BLUE = overload */
    if (senseOverLoad)
 800372a:	4b14      	ldr	r3, [pc, #80]	@ (800377c <leds_from_model+0xa8>)
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b00      	cmp	r3, #0
 8003732:	d005      	beq.n	8003740 <leds_from_model+0x6c>
        LED_SetIntent(LED_COLOR_BLUE, LED_MODE_BLINK, 350);
 8003734:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8003738:	2102      	movs	r1, #2
 800373a:	2002      	movs	r0, #2
 800373c:	f7fe fbfa 	bl	8001f34 <LED_SetIntent>

    /* PURPLE = under/over voltage */
    if (senseOverUnderVolt)
 8003740:	4b0f      	ldr	r3, [pc, #60]	@ (8003780 <leds_from_model+0xac>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <leds_from_model+0x82>
        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_BLINK, 350);
 800374a:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800374e:	2102      	movs	r1, #2
 8003750:	2003      	movs	r0, #3
 8003752:	f7fe fbef 	bl	8001f34 <LED_SetIntent>

    /* RED BLINK = max runtime hit */
    if (senseMaxRunReached)
 8003756:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <leds_from_model+0xb0>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <leds_from_model+0x98>
        LED_SetIntent(LED_COLOR_RED, LED_MODE_BLINK, 300);
 8003760:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003764:	2102      	movs	r1, #2
 8003766:	2001      	movs	r0, #1
 8003768:	f7fe fbe4 	bl	8001f34 <LED_SetIntent>

    LED_ApplyIntents();
 800376c:	f7fe fc02 	bl	8001f74 <LED_ApplyIntents>
}
 8003770:	bf00      	nop
 8003772:	bd80      	pop	{r7, pc}
 8003774:	200004f8 	.word	0x200004f8
 8003778:	200004fc 	.word	0x200004fc
 800377c:	200004fd 	.word	0x200004fd
 8003780:	200004fe 	.word	0x200004fe
 8003784:	200004ff 	.word	0x200004ff

08003788 <ModelHandle_Process>:
/* ============================================================
   MAIN PROCESS LOOP (THE HEART OF THE SYSTEM)
   ============================================================ */

void ModelHandle_Process(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
    /* -------------------------------
       1) Update water / dry state
       ------------------------------- */
    ModelHandle_SoftDryRunHandler();
 800378c:	f7ff fb36 	bl	8002dfc <ModelHandle_SoftDryRunHandler>

    /* -------------------------------
       2) Tickers for all modes
       (ONLY when mode is active)
       ------------------------------- */
    if (twistActive)         twist_tick();
 8003790:	4b15      	ldr	r3, [pc, #84]	@ (80037e8 <ModelHandle_Process+0x60>)
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <ModelHandle_Process+0x16>
 800379a:	f7ff fce3 	bl	8003164 <twist_tick>
    if (countdownActive)     countdown_tick();
 800379e:	4b13      	ldr	r3, [pc, #76]	@ (80037ec <ModelHandle_Process+0x64>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <ModelHandle_Process+0x24>
 80037a8:	f7ff fc58 	bl	800305c <countdown_tick>
    if (searchActive)        search_tick();
 80037ac:	4b10      	ldr	r3, [pc, #64]	@ (80037f0 <ModelHandle_Process+0x68>)
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <ModelHandle_Process+0x32>
 80037b6:	f7ff fda9 	bl	800330c <search_tick>
    if (timerActive)        timer_tick();
 80037ba:	4b0e      	ldr	r3, [pc, #56]	@ (80037f4 <ModelHandle_Process+0x6c>)
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <ModelHandle_Process+0x40>
 80037c4:	f7ff fed4 	bl	8003570 <timer_tick>

    if (semiAutoActive)      semi_auto_tick();
 80037c8:	4b0b      	ldr	r3, [pc, #44]	@ (80037f8 <ModelHandle_Process+0x70>)
 80037ca:	781b      	ldrb	r3, [r3, #0]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <ModelHandle_Process+0x4e>
 80037d2:	f7ff ff0f 	bl	80035f4 <semi_auto_tick>

    /* -------------------------------
       3) Protections
       ------------------------------- */
    protections_tick();
 80037d6:	f7ff ff2f 	bl	8003638 <protections_tick>

    /* -------------------------------
       4) LEDs update
       ------------------------------- */
    leds_from_model();
 80037da:	f7ff ff7b 	bl	80036d4 <leds_from_model>

    /* -------------------------------
       5) Throttled UART update
       ------------------------------- */
    Safe_SendStatusPacket();
 80037de:	f7ff fa55 	bl	8002c8c <Safe_SendStatusPacket>
}
 80037e2:	bf00      	nop
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	200004f9 	.word	0x200004f9
 80037ec:	200004f8 	.word	0x200004f8
 80037f0:	200004fa 	.word	0x200004fa
 80037f4:	200004fb 	.word	0x200004fb
 80037f8:	200004f7 	.word	0x200004f7

080037fc <ModelHandle_ResetAll>:
/* ============================================================
   RESET ALL + EEPROM DEFAULTS
   ============================================================ */

void ModelHandle_ResetAll(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
    clear_all_modes();
 8003802:	f7ff f967 	bl	8002ad4 <clear_all_modes>

    stop_motor_keep_modes();
 8003806:	f7ff f9c6 	bl	8002b96 <stop_motor_keep_modes>

    /* Reset flags */
    senseDryRun        = false;
 800380a:	4b34      	ldr	r3, [pc, #208]	@ (80038dc <ModelHandle_ResetAll+0xe0>)
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
    senseOverLoad      = false;
 8003810:	4b33      	ldr	r3, [pc, #204]	@ (80038e0 <ModelHandle_ResetAll+0xe4>)
 8003812:	2200      	movs	r2, #0
 8003814:	701a      	strb	r2, [r3, #0]
    senseOverUnderVolt = false;
 8003816:	4b33      	ldr	r3, [pc, #204]	@ (80038e4 <ModelHandle_ResetAll+0xe8>)
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
    senseMaxRunReached = false;
 800381c:	4b32      	ldr	r3, [pc, #200]	@ (80038e8 <ModelHandle_ResetAll+0xec>)
 800381e:	2200      	movs	r2, #0
 8003820:	701a      	strb	r2, [r3, #0]

    /* Reset all modes */
    countdownActive = false;
 8003822:	4b32      	ldr	r3, [pc, #200]	@ (80038ec <ModelHandle_ResetAll+0xf0>)
 8003824:	2200      	movs	r2, #0
 8003826:	701a      	strb	r2, [r3, #0]
    twistActive     = false;
 8003828:	4b31      	ldr	r3, [pc, #196]	@ (80038f0 <ModelHandle_ResetAll+0xf4>)
 800382a:	2200      	movs	r2, #0
 800382c:	701a      	strb	r2, [r3, #0]
    searchActive    = false;
 800382e:	4b31      	ldr	r3, [pc, #196]	@ (80038f4 <ModelHandle_ResetAll+0xf8>)
 8003830:	2200      	movs	r2, #0
 8003832:	701a      	strb	r2, [r3, #0]
    timerActive     = false;
 8003834:	4b30      	ldr	r3, [pc, #192]	@ (80038f8 <ModelHandle_ResetAll+0xfc>)
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
    semiAutoActive  = false;
 800383a:	4b30      	ldr	r3, [pc, #192]	@ (80038fc <ModelHandle_ResetAll+0x100>)
 800383c:	2200      	movs	r2, #0
 800383e:	701a      	strb	r2, [r3, #0]
    manualActive    = false;
 8003840:	4b2f      	ldr	r3, [pc, #188]	@ (8003900 <ModelHandle_ResetAll+0x104>)
 8003842:	2200      	movs	r2, #0
 8003844:	701a      	strb	r2, [r3, #0]

    /* Reset timers/mode settings */
    twistSettings.onDurationSeconds  = 5;
 8003846:	4b2f      	ldr	r3, [pc, #188]	@ (8003904 <ModelHandle_ResetAll+0x108>)
 8003848:	2205      	movs	r2, #5
 800384a:	805a      	strh	r2, [r3, #2]
    twistSettings.offDurationSeconds = 5;
 800384c:	4b2d      	ldr	r3, [pc, #180]	@ (8003904 <ModelHandle_ResetAll+0x108>)
 800384e:	2205      	movs	r2, #5
 8003850:	809a      	strh	r2, [r3, #4]

    searchSettings.testingGapSeconds = 6;
 8003852:	4b2d      	ldr	r3, [pc, #180]	@ (8003908 <ModelHandle_ResetAll+0x10c>)
 8003854:	2206      	movs	r2, #6
 8003856:	805a      	strh	r2, [r3, #2]
    searchSettings.dryRunTimeSeconds = 4;
 8003858:	4b2b      	ldr	r3, [pc, #172]	@ (8003908 <ModelHandle_ResetAll+0x10c>)
 800385a:	2204      	movs	r2, #4
 800385c:	809a      	strh	r2, [r3, #4]

    countdownDuration = 0;
 800385e:	4b2b      	ldr	r3, [pc, #172]	@ (800390c <ModelHandle_ResetAll+0x110>)
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]

    for (int i = 0; i < 5; i++)
 8003864:	2300      	movs	r3, #0
 8003866:	607b      	str	r3, [r7, #4]
 8003868:	e02e      	b.n	80038c8 <ModelHandle_ResetAll+0xcc>
    {
        timerSlots[i].enabled = false;
 800386a:	4929      	ldr	r1, [pc, #164]	@ (8003910 <ModelHandle_ResetAll+0x114>)
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	4413      	add	r3, r2
 8003874:	440b      	add	r3, r1
 8003876:	2200      	movs	r2, #0
 8003878:	701a      	strb	r2, [r3, #0]
        timerSlots[i].onHour = 0;
 800387a:	4925      	ldr	r1, [pc, #148]	@ (8003910 <ModelHandle_ResetAll+0x114>)
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	4613      	mov	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	4413      	add	r3, r2
 8003884:	440b      	add	r3, r1
 8003886:	3301      	adds	r3, #1
 8003888:	2200      	movs	r2, #0
 800388a:	701a      	strb	r2, [r3, #0]
        timerSlots[i].onMinute = 0;
 800388c:	4920      	ldr	r1, [pc, #128]	@ (8003910 <ModelHandle_ResetAll+0x114>)
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	4613      	mov	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4413      	add	r3, r2
 8003896:	440b      	add	r3, r1
 8003898:	3302      	adds	r3, #2
 800389a:	2200      	movs	r2, #0
 800389c:	701a      	strb	r2, [r3, #0]
        timerSlots[i].offHour = 0;
 800389e:	491c      	ldr	r1, [pc, #112]	@ (8003910 <ModelHandle_ResetAll+0x114>)
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	4613      	mov	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4413      	add	r3, r2
 80038a8:	440b      	add	r3, r1
 80038aa:	3303      	adds	r3, #3
 80038ac:	2200      	movs	r2, #0
 80038ae:	701a      	strb	r2, [r3, #0]
        timerSlots[i].offMinute = 0;
 80038b0:	4917      	ldr	r1, [pc, #92]	@ (8003910 <ModelHandle_ResetAll+0x114>)
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	4613      	mov	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	440b      	add	r3, r1
 80038bc:	3304      	adds	r3, #4
 80038be:	2200      	movs	r2, #0
 80038c0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 5; i++)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	3301      	adds	r3, #1
 80038c6:	607b      	str	r3, [r7, #4]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	ddcd      	ble.n	800386a <ModelHandle_ResetAll+0x6e>
    }

    UART_SendStatusPacket();
 80038ce:	f002 fac3 	bl	8005e58 <UART_SendStatusPacket>
}
 80038d2:	bf00      	nop
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	200004fc 	.word	0x200004fc
 80038e0:	200004fd 	.word	0x200004fd
 80038e4:	200004fe 	.word	0x200004fe
 80038e8:	200004ff 	.word	0x200004ff
 80038ec:	200004f8 	.word	0x200004f8
 80038f0:	200004f9 	.word	0x200004f9
 80038f4:	200004fa 	.word	0x200004fa
 80038f8:	200004fb 	.word	0x200004fb
 80038fc:	200004f7 	.word	0x200004f7
 8003900:	200004f6 	.word	0x200004f6
 8003904:	2000052c 	.word	0x2000052c
 8003908:	20000538 	.word	0x20000538
 800390c:	20000518 	.word	0x20000518
 8003910:	20000544 	.word	0x20000544

08003914 <Relay_Init>:
    { Relay2_GPIO_Port, Relay2_Pin },
    { Relay3_GPIO_Port, Relay3_Pin }
};

void Relay_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800391a:	1d3b      	adds	r3, r7, #4
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
 8003920:	605a      	str	r2, [r3, #4]
 8003922:	609a      	str	r2, [r3, #8]
 8003924:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003926:	4b1e      	ldr	r3, [pc, #120]	@ (80039a0 <Relay_Init+0x8c>)
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	4a1d      	ldr	r2, [pc, #116]	@ (80039a0 <Relay_Init+0x8c>)
 800392c:	f043 0308 	orr.w	r3, r3, #8
 8003930:	6193      	str	r3, [r2, #24]
 8003932:	4b1b      	ldr	r3, [pc, #108]	@ (80039a0 <Relay_Init+0x8c>)
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800393e:	2301      	movs	r3, #1
 8003940:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8003942:	2300      	movs	r3, #0
 8003944:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003946:	2302      	movs	r3, #2
 8003948:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < NUM_RELAYS; i++) {
 800394a:	2300      	movs	r3, #0
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	e01e      	b.n	800398e <Relay_Init+0x7a>
        GPIO_InitStruct.Pin = relays[i].pin;
 8003950:	4a14      	ldr	r2, [pc, #80]	@ (80039a4 <Relay_Init+0x90>)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	00db      	lsls	r3, r3, #3
 8003956:	4413      	add	r3, r2
 8003958:	889b      	ldrh	r3, [r3, #4]
 800395a:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(relays[i].port, &GPIO_InitStruct);
 800395c:	4a11      	ldr	r2, [pc, #68]	@ (80039a4 <Relay_Init+0x90>)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003964:	1d3a      	adds	r2, r7, #4
 8003966:	4611      	mov	r1, r2
 8003968:	4618      	mov	r0, r3
 800396a:	f003 fead 	bl	80076c8 <HAL_GPIO_Init>
        // Ensure relays are off initially
        HAL_GPIO_WritePin(relays[i].port, relays[i].pin,
 800396e:	4a0d      	ldr	r2, [pc, #52]	@ (80039a4 <Relay_Init+0x90>)
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003976:	4a0b      	ldr	r2, [pc, #44]	@ (80039a4 <Relay_Init+0x90>)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	00db      	lsls	r3, r3, #3
 800397c:	4413      	add	r3, r2
 800397e:	889b      	ldrh	r3, [r3, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	4619      	mov	r1, r3
 8003984:	f004 f83b 	bl	80079fe <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_RELAYS; i++) {
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	3301      	adds	r3, #1
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b02      	cmp	r3, #2
 8003992:	dddd      	ble.n	8003950 <Relay_Init+0x3c>
                          (RELAY_ACTIVE_STATE == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET);
    }
}
 8003994:	bf00      	nop
 8003996:	bf00      	nop
 8003998:	3718      	adds	r7, #24
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40021000 	.word	0x40021000
 80039a4:	0800fbc0 	.word	0x0800fbc0

080039a8 <Relay_Set>:

void Relay_Set(uint8_t relay_no, bool on)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	460a      	mov	r2, r1
 80039b2:	71fb      	strb	r3, [r7, #7]
 80039b4:	4613      	mov	r3, r2
 80039b6:	71bb      	strb	r3, [r7, #6]
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d012      	beq.n	80039e4 <Relay_Set+0x3c>
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	2b03      	cmp	r3, #3
 80039c2:	d80f      	bhi.n	80039e4 <Relay_Set+0x3c>

    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80039c4:	79fb      	ldrb	r3, [r7, #7]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	4a08      	ldr	r2, [pc, #32]	@ (80039ec <Relay_Set+0x44>)
 80039ca:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
                      relays[relay_no - 1].pin,
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	3b01      	subs	r3, #1
 80039d2:	4a06      	ldr	r2, [pc, #24]	@ (80039ec <Relay_Set+0x44>)
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	4413      	add	r3, r2
 80039d8:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 80039da:	79ba      	ldrb	r2, [r7, #6]
 80039dc:	4619      	mov	r1, r3
 80039de:	f004 f80e 	bl	80079fe <HAL_GPIO_WritePin>
 80039e2:	e000      	b.n	80039e6 <Relay_Set+0x3e>
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 80039e4:	bf00      	nop
                      on ? RELAY_ACTIVE_STATE :
                           (RELAY_ACTIVE_STATE == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET));
}
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	0800fbc0 	.word	0x0800fbc0

080039f0 <RF_Init>:
    __HAL_TIM_SET_COUNTER(&htim3, 0);
    while (__HAL_TIM_GET_COUNTER(&htim3) < us);
}

// --- init RF pin (set low) ---
void RF_Init(void) {
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RF_DATA_GPIO_Port, RF_DATA_Pin, GPIO_PIN_RESET);
 80039f4:	2200      	movs	r2, #0
 80039f6:	2180      	movs	r1, #128	@ 0x80
 80039f8:	4802      	ldr	r0, [pc, #8]	@ (8003a04 <RF_Init+0x14>)
 80039fa:	f004 f800 	bl	80079fe <HAL_GPIO_WritePin>
}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40010c00 	.word	0x40010c00

08003a08 <RTC_EEPROM_Read>:
    printf(" EEPROM write complete\r\n");
    return true;
}

bool RTC_EEPROM_Read(uint16_t memAddr, uint8_t *data, uint16_t len)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af04      	add	r7, sp, #16
 8003a0e:	4603      	mov	r3, r0
 8003a10:	6039      	str	r1, [r7, #0]
 8003a12:	80fb      	strh	r3, [r7, #6]
 8003a14:	4613      	mov	r3, r2
 8003a16:	80bb      	strh	r3, [r7, #4]
    if (memAddr + len > RTC_EEPROM_TOTAL_SIZE) return false;
 8003a18:	88fa      	ldrh	r2, [r7, #6]
 8003a1a:	88bb      	ldrh	r3, [r7, #4]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a22:	dd01      	ble.n	8003a28 <RTC_EEPROM_Read+0x20>
 8003a24:	2300      	movs	r3, #0
 8003a26:	e017      	b.n	8003a58 <RTC_EEPROM_Read+0x50>

    if (HAL_I2C_Mem_Read(&hi2c2, RTC_EEPROM_ADDR,
 8003a28:	88fa      	ldrh	r2, [r7, #6]
 8003a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2e:	9302      	str	r3, [sp, #8]
 8003a30:	88bb      	ldrh	r3, [r7, #4]
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	2301      	movs	r3, #1
 8003a3a:	21ae      	movs	r1, #174	@ 0xae
 8003a3c:	4808      	ldr	r0, [pc, #32]	@ (8003a60 <RTC_EEPROM_Read+0x58>)
 8003a3e:	f004 fb4b 	bl	80080d8 <HAL_I2C_Mem_Read>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d006      	beq.n	8003a56 <RTC_EEPROM_Read+0x4e>
                         memAddr, I2C_MEMADD_SIZE_8BIT,
                         data, len, HAL_MAX_DELAY) != HAL_OK)
    {
        printf(" EEPROM read failed @0x%04X\r\n", memAddr);
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4805      	ldr	r0, [pc, #20]	@ (8003a64 <RTC_EEPROM_Read+0x5c>)
 8003a4e:	f009 fb47 	bl	800d0e0 <iprintf>
        return false;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e000      	b.n	8003a58 <RTC_EEPROM_Read+0x50>
    }

    return true;
 8003a56:	2301      	movs	r3, #1
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	20000334 	.word	0x20000334
 8003a64:	0800f5a8 	.word	0x0800f5a8

08003a68 <rtc_crc16>:
   CONTROLLER STATE SAVE / LOAD
   ===================================================== */

/* Simple CRC16 (X25) */
static uint16_t rtc_crc16(const uint8_t *data, uint16_t len)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	460b      	mov	r3, r1
 8003a72:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8003a74:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003a78:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	81bb      	strh	r3, [r7, #12]
 8003a7e:	e02a      	b.n	8003ad6 <rtc_crc16+0x6e>
        crc ^= (uint16_t)data[i] << 8;
 8003a80:	89bb      	ldrh	r3, [r7, #12]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	4413      	add	r3, r2
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b21b      	sxth	r3, r3
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	b21a      	sxth	r2, r3
 8003a8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a92:	4053      	eors	r3, r2
 8003a94:	b21b      	sxth	r3, r3
 8003a96:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003a98:	2300      	movs	r3, #0
 8003a9a:	72fb      	strb	r3, [r7, #11]
 8003a9c:	e015      	b.n	8003aca <rtc_crc16+0x62>
            crc = (crc & 0x8000) ? (crc << 1) ^ 0x1021 : (crc << 1);
 8003a9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	da0a      	bge.n	8003abc <rtc_crc16+0x54>
 8003aa6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	b21b      	sxth	r3, r3
 8003aae:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8003ab2:	f083 0301 	eor.w	r3, r3, #1
 8003ab6:	b21b      	sxth	r3, r3
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	e002      	b.n	8003ac2 <rtc_crc16+0x5a>
 8003abc:	89fb      	ldrh	r3, [r7, #14]
 8003abe:	005b      	lsls	r3, r3, #1
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003ac4:	7afb      	ldrb	r3, [r7, #11]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	72fb      	strb	r3, [r7, #11]
 8003aca:	7afb      	ldrb	r3, [r7, #11]
 8003acc:	2b07      	cmp	r3, #7
 8003ace:	d9e6      	bls.n	8003a9e <rtc_crc16+0x36>
    for (uint16_t i = 0; i < len; i++) {
 8003ad0:	89bb      	ldrh	r3, [r7, #12]
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	81bb      	strh	r3, [r7, #12]
 8003ad6:	89ba      	ldrh	r2, [r7, #12]
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d3d0      	bcc.n	8003a80 <rtc_crc16+0x18>
    }
    return crc;
 8003ade:	89fb      	ldrh	r3, [r7, #14]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bc80      	pop	{r7}
 8003ae8:	4770      	bx	lr
	...

08003aec <RTC_LoadPersistentState>:
    return true;
}

/* Read structure back from EEPROM */
bool RTC_LoadPersistentState(RTC_PersistState *s)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
    if (!RTC_EEPROM_Read(0x0100, (uint8_t *)s, sizeof(*s))) {
 8003af4:	222a      	movs	r2, #42	@ 0x2a
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003afc:	f7ff ff84 	bl	8003a08 <RTC_EEPROM_Read>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f083 0301 	eor.w	r3, r3, #1
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d004      	beq.n	8003b16 <RTC_LoadPersistentState+0x2a>
        printf(" Failed to read persistent state\r\n");
 8003b0c:	4812      	ldr	r0, [pc, #72]	@ (8003b58 <RTC_LoadPersistentState+0x6c>)
 8003b0e:	f009 fb4f 	bl	800d1b0 <puts>
        return false;
 8003b12:	2300      	movs	r3, #0
 8003b14:	e01b      	b.n	8003b4e <RTC_LoadPersistentState+0x62>
    }

    uint16_t c = rtc_crc16((uint8_t *)s, sizeof(*s) - 2);
 8003b16:	2128      	movs	r1, #40	@ 0x28
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff ffa5 	bl	8003a68 <rtc_crc16>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	81fb      	strh	r3, [r7, #14]
    if (c != s->crc) {
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b26:	89fa      	ldrh	r2, [r7, #14]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d009      	beq.n	8003b40 <RTC_LoadPersistentState+0x54>
        printf(" CRC mismatch in saved state (stored=%04X calc=%04X)\r\n", s->crc, c);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b30:	4619      	mov	r1, r3
 8003b32:	89fb      	ldrh	r3, [r7, #14]
 8003b34:	461a      	mov	r2, r3
 8003b36:	4809      	ldr	r0, [pc, #36]	@ (8003b5c <RTC_LoadPersistentState+0x70>)
 8003b38:	f009 fad2 	bl	800d0e0 <iprintf>
        return false;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	e006      	b.n	8003b4e <RTC_LoadPersistentState+0x62>
    }

    printf(" Loaded persistent state (mode=%u)\r\n", s->mode);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	4619      	mov	r1, r3
 8003b46:	4806      	ldr	r0, [pc, #24]	@ (8003b60 <RTC_LoadPersistentState+0x74>)
 8003b48:	f009 faca 	bl	800d0e0 <iprintf>
    return true;
 8003b4c:	2301      	movs	r3, #1
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	0800f61c 	.word	0x0800f61c
 8003b5c:	0800f644 	.word	0x0800f644
 8003b60:	0800f684 	.word	0x0800f684

08003b64 <bcd2dec>:
/* Selected I2C address (HAL 8-bit) after probe */
static uint16_t s_rtc_addr = 0;

/* ---------- helpers ---------- */
static uint8_t dec2bcd(uint8_t v) { return (uint8_t)(((v / 10) << 4) | (v % 10)); }
static uint8_t bcd2dec(uint8_t v) { return (uint8_t)(((v >> 4) * 10) + (v & 0x0F)); }
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	71fb      	strb	r3, [r7, #7]
 8003b6e:	79fb      	ldrb	r3, [r7, #7]
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	461a      	mov	r2, r3
 8003b76:	0092      	lsls	r2, r2, #2
 8003b78:	4413      	add	r3, r2
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	79fb      	ldrb	r3, [r7, #7]
 8003b80:	f003 030f 	and.w	r3, r3, #15
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	4413      	add	r3, r2
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bc80      	pop	{r7}
 8003b92:	4770      	bx	lr

08003b94 <RTC_Init>:
    return (w == 0) ? 7 : w;          /* 7=Sunday */
}

/* ---------- probe + init ---------- */
void RTC_Init(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af04      	add	r7, sp, #16
    /* Probe 0x68 first, then 0x57 */
    if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_68, 2, 50) == HAL_OK) {
 8003b9a:	2332      	movs	r3, #50	@ 0x32
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	21d0      	movs	r1, #208	@ 0xd0
 8003ba0:	4827      	ldr	r0, [pc, #156]	@ (8003c40 <RTC_Init+0xac>)
 8003ba2:	f004 fd0d 	bl	80085c0 <HAL_I2C_IsDeviceReady>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d106      	bne.n	8003bba <RTC_Init+0x26>
        s_rtc_addr = DS3231_ADDR_68;
 8003bac:	4b25      	ldr	r3, [pc, #148]	@ (8003c44 <RTC_Init+0xb0>)
 8003bae:	22d0      	movs	r2, #208	@ 0xd0
 8003bb0:	801a      	strh	r2, [r3, #0]
        printf(" DS3231 RTC detected at 0x68\r\n");
 8003bb2:	4825      	ldr	r0, [pc, #148]	@ (8003c48 <RTC_Init+0xb4>)
 8003bb4:	f009 fafc 	bl	800d1b0 <puts>
 8003bb8:	e016      	b.n	8003be8 <RTC_Init+0x54>
    } else if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_57, 2, 50) == HAL_OK) {
 8003bba:	2332      	movs	r3, #50	@ 0x32
 8003bbc:	2202      	movs	r2, #2
 8003bbe:	21ae      	movs	r1, #174	@ 0xae
 8003bc0:	481f      	ldr	r0, [pc, #124]	@ (8003c40 <RTC_Init+0xac>)
 8003bc2:	f004 fcfd 	bl	80085c0 <HAL_I2C_IsDeviceReady>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d106      	bne.n	8003bda <RTC_Init+0x46>
        s_rtc_addr = DS3231_ADDR_57;
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c44 <RTC_Init+0xb0>)
 8003bce:	22ae      	movs	r2, #174	@ 0xae
 8003bd0:	801a      	strh	r2, [r3, #0]
        printf(" RTC EEPROM (0x57) detected\r\n");
 8003bd2:	481e      	ldr	r0, [pc, #120]	@ (8003c4c <RTC_Init+0xb8>)
 8003bd4:	f009 faec 	bl	800d1b0 <puts>
 8003bd8:	e006      	b.n	8003be8 <RTC_Init+0x54>
    } else {
        s_rtc_addr = 0;
 8003bda:	4b1a      	ldr	r3, [pc, #104]	@ (8003c44 <RTC_Init+0xb0>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	801a      	strh	r2, [r3, #0]
        printf(" No RTC or EEPROM found on I2C2\r\n");
 8003be0:	481b      	ldr	r0, [pc, #108]	@ (8003c50 <RTC_Init+0xbc>)
 8003be2:	f009 fae5 	bl	800d1b0 <puts>
 8003be6:	e027      	b.n	8003c38 <RTC_Init+0xa4>
        return;
    }

    /* Clear CH (clock halt) bit if set (seconds @ reg 0x00, bit7) */
    uint8_t sec;
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY) == HAL_OK) {
 8003be8:	4b16      	ldr	r3, [pc, #88]	@ (8003c44 <RTC_Init+0xb0>)
 8003bea:	8819      	ldrh	r1, [r3, #0]
 8003bec:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf0:	9302      	str	r3, [sp, #8]
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	9301      	str	r3, [sp, #4]
 8003bf6:	1dfb      	adds	r3, r7, #7
 8003bf8:	9300      	str	r3, [sp, #0]
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	4810      	ldr	r0, [pc, #64]	@ (8003c40 <RTC_Init+0xac>)
 8003c00:	f004 fa6a 	bl	80080d8 <HAL_I2C_Mem_Read>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d116      	bne.n	8003c38 <RTC_Init+0xa4>
        if (sec & 0x80u) {
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	b25b      	sxtb	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	da12      	bge.n	8003c38 <RTC_Init+0xa4>
            sec &= 0x7Fu;
 8003c12:	79fb      	ldrb	r3, [r7, #7]
 8003c14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	71fb      	strb	r3, [r7, #7]
            (void)HAL_I2C_Mem_Write(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY);
 8003c1c:	4b09      	ldr	r3, [pc, #36]	@ (8003c44 <RTC_Init+0xb0>)
 8003c1e:	8819      	ldrh	r1, [r3, #0]
 8003c20:	f04f 33ff 	mov.w	r3, #4294967295
 8003c24:	9302      	str	r3, [sp, #8]
 8003c26:	2301      	movs	r3, #1
 8003c28:	9301      	str	r3, [sp, #4]
 8003c2a:	1dfb      	adds	r3, r7, #7
 8003c2c:	9300      	str	r3, [sp, #0]
 8003c2e:	2301      	movs	r3, #1
 8003c30:	2200      	movs	r2, #0
 8003c32:	4803      	ldr	r0, [pc, #12]	@ (8003c40 <RTC_Init+0xac>)
 8003c34:	f004 f956 	bl	8007ee4 <HAL_I2C_Mem_Write>
        }
    }
}
 8003c38:	3708      	adds	r7, #8
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	20000334 	.word	0x20000334
 8003c44:	20000578 	.word	0x20000578
 8003c48:	0800f6b0 	.word	0x0800f6b0
 8003c4c:	0800f6d4 	.word	0x0800f6d4
 8003c50:	0800f6f4 	.word	0x0800f6f4

08003c54 <RTC_GetTimeDate>:
    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
}

/* ---------- read time/date ---------- */
void RTC_GetTimeDate(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b088      	sub	sp, #32
 8003c58:	af04      	add	r7, sp, #16
    if (!s_rtc_addr) return;
 8003c5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d84 <RTC_GetTimeDate+0x130>)
 8003c5c:	881b      	ldrh	r3, [r3, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 8089 	beq.w	8003d76 <RTC_GetTimeDate+0x122>

    uint8_t r[7];
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, r, 7, HAL_MAX_DELAY) != HAL_OK)
 8003c64:	4b47      	ldr	r3, [pc, #284]	@ (8003d84 <RTC_GetTimeDate+0x130>)
 8003c66:	8819      	ldrh	r1, [r3, #0]
 8003c68:	f04f 33ff 	mov.w	r3, #4294967295
 8003c6c:	9302      	str	r3, [sp, #8]
 8003c6e:	2307      	movs	r3, #7
 8003c70:	9301      	str	r3, [sp, #4]
 8003c72:	1d3b      	adds	r3, r7, #4
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	2301      	movs	r3, #1
 8003c78:	2200      	movs	r2, #0
 8003c7a:	4843      	ldr	r0, [pc, #268]	@ (8003d88 <RTC_GetTimeDate+0x134>)
 8003c7c:	f004 fa2c 	bl	80080d8 <HAL_I2C_Mem_Read>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d179      	bne.n	8003d7a <RTC_GetTimeDate+0x126>
        return;

    time.seconds = bcd2dec(r[0] & 0x7Fu);
 8003c86:	793b      	ldrb	r3, [r7, #4]
 8003c88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7ff ff68 	bl	8003b64 <bcd2dec>
 8003c94:	4603      	mov	r3, r0
 8003c96:	461a      	mov	r2, r3
 8003c98:	4b3c      	ldr	r3, [pc, #240]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003c9a:	701a      	strb	r2, [r3, #0]
    time.minutes = bcd2dec(r[1] & 0x7Fu);
 8003c9c:	797b      	ldrb	r3, [r7, #5]
 8003c9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff ff5d 	bl	8003b64 <bcd2dec>
 8003caa:	4603      	mov	r3, r0
 8003cac:	461a      	mov	r2, r3
 8003cae:	4b37      	ldr	r3, [pc, #220]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003cb0:	705a      	strb	r2, [r3, #1]

    if (r[2] & 0x40u) {
 8003cb2:	79bb      	ldrb	r3, [r7, #6]
 8003cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d025      	beq.n	8003d08 <RTC_GetTimeDate+0xb4>
        uint8_t hr12 = bcd2dec(r[2] & 0x1Fu);
 8003cbc:	79bb      	ldrb	r3, [r7, #6]
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff ff4d 	bl	8003b64 <bcd2dec>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	73fb      	strb	r3, [r7, #15]
        uint8_t pm   = (r[2] & 0x20u) ? 1u : 0u;
 8003cce:	79bb      	ldrb	r3, [r7, #6]
 8003cd0:	095b      	lsrs	r3, r3, #5
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	73bb      	strb	r3, [r7, #14]
        if (hr12 == 12)
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	2b0c      	cmp	r3, #12
 8003cde:	d108      	bne.n	8003cf2 <RTC_GetTimeDate+0x9e>
            time.hour = pm ? 12 : 0;
 8003ce0:	7bbb      	ldrb	r3, [r7, #14]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <RTC_GetTimeDate+0x96>
 8003ce6:	220c      	movs	r2, #12
 8003ce8:	e000      	b.n	8003cec <RTC_GetTimeDate+0x98>
 8003cea:	2200      	movs	r2, #0
 8003cec:	4b27      	ldr	r3, [pc, #156]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003cee:	709a      	strb	r2, [r3, #2]
 8003cf0:	e015      	b.n	8003d1e <RTC_GetTimeDate+0xca>
        else
            time.hour = pm ? (hr12 + 12) : hr12;
 8003cf2:	7bbb      	ldrb	r3, [r7, #14]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <RTC_GetTimeDate+0xac>
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
 8003cfa:	330c      	adds	r3, #12
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	e000      	b.n	8003d02 <RTC_GetTimeDate+0xae>
 8003d00:	7bfb      	ldrb	r3, [r7, #15]
 8003d02:	4a22      	ldr	r2, [pc, #136]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003d04:	7093      	strb	r3, [r2, #2]
 8003d06:	e00a      	b.n	8003d1e <RTC_GetTimeDate+0xca>
    } else {
        time.hour = bcd2dec(r[2] & 0x3Fu);
 8003d08:	79bb      	ldrb	r3, [r7, #6]
 8003d0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff27 	bl	8003b64 <bcd2dec>
 8003d16:	4603      	mov	r3, r0
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003d1c:	709a      	strb	r2, [r3, #2]
    }

    time.dayofweek  = bcd2dec(r[3] & 0x07u);
 8003d1e:	79fb      	ldrb	r3, [r7, #7]
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff ff1c 	bl	8003b64 <bcd2dec>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	461a      	mov	r2, r3
 8003d30:	4b16      	ldr	r3, [pc, #88]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003d32:	70da      	strb	r2, [r3, #3]
    time.dayofmonth = bcd2dec(r[4] & 0x3Fu);
 8003d34:	7a3b      	ldrb	r3, [r7, #8]
 8003d36:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7ff ff11 	bl	8003b64 <bcd2dec>
 8003d42:	4603      	mov	r3, r0
 8003d44:	461a      	mov	r2, r3
 8003d46:	4b11      	ldr	r3, [pc, #68]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003d48:	711a      	strb	r2, [r3, #4]
    time.month      = bcd2dec(r[5] & 0x1Fu);
 8003d4a:	7a7b      	ldrb	r3, [r7, #9]
 8003d4c:	f003 031f 	and.w	r3, r3, #31
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7ff ff06 	bl	8003b64 <bcd2dec>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003d5e:	715a      	strb	r2, [r3, #5]
    time.year       = 2000u + bcd2dec(r[6]);
 8003d60:	7abb      	ldrb	r3, [r7, #10]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff fefe 	bl	8003b64 <bcd2dec>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	4b06      	ldr	r3, [pc, #24]	@ (8003d8c <RTC_GetTimeDate+0x138>)
 8003d72:	80da      	strh	r2, [r3, #6]
 8003d74:	e002      	b.n	8003d7c <RTC_GetTimeDate+0x128>
    if (!s_rtc_addr) return;
 8003d76:	bf00      	nop
 8003d78:	e000      	b.n	8003d7c <RTC_GetTimeDate+0x128>
        return;
 8003d7a:	bf00      	nop
}
 8003d7c:	3710      	adds	r7, #16
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	20000578 	.word	0x20000578
 8003d88:	20000334 	.word	0x20000334
 8003d8c:	20000570 	.word	0x20000570

08003d90 <lcd_line>:
static uint16_t edit_search_gap_s = 60, edit_search_dry_s = 10;
static uint16_t edit_twist_on_s = 5, edit_twist_off_s = 5;
static uint16_t edit_countdown_min = 5;

/* ===== LCD Helpers ===== */
static inline void lcd_line(uint8_t row, const char* s) {
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b088      	sub	sp, #32
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	4603      	mov	r3, r0
 8003d98:	6039      	str	r1, [r7, #0]
 8003d9a:	71fb      	strb	r3, [r7, #7]
    char ln[17];
    snprintf(ln, sizeof(ln), "%-16.16s", s);
 8003d9c:	f107 000c 	add.w	r0, r7, #12
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	4a09      	ldr	r2, [pc, #36]	@ (8003dc8 <lcd_line+0x38>)
 8003da4:	2111      	movs	r1, #17
 8003da6:	f009 fa0b 	bl	800d1c0 <sniprintf>
    lcd_put_cur(row, 0);
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fd ff32 	bl	8001c18 <lcd_put_cur>
    lcd_send_string(ln);
 8003db4:	f107 030c 	add.w	r3, r7, #12
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7fd ff4f 	bl	8001c5c <lcd_send_string>
}
 8003dbe:	bf00      	nop
 8003dc0:	3720      	adds	r7, #32
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	0800f78c 	.word	0x0800f78c

08003dcc <lcd_line0>:
static inline void lcd_line0(const char* s){ lcd_line(0,s); }
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6879      	ldr	r1, [r7, #4]
 8003dd6:	2000      	movs	r0, #0
 8003dd8:	f7ff ffda 	bl	8003d90 <lcd_line>
 8003ddc:	bf00      	nop
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <lcd_line1>:
static inline void lcd_line1(const char* s){ lcd_line(1,s); }
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6879      	ldr	r1, [r7, #4]
 8003dee:	2001      	movs	r0, #1
 8003df0:	f7ff ffce 	bl	8003d90 <lcd_line>
 8003df4:	bf00      	nop
 8003df6:	3708      	adds	r7, #8
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <refreshInactivityTimer>:

/* ===== Utilities ===== */
static void refreshInactivityTimer(void){ lastUserAction = HAL_GetTick(); }
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	f002 fc9c 	bl	800673c <HAL_GetTick>
 8003e04:	4603      	mov	r3, r0
 8003e06:	4a02      	ldr	r2, [pc, #8]	@ (8003e10 <refreshInactivityTimer+0x14>)
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	20000588 	.word	0x20000588

08003e14 <goto_menu_top>:
static void goto_menu_top(void){ menu_idx = 0; menu_view_top = 0; }
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	4b04      	ldr	r3, [pc, #16]	@ (8003e2c <goto_menu_top+0x18>)
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	4b04      	ldr	r3, [pc, #16]	@ (8003e30 <goto_menu_top+0x1c>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr
 8003e2c:	20000590 	.word	0x20000590
 8003e30:	20000594 	.word	0x20000594

08003e34 <format_menu_line>:

/* ===== Helper: format menu line ===== */
static void format_menu_line(char* buf, size_t bufsize, int idx, bool selected){
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b08c      	sub	sp, #48	@ 0x30
 8003e38:	af02      	add	r7, sp, #8
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
 8003e40:	70fb      	strb	r3, [r7, #3]
    if (idx < (int)MAIN_MENU_COUNT && idx >= 0) {
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b06      	cmp	r3, #6
 8003e46:	dc20      	bgt.n	8003e8a <format_menu_line+0x56>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	db1d      	blt.n	8003e8a <format_menu_line+0x56>
        char prefix = selected ? '>' : ' ';
 8003e4e:	78fb      	ldrb	r3, [r7, #3]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <format_menu_line+0x24>
 8003e54:	233e      	movs	r3, #62	@ 0x3e
 8003e56:	e000      	b.n	8003e5a <format_menu_line+0x26>
 8003e58:	2320      	movs	r3, #32
 8003e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        char item[16];
        snprintf(item, sizeof(item), "%-15.15s", main_menu[idx]);
 8003e5e:	4a10      	ldr	r2, [pc, #64]	@ (8003ea0 <format_menu_line+0x6c>)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e66:	f107 0014 	add.w	r0, r7, #20
 8003e6a:	4a0e      	ldr	r2, [pc, #56]	@ (8003ea4 <format_menu_line+0x70>)
 8003e6c:	2110      	movs	r1, #16
 8003e6e:	f009 f9a7 	bl	800d1c0 <sniprintf>
        snprintf(buf, bufsize, "%c%s", prefix, item);
 8003e72:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8003e76:	f107 0314 	add.w	r3, r7, #20
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8003ea8 <format_menu_line+0x74>)
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f009 f99c 	bl	800d1c0 <sniprintf>
    if (idx < (int)MAIN_MENU_COUNT && idx >= 0) {
 8003e88:	e005      	b.n	8003e96 <format_menu_line+0x62>
    } else {
        snprintf(buf, bufsize, "                ");
 8003e8a:	4a08      	ldr	r2, [pc, #32]	@ (8003eac <format_menu_line+0x78>)
 8003e8c:	68b9      	ldr	r1, [r7, #8]
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f009 f996 	bl	800d1c0 <sniprintf>
    }
}
 8003e94:	bf00      	nop
 8003e96:	bf00      	nop
 8003e98:	3728      	adds	r7, #40	@ 0x28
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	0800fbd8 	.word	0x0800fbd8
 8003ea4:	0800f798 	.word	0x0800f798
 8003ea8:	0800f7a4 	.word	0x0800f7a4
 8003eac:	0800f7ac 	.word	0x0800f7ac

08003eb0 <show_welcome>:

/* ===== Render functions ===== */
static void show_welcome(void){
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
    lcd_clear();
 8003eb4:	f7fd fea3 	bl	8001bfe <lcd_clear>
    lcd_line0("  Welcome to ");
 8003eb8:	4803      	ldr	r0, [pc, #12]	@ (8003ec8 <show_welcome+0x18>)
 8003eba:	f7ff ff87 	bl	8003dcc <lcd_line0>
    lcd_line1("   HELONIX   ");
 8003ebe:	4803      	ldr	r0, [pc, #12]	@ (8003ecc <show_welcome+0x1c>)
 8003ec0:	f7ff ff90 	bl	8003de4 <lcd_line1>
}
 8003ec4:	bf00      	nop
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	0800f7c0 	.word	0x0800f7c0
 8003ecc:	0800f7d0 	.word	0x0800f7d0

08003ed0 <show_dash>:

static void show_dash(void) {
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b092      	sub	sp, #72	@ 0x48
 8003ed4:	af02      	add	r7, sp, #8
    char line0[17], line1[17];
    const char *motor = Motor_GetStatus() ? "ON " : "OFF";
 8003ed6:	f7fe fe65 	bl	8002ba4 <Motor_GetStatus>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <show_dash+0x14>
 8003ee0:	4b44      	ldr	r3, [pc, #272]	@ (8003ff4 <show_dash+0x124>)
 8003ee2:	e000      	b.n	8003ee6 <show_dash+0x16>
 8003ee4:	4b44      	ldr	r3, [pc, #272]	@ (8003ff8 <show_dash+0x128>)
 8003ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *mode = "IDLE";
 8003ee8:	4b44      	ldr	r3, [pc, #272]	@ (8003ffc <show_dash+0x12c>)
 8003eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (manualActive)        mode = "Manual";
 8003eec:	4b44      	ldr	r3, [pc, #272]	@ (8004000 <show_dash+0x130>)
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <show_dash+0x2c>
 8003ef6:	4b43      	ldr	r3, [pc, #268]	@ (8004004 <show_dash+0x134>)
 8003ef8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003efa:	e026      	b.n	8003f4a <show_dash+0x7a>
    else if (semiAutoActive) mode = "SemiAuto";
 8003efc:	4b42      	ldr	r3, [pc, #264]	@ (8004008 <show_dash+0x138>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d002      	beq.n	8003f0c <show_dash+0x3c>
 8003f06:	4b41      	ldr	r3, [pc, #260]	@ (800400c <show_dash+0x13c>)
 8003f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f0a:	e01e      	b.n	8003f4a <show_dash+0x7a>
    else if (timerActive)    mode = "Timer";
 8003f0c:	4b40      	ldr	r3, [pc, #256]	@ (8004010 <show_dash+0x140>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d002      	beq.n	8003f1c <show_dash+0x4c>
 8003f16:	4b3f      	ldr	r3, [pc, #252]	@ (8004014 <show_dash+0x144>)
 8003f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f1a:	e016      	b.n	8003f4a <show_dash+0x7a>
    else if (searchActive)   mode = "Search";
 8003f1c:	4b3e      	ldr	r3, [pc, #248]	@ (8004018 <show_dash+0x148>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <show_dash+0x5c>
 8003f26:	4b3d      	ldr	r3, [pc, #244]	@ (800401c <show_dash+0x14c>)
 8003f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f2a:	e00e      	b.n	8003f4a <show_dash+0x7a>
    else if (countdownActive)mode = "Cntdwn";
 8003f2c:	4b3c      	ldr	r3, [pc, #240]	@ (8004020 <show_dash+0x150>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d002      	beq.n	8003f3c <show_dash+0x6c>
 8003f36:	4b3b      	ldr	r3, [pc, #236]	@ (8004024 <show_dash+0x154>)
 8003f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f3a:	e006      	b.n	8003f4a <show_dash+0x7a>
    else if (twistActive)    mode = "Twist";
 8003f3c:	4b3a      	ldr	r3, [pc, #232]	@ (8004028 <show_dash+0x158>)
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <show_dash+0x7a>
 8003f46:	4b39      	ldr	r3, [pc, #228]	@ (800402c <show_dash+0x15c>)
 8003f48:	63fb      	str	r3, [r7, #60]	@ 0x3c

    snprintf(line0,sizeof(line0),"M:%s %s",motor,mode);
 8003f4a:	f107 0018 	add.w	r0, r7, #24
 8003f4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f54:	4a36      	ldr	r2, [pc, #216]	@ (8004030 <show_dash+0x160>)
 8003f56:	2111      	movs	r1, #17
 8003f58:	f009 f932 	bl	800d1c0 <sniprintf>

    int submergedCount = 0;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i=0; i<5; i++) {
 8003f60:	2300      	movs	r3, #0
 8003f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f64:	e012      	b.n	8003f8c <show_dash+0xbc>
        if (adcData.voltages[i] < 0.1f) submergedCount++;
 8003f66:	4a33      	ldr	r2, [pc, #204]	@ (8004034 <show_dash+0x164>)
 8003f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f6a:	3302      	adds	r3, #2
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	4931      	ldr	r1, [pc, #196]	@ (8004038 <show_dash+0x168>)
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fd f83d 	bl	8000ff4 <__aeabi_fcmplt>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <show_dash+0xb6>
 8003f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f82:	3301      	adds	r3, #1
 8003f84:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i=0; i<5; i++) {
 8003f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f88:	3301      	adds	r3, #1
 8003f8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	dde9      	ble.n	8003f66 <show_dash+0x96>
    }

    const char *level;
    switch (submergedCount) {
 8003f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f94:	2b03      	cmp	r3, #3
 8003f96:	d817      	bhi.n	8003fc8 <show_dash+0xf8>
 8003f98:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa0 <show_dash+0xd0>)
 8003f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f9e:	bf00      	nop
 8003fa0:	08003fb1 	.word	0x08003fb1
 8003fa4:	08003fb7 	.word	0x08003fb7
 8003fa8:	08003fbd 	.word	0x08003fbd
 8003fac:	08003fc3 	.word	0x08003fc3
        case 0:  level = "EMPTY"; break;
 8003fb0:	4b22      	ldr	r3, [pc, #136]	@ (800403c <show_dash+0x16c>)
 8003fb2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fb4:	e00b      	b.n	8003fce <show_dash+0xfe>
        case 1:  level = "LOW";   break;
 8003fb6:	4b22      	ldr	r3, [pc, #136]	@ (8004040 <show_dash+0x170>)
 8003fb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fba:	e008      	b.n	8003fce <show_dash+0xfe>
        case 2:  level = "HALF";  break;
 8003fbc:	4b21      	ldr	r3, [pc, #132]	@ (8004044 <show_dash+0x174>)
 8003fbe:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fc0:	e005      	b.n	8003fce <show_dash+0xfe>
        case 3:  level = "3/4";   break;
 8003fc2:	4b21      	ldr	r3, [pc, #132]	@ (8004048 <show_dash+0x178>)
 8003fc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fc6:	e002      	b.n	8003fce <show_dash+0xfe>
        default: level = "FULL";  break;
 8003fc8:	4b20      	ldr	r3, [pc, #128]	@ (800404c <show_dash+0x17c>)
 8003fca:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fcc:	bf00      	nop
    }

    snprintf(line1,sizeof(line1),"Water:%-5s",level);
 8003fce:	1d38      	adds	r0, r7, #4
 8003fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8004050 <show_dash+0x180>)
 8003fd4:	2111      	movs	r1, #17
 8003fd6:	f009 f8f3 	bl	800d1c0 <sniprintf>

    lcd_line0(line0);
 8003fda:	f107 0318 	add.w	r3, r7, #24
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff fef4 	bl	8003dcc <lcd_line0>
    lcd_line1(line1);
 8003fe4:	1d3b      	adds	r3, r7, #4
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff fefc 	bl	8003de4 <lcd_line1>
}
 8003fec:	bf00      	nop
 8003fee:	3740      	adds	r7, #64	@ 0x40
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	0800f7e0 	.word	0x0800f7e0
 8003ff8:	0800f7e4 	.word	0x0800f7e4
 8003ffc:	0800f7e8 	.word	0x0800f7e8
 8004000:	200004f6 	.word	0x200004f6
 8004004:	0800f7f0 	.word	0x0800f7f0
 8004008:	200004f7 	.word	0x200004f7
 800400c:	0800f7f8 	.word	0x0800f7f8
 8004010:	200004fb 	.word	0x200004fb
 8004014:	0800f804 	.word	0x0800f804
 8004018:	200004fa 	.word	0x200004fa
 800401c:	0800f80c 	.word	0x0800f80c
 8004020:	200004f8 	.word	0x200004f8
 8004024:	0800f814 	.word	0x0800f814
 8004028:	200004f9 	.word	0x200004f9
 800402c:	0800f81c 	.word	0x0800f81c
 8004030:	0800f824 	.word	0x0800f824
 8004034:	20000484 	.word	0x20000484
 8004038:	3dcccccd 	.word	0x3dcccccd
 800403c:	0800f82c 	.word	0x0800f82c
 8004040:	0800f834 	.word	0x0800f834
 8004044:	0800f838 	.word	0x0800f838
 8004048:	0800f840 	.word	0x0800f840
 800404c:	0800f844 	.word	0x0800f844
 8004050:	0800f84c 	.word	0x0800f84c

08004054 <show_menu>:

static void show_menu(void){
 8004054:	b580      	push	{r7, lr}
 8004056:	b08a      	sub	sp, #40	@ 0x28
 8004058:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    if (menu_idx < menu_view_top) menu_view_top = menu_idx;
 800405a:	4b2a      	ldr	r3, [pc, #168]	@ (8004104 <show_menu+0xb0>)
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	4b2a      	ldr	r3, [pc, #168]	@ (8004108 <show_menu+0xb4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	da04      	bge.n	8004070 <show_menu+0x1c>
 8004066:	4b27      	ldr	r3, [pc, #156]	@ (8004104 <show_menu+0xb0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a27      	ldr	r2, [pc, #156]	@ (8004108 <show_menu+0xb4>)
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	e00b      	b.n	8004088 <show_menu+0x34>
    else if (menu_idx > menu_view_top+1) menu_view_top = menu_idx-1;
 8004070:	4b25      	ldr	r3, [pc, #148]	@ (8004108 <show_menu+0xb4>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	4b23      	ldr	r3, [pc, #140]	@ (8004104 <show_menu+0xb0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	da04      	bge.n	8004088 <show_menu+0x34>
 800407e:	4b21      	ldr	r3, [pc, #132]	@ (8004104 <show_menu+0xb0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	3b01      	subs	r3, #1
 8004084:	4a20      	ldr	r2, [pc, #128]	@ (8004108 <show_menu+0xb4>)
 8004086:	6013      	str	r3, [r2, #0]
    format_menu_line(line0,sizeof(line0),menu_view_top,menu_idx==menu_view_top && cursorVisible);
 8004088:	4b1f      	ldr	r3, [pc, #124]	@ (8004108 <show_menu+0xb4>)
 800408a:	6819      	ldr	r1, [r3, #0]
 800408c:	4b1d      	ldr	r3, [pc, #116]	@ (8004104 <show_menu+0xb0>)
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	4b1d      	ldr	r3, [pc, #116]	@ (8004108 <show_menu+0xb4>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d105      	bne.n	80040a4 <show_menu+0x50>
 8004098:	4b1c      	ldr	r3, [pc, #112]	@ (800410c <show_menu+0xb8>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d001      	beq.n	80040a4 <show_menu+0x50>
 80040a0:	2301      	movs	r3, #1
 80040a2:	e000      	b.n	80040a6 <show_menu+0x52>
 80040a4:	2300      	movs	r3, #0
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	f107 0014 	add.w	r0, r7, #20
 80040b0:	460a      	mov	r2, r1
 80040b2:	2111      	movs	r1, #17
 80040b4:	f7ff febe 	bl	8003e34 <format_menu_line>
    format_menu_line(line1,sizeof(line1),menu_view_top+1,menu_idx==(menu_view_top+1) && cursorVisible);
 80040b8:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <show_menu+0xb4>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	1c59      	adds	r1, r3, #1
 80040be:	4b12      	ldr	r3, [pc, #72]	@ (8004108 <show_menu+0xb4>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	1c5a      	adds	r2, r3, #1
 80040c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004104 <show_menu+0xb0>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d105      	bne.n	80040d8 <show_menu+0x84>
 80040cc:	4b0f      	ldr	r3, [pc, #60]	@ (800410c <show_menu+0xb8>)
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <show_menu+0x84>
 80040d4:	2301      	movs	r3, #1
 80040d6:	e000      	b.n	80040da <show_menu+0x86>
 80040d8:	2300      	movs	r3, #0
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	4638      	mov	r0, r7
 80040e2:	460a      	mov	r2, r1
 80040e4:	2111      	movs	r1, #17
 80040e6:	f7ff fea5 	bl	8003e34 <format_menu_line>
    lcd_line0(line0);
 80040ea:	f107 0314 	add.w	r3, r7, #20
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff fe6c 	bl	8003dcc <lcd_line0>
    lcd_line1(line1);
 80040f4:	463b      	mov	r3, r7
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff fe74 	bl	8003de4 <lcd_line1>
}
 80040fc:	bf00      	nop
 80040fe:	3728      	adds	r7, #40	@ 0x28
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	20000590 	.word	0x20000590
 8004108:	20000594 	.word	0x20000594
 800410c:	2000001a 	.word	0x2000001a

08004110 <show_manual>:

static void show_manual(void){
 8004110:	b580      	push	{r7, lr}
 8004112:	b08a      	sub	sp, #40	@ 0x28
 8004114:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    snprintf(line0,sizeof(line0),"Manual Mode");
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	4a12      	ldr	r2, [pc, #72]	@ (8004164 <show_manual+0x54>)
 800411c:	2111      	movs	r1, #17
 800411e:	4618      	mov	r0, r3
 8004120:	f009 f84e 	bl	800d1c0 <sniprintf>
    if (Motor_GetStatus()) snprintf(line1,sizeof(line1),">Stop     Back");
 8004124:	f7fe fd3e 	bl	8002ba4 <Motor_GetStatus>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d006      	beq.n	800413c <show_manual+0x2c>
 800412e:	463b      	mov	r3, r7
 8004130:	4a0d      	ldr	r2, [pc, #52]	@ (8004168 <show_manual+0x58>)
 8004132:	2111      	movs	r1, #17
 8004134:	4618      	mov	r0, r3
 8004136:	f009 f843 	bl	800d1c0 <sniprintf>
 800413a:	e005      	b.n	8004148 <show_manual+0x38>
    else snprintf(line1,sizeof(line1),">Start    Back");
 800413c:	463b      	mov	r3, r7
 800413e:	4a0b      	ldr	r2, [pc, #44]	@ (800416c <show_manual+0x5c>)
 8004140:	2111      	movs	r1, #17
 8004142:	4618      	mov	r0, r3
 8004144:	f009 f83c 	bl	800d1c0 <sniprintf>
    lcd_line0(line0);
 8004148:	f107 0314 	add.w	r3, r7, #20
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff fe3d 	bl	8003dcc <lcd_line0>
    lcd_line1(line1);
 8004152:	463b      	mov	r3, r7
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff fe45 	bl	8003de4 <lcd_line1>
}
 800415a:	bf00      	nop
 800415c:	3728      	adds	r7, #40	@ 0x28
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	0800f730 	.word	0x0800f730
 8004168:	0800f858 	.word	0x0800f858
 800416c:	0800f868 	.word	0x0800f868

08004170 <show_semi_auto>:

static void show_semi_auto(void){
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	@ 0x28
 8004174:	af00      	add	r7, sp, #0
    char line0[17], line1[17];
    snprintf(line0,sizeof(line0),"Semi-Auto Mode");
 8004176:	f107 0314 	add.w	r3, r7, #20
 800417a:	4a11      	ldr	r2, [pc, #68]	@ (80041c0 <show_semi_auto+0x50>)
 800417c:	2111      	movs	r1, #17
 800417e:	4618      	mov	r0, r3
 8004180:	f009 f81e 	bl	800d1c0 <sniprintf>
    if (semiAutoEnabled) snprintf(line1,sizeof(line1),">Disable  Back");
 8004184:	4b0f      	ldr	r3, [pc, #60]	@ (80041c4 <show_semi_auto+0x54>)
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d006      	beq.n	800419a <show_semi_auto+0x2a>
 800418c:	463b      	mov	r3, r7
 800418e:	4a0e      	ldr	r2, [pc, #56]	@ (80041c8 <show_semi_auto+0x58>)
 8004190:	2111      	movs	r1, #17
 8004192:	4618      	mov	r0, r3
 8004194:	f009 f814 	bl	800d1c0 <sniprintf>
 8004198:	e005      	b.n	80041a6 <show_semi_auto+0x36>
    else snprintf(line1,sizeof(line1),">Enable   Back");
 800419a:	463b      	mov	r3, r7
 800419c:	4a0b      	ldr	r2, [pc, #44]	@ (80041cc <show_semi_auto+0x5c>)
 800419e:	2111      	movs	r1, #17
 80041a0:	4618      	mov	r0, r3
 80041a2:	f009 f80d 	bl	800d1c0 <sniprintf>
    lcd_line0(line0);
 80041a6:	f107 0314 	add.w	r3, r7, #20
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7ff fe0e 	bl	8003dcc <lcd_line0>
    lcd_line1(line1);
 80041b0:	463b      	mov	r3, r7
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff fe16 	bl	8003de4 <lcd_line1>
}
 80041b8:	bf00      	nop
 80041ba:	3728      	adds	r7, #40	@ 0x28
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	0800f73c 	.word	0x0800f73c
 80041c4:	2000058d 	.word	0x2000058d
 80041c8:	0800f878 	.word	0x0800f878
 80041cc:	0800f888 	.word	0x0800f888

080041d0 <show_timer>:

static void show_timer(void)
{
 80041d0:	b5b0      	push	{r4, r5, r7, lr}
 80041d2:	b090      	sub	sp, #64	@ 0x40
 80041d4:	af04      	add	r7, sp, #16
    char l0[17], l1[17];
    TimerSlot *ts = &timerSlots[currentSlot];
 80041d6:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <show_timer+0x7c>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004250 <show_timer+0x80>)
 80041e4:	4413      	add	r3, r2
 80041e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    snprintf(l0, sizeof(l0), "T%d %02d:%02d-%02d:%02d",
 80041e8:	4b18      	ldr	r3, [pc, #96]	@ (800424c <show_timer+0x7c>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	1c5a      	adds	r2, r3, #1
             currentSlot + 1, ts->onHour, ts->onMinute, ts->offHour, ts->offMinute);
 80041ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f0:	785b      	ldrb	r3, [r3, #1]
    snprintf(l0, sizeof(l0), "T%d %02d:%02d-%02d:%02d",
 80041f2:	4619      	mov	r1, r3
             currentSlot + 1, ts->onHour, ts->onMinute, ts->offHour, ts->offMinute);
 80041f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f6:	789b      	ldrb	r3, [r3, #2]
    snprintf(l0, sizeof(l0), "T%d %02d:%02d-%02d:%02d",
 80041f8:	461c      	mov	r4, r3
             currentSlot + 1, ts->onHour, ts->onMinute, ts->offHour, ts->offMinute);
 80041fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041fc:	78db      	ldrb	r3, [r3, #3]
    snprintf(l0, sizeof(l0), "T%d %02d:%02d-%02d:%02d",
 80041fe:	461d      	mov	r5, r3
             currentSlot + 1, ts->onHour, ts->onMinute, ts->offHour, ts->offMinute);
 8004200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004202:	791b      	ldrb	r3, [r3, #4]
    snprintf(l0, sizeof(l0), "T%d %02d:%02d-%02d:%02d",
 8004204:	f107 0018 	add.w	r0, r7, #24
 8004208:	9303      	str	r3, [sp, #12]
 800420a:	9502      	str	r5, [sp, #8]
 800420c:	9401      	str	r4, [sp, #4]
 800420e:	9100      	str	r1, [sp, #0]
 8004210:	4613      	mov	r3, r2
 8004212:	4a10      	ldr	r2, [pc, #64]	@ (8004254 <show_timer+0x84>)
 8004214:	2111      	movs	r1, #17
 8004216:	f008 ffd3 	bl	800d1c0 <sniprintf>
    snprintf(l1, sizeof(l1), "EN:%s  Edit>Next",
             ts->enabled ? "Y" : "N");
 800421a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800421c:	781b      	ldrb	r3, [r3, #0]
    snprintf(l1, sizeof(l1), "EN:%s  Edit>Next",
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <show_timer+0x56>
 8004222:	4b0d      	ldr	r3, [pc, #52]	@ (8004258 <show_timer+0x88>)
 8004224:	e000      	b.n	8004228 <show_timer+0x58>
 8004226:	4b0d      	ldr	r3, [pc, #52]	@ (800425c <show_timer+0x8c>)
 8004228:	1d38      	adds	r0, r7, #4
 800422a:	4a0d      	ldr	r2, [pc, #52]	@ (8004260 <show_timer+0x90>)
 800422c:	2111      	movs	r1, #17
 800422e:	f008 ffc7 	bl	800d1c0 <sniprintf>
    lcd_line0(l0);
 8004232:	f107 0318 	add.w	r3, r7, #24
 8004236:	4618      	mov	r0, r3
 8004238:	f7ff fdc8 	bl	8003dcc <lcd_line0>
    lcd_line1(l1);
 800423c:	1d3b      	adds	r3, r7, #4
 800423e:	4618      	mov	r0, r3
 8004240:	f7ff fdd0 	bl	8003de4 <lcd_line1>
}
 8004244:	bf00      	nop
 8004246:	3730      	adds	r7, #48	@ 0x30
 8004248:	46bd      	mov	sp, r7
 800424a:	bdb0      	pop	{r4, r5, r7, pc}
 800424c:	2000058c 	.word	0x2000058c
 8004250:	20000544 	.word	0x20000544
 8004254:	0800f898 	.word	0x0800f898
 8004258:	0800f8b0 	.word	0x0800f8b0
 800425c:	0800f8b4 	.word	0x0800f8b4
 8004260:	0800f8b8 	.word	0x0800f8b8

08004264 <apply_timer_slot>:


static void apply_timer_slot(uint8_t slot)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	4603      	mov	r3, r0
 800426c:	71fb      	strb	r3, [r7, #7]
    if (slot >= 5) return;
 800426e:	79fb      	ldrb	r3, [r7, #7]
 8004270:	2b04      	cmp	r3, #4
 8004272:	d81a      	bhi.n	80042aa <apply_timer_slot+0x46>
    TimerSlot *ts = &timerSlots[slot];
 8004274:	79fa      	ldrb	r2, [r7, #7]
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	4a0d      	ldr	r2, [pc, #52]	@ (80042b4 <apply_timer_slot+0x50>)
 800427e:	4413      	add	r3, r2
 8004280:	60fb      	str	r3, [r7, #12]
    ts->onHour    = edit_timer_on_h;
 8004282:	4b0d      	ldr	r3, [pc, #52]	@ (80042b8 <apply_timer_slot+0x54>)
 8004284:	781a      	ldrb	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	705a      	strb	r2, [r3, #1]
    ts->onMinute  = edit_timer_on_m;
 800428a:	4b0c      	ldr	r3, [pc, #48]	@ (80042bc <apply_timer_slot+0x58>)
 800428c:	781a      	ldrb	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	709a      	strb	r2, [r3, #2]
    ts->offHour   = edit_timer_off_h;
 8004292:	4b0b      	ldr	r3, [pc, #44]	@ (80042c0 <apply_timer_slot+0x5c>)
 8004294:	781a      	ldrb	r2, [r3, #0]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	70da      	strb	r2, [r3, #3]
    ts->offMinute = edit_timer_off_m;
 800429a:	4b0a      	ldr	r3, [pc, #40]	@ (80042c4 <apply_timer_slot+0x60>)
 800429c:	781a      	ldrb	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	711a      	strb	r2, [r3, #4]
    ts->enabled   = true;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2201      	movs	r2, #1
 80042a6:	701a      	strb	r2, [r3, #0]
 80042a8:	e000      	b.n	80042ac <apply_timer_slot+0x48>
    if (slot >= 5) return;
 80042aa:	bf00      	nop
}
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bc80      	pop	{r7}
 80042b2:	4770      	bx	lr
 80042b4:	20000544 	.word	0x20000544
 80042b8:	2000001b 	.word	0x2000001b
 80042bc:	2000001c 	.word	0x2000001c
 80042c0:	2000001d 	.word	0x2000001d
 80042c4:	2000001e 	.word	0x2000001e

080042c8 <show_search>:


static void show_search(void){
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b08c      	sub	sp, #48	@ 0x30
 80042cc:	af02      	add	r7, sp, #8
    char l0[17], l1[17];
    snprintf(l0,sizeof(l0),"Sr %s G%us P%us",
             searchSettings.searchActive ? "ON " : "OFF",
 80042ce:	4b16      	ldr	r3, [pc, #88]	@ (8004328 <show_search+0x60>)
 80042d0:	781b      	ldrb	r3, [r3, #0]
    snprintf(l0,sizeof(l0),"Sr %s G%us P%us",
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <show_search+0x12>
 80042d6:	4b15      	ldr	r3, [pc, #84]	@ (800432c <show_search+0x64>)
 80042d8:	e000      	b.n	80042dc <show_search+0x14>
 80042da:	4b15      	ldr	r3, [pc, #84]	@ (8004330 <show_search+0x68>)
             (unsigned)searchSettings.testingGapSeconds,
 80042dc:	4a12      	ldr	r2, [pc, #72]	@ (8004328 <show_search+0x60>)
 80042de:	8852      	ldrh	r2, [r2, #2]
    snprintf(l0,sizeof(l0),"Sr %s G%us P%us",
 80042e0:	4611      	mov	r1, r2
             (unsigned)searchSettings.dryRunTimeSeconds);
 80042e2:	4a11      	ldr	r2, [pc, #68]	@ (8004328 <show_search+0x60>)
 80042e4:	8892      	ldrh	r2, [r2, #4]
    snprintf(l0,sizeof(l0),"Sr %s G%us P%us",
 80042e6:	f107 0014 	add.w	r0, r7, #20
 80042ea:	9201      	str	r2, [sp, #4]
 80042ec:	9100      	str	r1, [sp, #0]
 80042ee:	4a11      	ldr	r2, [pc, #68]	@ (8004334 <show_search+0x6c>)
 80042f0:	2111      	movs	r1, #17
 80042f2:	f008 ff65 	bl	800d1c0 <sniprintf>
    snprintf(l1,sizeof(l1),">%s   Edit",
             searchSettings.searchActive ? "Stop" : "Enable");
 80042f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004328 <show_search+0x60>)
 80042f8:	781b      	ldrb	r3, [r3, #0]
    snprintf(l1,sizeof(l1),">%s   Edit",
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <show_search+0x3a>
 80042fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004338 <show_search+0x70>)
 8004300:	e000      	b.n	8004304 <show_search+0x3c>
 8004302:	4b0e      	ldr	r3, [pc, #56]	@ (800433c <show_search+0x74>)
 8004304:	4638      	mov	r0, r7
 8004306:	4a0e      	ldr	r2, [pc, #56]	@ (8004340 <show_search+0x78>)
 8004308:	2111      	movs	r1, #17
 800430a:	f008 ff59 	bl	800d1c0 <sniprintf>
    lcd_line0(l0);
 800430e:	f107 0314 	add.w	r3, r7, #20
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fd5a 	bl	8003dcc <lcd_line0>
    lcd_line1(l1);
 8004318:	463b      	mov	r3, r7
 800431a:	4618      	mov	r0, r3
 800431c:	f7ff fd62 	bl	8003de4 <lcd_line1>
}
 8004320:	bf00      	nop
 8004322:	3728      	adds	r7, #40	@ 0x28
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	20000538 	.word	0x20000538
 800432c:	0800f7e0 	.word	0x0800f7e0
 8004330:	0800f7e4 	.word	0x0800f7e4
 8004334:	0800f8cc 	.word	0x0800f8cc
 8004338:	0800f8dc 	.word	0x0800f8dc
 800433c:	0800f8e4 	.word	0x0800f8e4
 8004340:	0800f8ec 	.word	0x0800f8ec

08004344 <show_countdown>:

static void show_countdown(void){
 8004344:	b580      	push	{r7, lr}
 8004346:	b090      	sub	sp, #64	@ 0x40
 8004348:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    if (countdownActive) {
 800434a:	4b22      	ldr	r3, [pc, #136]	@ (80043d4 <show_countdown+0x90>)
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b00      	cmp	r3, #0
 8004352:	d024      	beq.n	800439e <show_countdown+0x5a>
        uint32_t sec = countdownDuration;
 8004354:	4b20      	ldr	r3, [pc, #128]	@ (80043d8 <show_countdown+0x94>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t min = sec / 60;
 800435a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435c:	4a1f      	ldr	r2, [pc, #124]	@ (80043dc <show_countdown+0x98>)
 800435e:	fba2 2303 	umull	r2, r3, r2, r3
 8004362:	095b      	lsrs	r3, r3, #5
 8004364:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t s   = sec % 60;
 8004366:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004368:	4b1c      	ldr	r3, [pc, #112]	@ (80043dc <show_countdown+0x98>)
 800436a:	fba3 1302 	umull	r1, r3, r3, r2
 800436e:	0959      	lsrs	r1, r3, #5
 8004370:	460b      	mov	r3, r1
 8004372:	011b      	lsls	r3, r3, #4
 8004374:	1a5b      	subs	r3, r3, r1
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        snprintf(l0, sizeof(l0), "Time %02d:%02d", (int)min, (int)s);
 800437c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800437e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004380:	f107 0018 	add.w	r0, r7, #24
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	4613      	mov	r3, r2
 8004388:	4a15      	ldr	r2, [pc, #84]	@ (80043e0 <show_countdown+0x9c>)
 800438a:	2111      	movs	r1, #17
 800438c:	f008 ff18 	bl	800d1c0 <sniprintf>
        snprintf(l1, sizeof(l1), ">Stop     Back");
 8004390:	1d3b      	adds	r3, r7, #4
 8004392:	4a14      	ldr	r2, [pc, #80]	@ (80043e4 <show_countdown+0xa0>)
 8004394:	2111      	movs	r1, #17
 8004396:	4618      	mov	r0, r3
 8004398:	f008 ff12 	bl	800d1c0 <sniprintf>
 800439c:	e00c      	b.n	80043b8 <show_countdown+0x74>
    }
    else {
        snprintf(l0, sizeof(l0), "Countdown Mode");
 800439e:	f107 0318 	add.w	r3, r7, #24
 80043a2:	4a11      	ldr	r2, [pc, #68]	@ (80043e8 <show_countdown+0xa4>)
 80043a4:	2111      	movs	r1, #17
 80043a6:	4618      	mov	r0, r3
 80043a8:	f008 ff0a 	bl	800d1c0 <sniprintf>
        snprintf(l1, sizeof(l1), ">Set      Back");
 80043ac:	1d3b      	adds	r3, r7, #4
 80043ae:	4a0f      	ldr	r2, [pc, #60]	@ (80043ec <show_countdown+0xa8>)
 80043b0:	2111      	movs	r1, #17
 80043b2:	4618      	mov	r0, r3
 80043b4:	f008 ff04 	bl	800d1c0 <sniprintf>
    }

    lcd_line0(l0);
 80043b8:	f107 0318 	add.w	r3, r7, #24
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff fd05 	bl	8003dcc <lcd_line0>
    lcd_line1(l1);
 80043c2:	1d3b      	adds	r3, r7, #4
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff fd0d 	bl	8003de4 <lcd_line1>
}
 80043ca:	bf00      	nop
 80043cc:	3738      	adds	r7, #56	@ 0x38
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	200004f8 	.word	0x200004f8
 80043d8:	20000518 	.word	0x20000518
 80043dc:	88888889 	.word	0x88888889
 80043e0:	0800f8f8 	.word	0x0800f8f8
 80043e4:	0800f858 	.word	0x0800f858
 80043e8:	0800f908 	.word	0x0800f908
 80043ec:	0800f918 	.word	0x0800f918

080043f0 <show_twist>:



static void show_twist(void){
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b08e      	sub	sp, #56	@ 0x38
 80043f4:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    const char* status = twistSettings.twistActive ? "ON " : "OFF";
 80043f6:	4b17      	ldr	r3, [pc, #92]	@ (8004454 <show_twist+0x64>)
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <show_twist+0x12>
 80043fe:	4b16      	ldr	r3, [pc, #88]	@ (8004458 <show_twist+0x68>)
 8004400:	e000      	b.n	8004404 <show_twist+0x14>
 8004402:	4b16      	ldr	r3, [pc, #88]	@ (800445c <show_twist+0x6c>)
 8004404:	62fb      	str	r3, [r7, #44]	@ 0x2c
    snprintf(l0,sizeof(l0),"Tw %s %2ds/%2ds", status,
             (int)twistSettings.onDurationSeconds,
 8004406:	4b13      	ldr	r3, [pc, #76]	@ (8004454 <show_twist+0x64>)
 8004408:	885b      	ldrh	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Tw %s %2ds/%2ds", status,
 800440a:	461a      	mov	r2, r3
             (int)twistSettings.offDurationSeconds);
 800440c:	4b11      	ldr	r3, [pc, #68]	@ (8004454 <show_twist+0x64>)
 800440e:	889b      	ldrh	r3, [r3, #4]
    snprintf(l0,sizeof(l0),"Tw %s %2ds/%2ds", status,
 8004410:	f107 0018 	add.w	r0, r7, #24
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	9200      	str	r2, [sp, #0]
 8004418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441a:	4a11      	ldr	r2, [pc, #68]	@ (8004460 <show_twist+0x70>)
 800441c:	2111      	movs	r1, #17
 800441e:	f008 fecf 	bl	800d1c0 <sniprintf>

    // primary action on SELECT is Enable/Stop; UP/DOWN goes to edit
    snprintf(l1,sizeof(l1),">%s   Edit",
             twistSettings.twistActive ? "Stop" : "Enable");
 8004422:	4b0c      	ldr	r3, [pc, #48]	@ (8004454 <show_twist+0x64>)
 8004424:	781b      	ldrb	r3, [r3, #0]
    snprintf(l1,sizeof(l1),">%s   Edit",
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <show_twist+0x3e>
 800442a:	4b0e      	ldr	r3, [pc, #56]	@ (8004464 <show_twist+0x74>)
 800442c:	e000      	b.n	8004430 <show_twist+0x40>
 800442e:	4b0e      	ldr	r3, [pc, #56]	@ (8004468 <show_twist+0x78>)
 8004430:	1d38      	adds	r0, r7, #4
 8004432:	4a0e      	ldr	r2, [pc, #56]	@ (800446c <show_twist+0x7c>)
 8004434:	2111      	movs	r1, #17
 8004436:	f008 fec3 	bl	800d1c0 <sniprintf>

    lcd_line0(l0);
 800443a:	f107 0318 	add.w	r3, r7, #24
 800443e:	4618      	mov	r0, r3
 8004440:	f7ff fcc4 	bl	8003dcc <lcd_line0>
    lcd_line1(l1);
 8004444:	1d3b      	adds	r3, r7, #4
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fccc 	bl	8003de4 <lcd_line1>
}
 800444c:	bf00      	nop
 800444e:	3730      	adds	r7, #48	@ 0x30
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	2000052c 	.word	0x2000052c
 8004458:	0800f7e0 	.word	0x0800f7e0
 800445c:	0800f7e4 	.word	0x0800f7e4
 8004460:	0800f928 	.word	0x0800f928
 8004464:	0800f8dc 	.word	0x0800f8dc
 8004468:	0800f8e4 	.word	0x0800f8e4
 800446c:	0800f8ec 	.word	0x0800f8ec

08004470 <apply_search_settings>:


/* ===== Apply functions ===== */
static void apply_search_settings(void){
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
    searchSettings.testingGapSeconds = edit_search_gap_s;
 8004474:	4b05      	ldr	r3, [pc, #20]	@ (800448c <apply_search_settings+0x1c>)
 8004476:	881a      	ldrh	r2, [r3, #0]
 8004478:	4b05      	ldr	r3, [pc, #20]	@ (8004490 <apply_search_settings+0x20>)
 800447a:	805a      	strh	r2, [r3, #2]
    searchSettings.dryRunTimeSeconds = edit_search_dry_s;
 800447c:	4b05      	ldr	r3, [pc, #20]	@ (8004494 <apply_search_settings+0x24>)
 800447e:	881a      	ldrh	r2, [r3, #0]
 8004480:	4b03      	ldr	r3, [pc, #12]	@ (8004490 <apply_search_settings+0x20>)
 8004482:	809a      	strh	r2, [r3, #4]
}
 8004484:	bf00      	nop
 8004486:	46bd      	mov	sp, r7
 8004488:	bc80      	pop	{r7}
 800448a:	4770      	bx	lr
 800448c:	20000020 	.word	0x20000020
 8004490:	20000538 	.word	0x20000538
 8004494:	20000022 	.word	0x20000022

08004498 <apply_twist_settings>:

static void apply_twist_settings(void){
 8004498:	b480      	push	{r7}
 800449a:	af00      	add	r7, sp, #0
    twistSettings.onDurationSeconds = edit_twist_on_s;
 800449c:	4b05      	ldr	r3, [pc, #20]	@ (80044b4 <apply_twist_settings+0x1c>)
 800449e:	881a      	ldrh	r2, [r3, #0]
 80044a0:	4b05      	ldr	r3, [pc, #20]	@ (80044b8 <apply_twist_settings+0x20>)
 80044a2:	805a      	strh	r2, [r3, #2]
    twistSettings.offDurationSeconds = edit_twist_off_s;
 80044a4:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <apply_twist_settings+0x24>)
 80044a6:	881a      	ldrh	r2, [r3, #0]
 80044a8:	4b03      	ldr	r3, [pc, #12]	@ (80044b8 <apply_twist_settings+0x20>)
 80044aa:	809a      	strh	r2, [r3, #4]
}
 80044ac:	bf00      	nop
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bc80      	pop	{r7}
 80044b2:	4770      	bx	lr
 80044b4:	20000024 	.word	0x20000024
 80044b8:	2000052c 	.word	0x2000052c
 80044bc:	20000026 	.word	0x20000026

080044c0 <apply_countdown_settings>:

static void apply_countdown_settings(void){
 80044c0:	b480      	push	{r7}
 80044c2:	af00      	add	r7, sp, #0
    // kept for compatibility if other code depends on countdownDuration mirror
    countdownDuration = (uint32_t)edit_countdown_min * 60u;
 80044c4:	4b06      	ldr	r3, [pc, #24]	@ (80044e0 <apply_countdown_settings+0x20>)
 80044c6:	881b      	ldrh	r3, [r3, #0]
 80044c8:	461a      	mov	r2, r3
 80044ca:	4613      	mov	r3, r2
 80044cc:	011b      	lsls	r3, r3, #4
 80044ce:	1a9b      	subs	r3, r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	461a      	mov	r2, r3
 80044d4:	4b03      	ldr	r3, [pc, #12]	@ (80044e4 <apply_countdown_settings+0x24>)
 80044d6:	601a      	str	r2, [r3, #0]
}
 80044d8:	bf00      	nop
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr
 80044e0:	20000028 	.word	0x20000028
 80044e4:	20000518 	.word	0x20000518

080044e8 <enable_semi_auto>:

static void enable_semi_auto(void){
 80044e8:	b580      	push	{r7, lr}
 80044ea:	af00      	add	r7, sp, #0
    ModelHandle_ClearManualOverride();
 80044ec:	f7fe fc14 	bl	8002d18 <ModelHandle_ClearManualOverride>
    ModelHandle_StartSemiAuto();
 80044f0:	f7ff f86a 	bl	80035c8 <ModelHandle_StartSemiAuto>
    semiAutoEnabled = true;
 80044f4:	4b02      	ldr	r3, [pc, #8]	@ (8004500 <enable_semi_auto+0x18>)
 80044f6:	2201      	movs	r2, #1
 80044f8:	701a      	strb	r2, [r3, #0]
}
 80044fa:	bf00      	nop
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	2000058d 	.word	0x2000058d

08004504 <disable_semi_auto>:
static void disable_semi_auto(void){
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
    ModelHandle_SetMotor(false);
 8004508:	2000      	movs	r0, #0
 800450a:	f7fe fb5b 	bl	8002bc4 <ModelHandle_SetMotor>
    semiAutoEnabled = false;
 800450e:	4b02      	ldr	r3, [pc, #8]	@ (8004518 <disable_semi_auto+0x14>)
 8004510:	2200      	movs	r2, #0
 8004512:	701a      	strb	r2, [r3, #0]
}
 8004514:	bf00      	nop
 8004516:	bd80      	pop	{r7, pc}
 8004518:	2000058d 	.word	0x2000058d

0800451c <Screen_Init>:
}



/* ===== Initialization / Reset ===== */
void Screen_Init(void){
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
    lcd_init();
 8004520:	f7fd fbb1 	bl	8001c86 <lcd_init>
    ui = UI_WELCOME;
 8004524:	4b18      	ldr	r3, [pc, #96]	@ (8004588 <Screen_Init+0x6c>)
 8004526:	2200      	movs	r2, #0
 8004528:	701a      	strb	r2, [r3, #0]
    last_ui = UI_MAX_;
 800452a:	4b18      	ldr	r3, [pc, #96]	@ (800458c <Screen_Init+0x70>)
 800452c:	2215      	movs	r2, #21
 800452e:	701a      	strb	r2, [r3, #0]
    screenNeedsRefresh = true;
 8004530:	4b17      	ldr	r3, [pc, #92]	@ (8004590 <Screen_Init+0x74>)
 8004532:	2201      	movs	r2, #1
 8004534:	701a      	strb	r2, [r3, #0]
    lastLcdUpdateTime = HAL_GetTick();
 8004536:	f002 f901 	bl	800673c <HAL_GetTick>
 800453a:	4603      	mov	r3, r0
 800453c:	4a15      	ldr	r2, [pc, #84]	@ (8004594 <Screen_Init+0x78>)
 800453e:	6013      	str	r3, [r2, #0]
    refreshInactivityTimer();
 8004540:	f7ff fc5c 	bl	8003dfc <refreshInactivityTimer>

    edit_search_gap_s = searchSettings.testingGapSeconds;
 8004544:	4b14      	ldr	r3, [pc, #80]	@ (8004598 <Screen_Init+0x7c>)
 8004546:	885a      	ldrh	r2, [r3, #2]
 8004548:	4b14      	ldr	r3, [pc, #80]	@ (800459c <Screen_Init+0x80>)
 800454a:	801a      	strh	r2, [r3, #0]
    edit_search_dry_s = searchSettings.dryRunTimeSeconds;
 800454c:	4b12      	ldr	r3, [pc, #72]	@ (8004598 <Screen_Init+0x7c>)
 800454e:	889a      	ldrh	r2, [r3, #4]
 8004550:	4b13      	ldr	r3, [pc, #76]	@ (80045a0 <Screen_Init+0x84>)
 8004552:	801a      	strh	r2, [r3, #0]
    edit_twist_on_s   = twistSettings.onDurationSeconds;
 8004554:	4b13      	ldr	r3, [pc, #76]	@ (80045a4 <Screen_Init+0x88>)
 8004556:	885a      	ldrh	r2, [r3, #2]
 8004558:	4b13      	ldr	r3, [pc, #76]	@ (80045a8 <Screen_Init+0x8c>)
 800455a:	801a      	strh	r2, [r3, #0]
    edit_twist_off_s  = twistSettings.offDurationSeconds;
 800455c:	4b11      	ldr	r3, [pc, #68]	@ (80045a4 <Screen_Init+0x88>)
 800455e:	889a      	ldrh	r2, [r3, #4]
 8004560:	4b12      	ldr	r3, [pc, #72]	@ (80045ac <Screen_Init+0x90>)
 8004562:	801a      	strh	r2, [r3, #0]
    edit_countdown_min = (uint16_t)(countdownDuration / 60u);
 8004564:	4b12      	ldr	r3, [pc, #72]	@ (80045b0 <Screen_Init+0x94>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a12      	ldr	r2, [pc, #72]	@ (80045b4 <Screen_Init+0x98>)
 800456a:	fba2 2303 	umull	r2, r3, r2, r3
 800456e:	095b      	lsrs	r3, r3, #5
 8004570:	b29a      	uxth	r2, r3
 8004572:	4b11      	ldr	r3, [pc, #68]	@ (80045b8 <Screen_Init+0x9c>)
 8004574:	801a      	strh	r2, [r3, #0]
    if (edit_countdown_min == 0) edit_countdown_min = 5; // sane default
 8004576:	4b10      	ldr	r3, [pc, #64]	@ (80045b8 <Screen_Init+0x9c>)
 8004578:	881b      	ldrh	r3, [r3, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d102      	bne.n	8004584 <Screen_Init+0x68>
 800457e:	4b0e      	ldr	r3, [pc, #56]	@ (80045b8 <Screen_Init+0x9c>)
 8004580:	2205      	movs	r2, #5
 8004582:	801a      	strh	r2, [r3, #0]
}
 8004584:	bf00      	nop
 8004586:	bd80      	pop	{r7, pc}
 8004588:	20000580 	.word	0x20000580
 800458c:	20000019 	.word	0x20000019
 8004590:	20000581 	.word	0x20000581
 8004594:	2000057c 	.word	0x2000057c
 8004598:	20000538 	.word	0x20000538
 800459c:	20000020 	.word	0x20000020
 80045a0:	20000022 	.word	0x20000022
 80045a4:	2000052c 	.word	0x2000052c
 80045a8:	20000024 	.word	0x20000024
 80045ac:	20000026 	.word	0x20000026
 80045b0:	20000518 	.word	0x20000518
 80045b4:	88888889 	.word	0x88888889
 80045b8:	20000028 	.word	0x20000028

080045bc <menu_select>:
   MENU SELECTION LOGIC
   ============================ */
/* ============================
   MENU SELECTION LOGIC
   ============================ */
static void menu_select(void){
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
    refreshInactivityTimer();
 80045c2:	f7ff fc1b 	bl	8003dfc <refreshInactivityTimer>

    switch (ui){
 80045c6:	4b9d      	ldr	r3, [pc, #628]	@ (800483c <menu_select+0x280>)
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	2b14      	cmp	r3, #20
 80045cc:	f200 812d 	bhi.w	800482a <menu_select+0x26e>
 80045d0:	a201      	add	r2, pc, #4	@ (adr r2, 80045d8 <menu_select+0x1c>)
 80045d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d6:	bf00      	nop
 80045d8:	0800462d 	.word	0x0800462d
 80045dc:	08004635 	.word	0x08004635
 80045e0:	08004641 	.word	0x08004641
 80045e4:	08004715 	.word	0x08004715
 80045e8:	08004721 	.word	0x08004721
 80045ec:	0800482b 	.word	0x0800482b
 80045f0:	08004741 	.word	0x08004741
 80045f4:	08004749 	.word	0x08004749
 80045f8:	08004751 	.word	0x08004751
 80045fc:	08004759 	.word	0x08004759
 8004600:	08004761 	.word	0x08004761
 8004604:	08004769 	.word	0x08004769
 8004608:	0800477b 	.word	0x0800477b
 800460c:	08004783 	.word	0x08004783
 8004610:	0800478b 	.word	0x0800478b
 8004614:	08004797 	.word	0x08004797
 8004618:	0800482b 	.word	0x0800482b
 800461c:	080047af 	.word	0x080047af
 8004620:	080047d5 	.word	0x080047d5
 8004624:	080047fd 	.word	0x080047fd
 8004628:	08004805 	.word	0x08004805
        case UI_WELCOME:
            ui = UI_DASH;
 800462c:	4b83      	ldr	r3, [pc, #524]	@ (800483c <menu_select+0x280>)
 800462e:	2201      	movs	r2, #1
 8004630:	701a      	strb	r2, [r3, #0]
            break;
 8004632:	e0fb      	b.n	800482c <menu_select+0x270>

        case UI_DASH:
            ui = UI_MENU;
 8004634:	4b81      	ldr	r3, [pc, #516]	@ (800483c <menu_select+0x280>)
 8004636:	2202      	movs	r2, #2
 8004638:	701a      	strb	r2, [r3, #0]
            goto_menu_top();
 800463a:	f7ff fbeb 	bl	8003e14 <goto_menu_top>
            break;
 800463e:	e0f5      	b.n	800482c <menu_select+0x270>

        /* === MENU ITEMS === */
        case UI_MENU:
            switch (menu_idx){
 8004640:	4b7f      	ldr	r3, [pc, #508]	@ (8004840 <menu_select+0x284>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2b06      	cmp	r3, #6
 8004646:	d860      	bhi.n	800470a <menu_select+0x14e>
 8004648:	a201      	add	r2, pc, #4	@ (adr r2, 8004650 <menu_select+0x94>)
 800464a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800464e:	bf00      	nop
 8004650:	0800466d 	.word	0x0800466d
 8004654:	08004675 	.word	0x08004675
 8004658:	0800467d 	.word	0x0800467d
 800465c:	080046eb 	.word	0x080046eb
 8004660:	080046f3 	.word	0x080046f3
 8004664:	080046fb 	.word	0x080046fb
 8004668:	08004703 	.word	0x08004703
                case 0: ui = UI_MANUAL; break;
 800466c:	4b73      	ldr	r3, [pc, #460]	@ (800483c <menu_select+0x280>)
 800466e:	2203      	movs	r2, #3
 8004670:	701a      	strb	r2, [r3, #0]
 8004672:	e04e      	b.n	8004712 <menu_select+0x156>
                case 1: ui = UI_SEMI_AUTO; break;
 8004674:	4b71      	ldr	r3, [pc, #452]	@ (800483c <menu_select+0x280>)
 8004676:	2204      	movs	r2, #4
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	e04a      	b.n	8004712 <menu_select+0x156>
                case 2:
                    ui = UI_TIMER;
 800467c:	4b6f      	ldr	r3, [pc, #444]	@ (800483c <menu_select+0x280>)
 800467e:	2205      	movs	r2, #5
 8004680:	701a      	strb	r2, [r3, #0]
                    currentSlot = 0;
 8004682:	4b70      	ldr	r3, [pc, #448]	@ (8004844 <menu_select+0x288>)
 8004684:	2200      	movs	r2, #0
 8004686:	701a      	strb	r2, [r3, #0]
                    edit_timer_on_h  = timerSlots[currentSlot].onHour;
 8004688:	4b6e      	ldr	r3, [pc, #440]	@ (8004844 <menu_select+0x288>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	4619      	mov	r1, r3
 800468e:	4a6e      	ldr	r2, [pc, #440]	@ (8004848 <menu_select+0x28c>)
 8004690:	460b      	mov	r3, r1
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	4413      	add	r3, r2
 8004698:	3301      	adds	r3, #1
 800469a:	781a      	ldrb	r2, [r3, #0]
 800469c:	4b6b      	ldr	r3, [pc, #428]	@ (800484c <menu_select+0x290>)
 800469e:	701a      	strb	r2, [r3, #0]
                    edit_timer_on_m  = timerSlots[currentSlot].onMinute;
 80046a0:	4b68      	ldr	r3, [pc, #416]	@ (8004844 <menu_select+0x288>)
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	4619      	mov	r1, r3
 80046a6:	4a68      	ldr	r2, [pc, #416]	@ (8004848 <menu_select+0x28c>)
 80046a8:	460b      	mov	r3, r1
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	440b      	add	r3, r1
 80046ae:	4413      	add	r3, r2
 80046b0:	3302      	adds	r3, #2
 80046b2:	781a      	ldrb	r2, [r3, #0]
 80046b4:	4b66      	ldr	r3, [pc, #408]	@ (8004850 <menu_select+0x294>)
 80046b6:	701a      	strb	r2, [r3, #0]
                    edit_timer_off_h = timerSlots[currentSlot].offHour;
 80046b8:	4b62      	ldr	r3, [pc, #392]	@ (8004844 <menu_select+0x288>)
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	4619      	mov	r1, r3
 80046be:	4a62      	ldr	r2, [pc, #392]	@ (8004848 <menu_select+0x28c>)
 80046c0:	460b      	mov	r3, r1
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	4413      	add	r3, r2
 80046c8:	3303      	adds	r3, #3
 80046ca:	781a      	ldrb	r2, [r3, #0]
 80046cc:	4b61      	ldr	r3, [pc, #388]	@ (8004854 <menu_select+0x298>)
 80046ce:	701a      	strb	r2, [r3, #0]
                    edit_timer_off_m = timerSlots[currentSlot].offMinute;
 80046d0:	4b5c      	ldr	r3, [pc, #368]	@ (8004844 <menu_select+0x288>)
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	4619      	mov	r1, r3
 80046d6:	4a5c      	ldr	r2, [pc, #368]	@ (8004848 <menu_select+0x28c>)
 80046d8:	460b      	mov	r3, r1
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	440b      	add	r3, r1
 80046de:	4413      	add	r3, r2
 80046e0:	3304      	adds	r3, #4
 80046e2:	781a      	ldrb	r2, [r3, #0]
 80046e4:	4b5c      	ldr	r3, [pc, #368]	@ (8004858 <menu_select+0x29c>)
 80046e6:	701a      	strb	r2, [r3, #0]
                    break;
 80046e8:	e013      	b.n	8004712 <menu_select+0x156>
                case 3: ui = UI_SEARCH; break;
 80046ea:	4b54      	ldr	r3, [pc, #336]	@ (800483c <menu_select+0x280>)
 80046ec:	220c      	movs	r2, #12
 80046ee:	701a      	strb	r2, [r3, #0]
 80046f0:	e00f      	b.n	8004712 <menu_select+0x156>
                case 4: ui = UI_COUNTDOWN; break;
 80046f2:	4b52      	ldr	r3, [pc, #328]	@ (800483c <menu_select+0x280>)
 80046f4:	220f      	movs	r2, #15
 80046f6:	701a      	strb	r2, [r3, #0]
 80046f8:	e00b      	b.n	8004712 <menu_select+0x156>
                case 5: ui = UI_TWIST; break;
 80046fa:	4b50      	ldr	r3, [pc, #320]	@ (800483c <menu_select+0x280>)
 80046fc:	2212      	movs	r2, #18
 80046fe:	701a      	strb	r2, [r3, #0]
 8004700:	e007      	b.n	8004712 <menu_select+0x156>
                case 6: ui = UI_DASH; break;
 8004702:	4b4e      	ldr	r3, [pc, #312]	@ (800483c <menu_select+0x280>)
 8004704:	2201      	movs	r2, #1
 8004706:	701a      	strb	r2, [r3, #0]
 8004708:	e003      	b.n	8004712 <menu_select+0x156>
                default: ui = UI_DASH; break;
 800470a:	4b4c      	ldr	r3, [pc, #304]	@ (800483c <menu_select+0x280>)
 800470c:	2201      	movs	r2, #1
 800470e:	701a      	strb	r2, [r3, #0]
 8004710:	bf00      	nop
            }
            break;
 8004712:	e08b      	b.n	800482c <menu_select+0x270>

        /* === MANUAL === */
        case UI_MANUAL:
            ModelHandle_ToggleManual();
 8004714:	f7fe fad4 	bl	8002cc0 <ModelHandle_ToggleManual>
            screenNeedsRefresh = true;
 8004718:	4b50      	ldr	r3, [pc, #320]	@ (800485c <menu_select+0x2a0>)
 800471a:	2201      	movs	r2, #1
 800471c:	701a      	strb	r2, [r3, #0]
            break;
 800471e:	e085      	b.n	800482c <menu_select+0x270>

        /* === SEMI AUTO === */
        case UI_SEMI_AUTO:
            if (!semiAutoEnabled) enable_semi_auto();
 8004720:	4b4f      	ldr	r3, [pc, #316]	@ (8004860 <menu_select+0x2a4>)
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	f083 0301 	eor.w	r3, r3, #1
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d002      	beq.n	8004734 <menu_select+0x178>
 800472e:	f7ff fedb 	bl	80044e8 <enable_semi_auto>
 8004732:	e001      	b.n	8004738 <menu_select+0x17c>
            else disable_semi_auto();
 8004734:	f7ff fee6 	bl	8004504 <disable_semi_auto>
            ui = UI_DASH;
 8004738:	4b40      	ldr	r3, [pc, #256]	@ (800483c <menu_select+0x280>)
 800473a:	2201      	movs	r2, #1
 800473c:	701a      	strb	r2, [r3, #0]
            break;
 800473e:	e075      	b.n	800482c <menu_select+0x270>
            // Short press toggles enable, handled in Screen_HandleButton()
            break;


        case UI_TIMER_SLOT_SELECT:
            ui = UI_TIMER_EDIT_SLOT_ON_H;
 8004740:	4b3e      	ldr	r3, [pc, #248]	@ (800483c <menu_select+0x280>)
 8004742:	2207      	movs	r2, #7
 8004744:	701a      	strb	r2, [r3, #0]
            break;
 8004746:	e071      	b.n	800482c <menu_select+0x270>

        case UI_TIMER_EDIT_SLOT_ON_H:
            ui = UI_TIMER_EDIT_SLOT_ON_M;
 8004748:	4b3c      	ldr	r3, [pc, #240]	@ (800483c <menu_select+0x280>)
 800474a:	2208      	movs	r2, #8
 800474c:	701a      	strb	r2, [r3, #0]
            break;
 800474e:	e06d      	b.n	800482c <menu_select+0x270>

        case UI_TIMER_EDIT_SLOT_ON_M:
            ui = UI_TIMER_EDIT_SLOT_OFF_H;
 8004750:	4b3a      	ldr	r3, [pc, #232]	@ (800483c <menu_select+0x280>)
 8004752:	2209      	movs	r2, #9
 8004754:	701a      	strb	r2, [r3, #0]
            break;
 8004756:	e069      	b.n	800482c <menu_select+0x270>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            ui = UI_TIMER_EDIT_SLOT_OFF_M;
 8004758:	4b38      	ldr	r3, [pc, #224]	@ (800483c <menu_select+0x280>)
 800475a:	220a      	movs	r2, #10
 800475c:	701a      	strb	r2, [r3, #0]
            break;
 800475e:	e065      	b.n	800482c <menu_select+0x270>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            ui = UI_TIMER_EDIT_SLOT_ENABLE;
 8004760:	4b36      	ldr	r3, [pc, #216]	@ (800483c <menu_select+0x280>)
 8004762:	220b      	movs	r2, #11
 8004764:	701a      	strb	r2, [r3, #0]
            break;
 8004766:	e061      	b.n	800482c <menu_select+0x270>

        case UI_TIMER_EDIT_SLOT_ENABLE:
            apply_timer_slot(currentSlot);
 8004768:	4b36      	ldr	r3, [pc, #216]	@ (8004844 <menu_select+0x288>)
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	4618      	mov	r0, r3
 800476e:	f7ff fd79 	bl	8004264 <apply_timer_slot>
            ui = UI_TIMER;
 8004772:	4b32      	ldr	r3, [pc, #200]	@ (800483c <menu_select+0x280>)
 8004774:	2205      	movs	r2, #5
 8004776:	701a      	strb	r2, [r3, #0]
            break;
 8004778:	e058      	b.n	800482c <menu_select+0x270>

        /* === SEARCH === */
        case UI_SEARCH:
            ui = UI_SEARCH_EDIT_GAP;
 800477a:	4b30      	ldr	r3, [pc, #192]	@ (800483c <menu_select+0x280>)
 800477c:	220d      	movs	r2, #13
 800477e:	701a      	strb	r2, [r3, #0]
            break;
 8004780:	e054      	b.n	800482c <menu_select+0x270>

        case UI_SEARCH_EDIT_GAP:
            ui = UI_SEARCH_EDIT_DRY;
 8004782:	4b2e      	ldr	r3, [pc, #184]	@ (800483c <menu_select+0x280>)
 8004784:	220e      	movs	r2, #14
 8004786:	701a      	strb	r2, [r3, #0]
            break;
 8004788:	e050      	b.n	800482c <menu_select+0x270>

        case UI_SEARCH_EDIT_DRY:
            apply_search_settings();
 800478a:	f7ff fe71 	bl	8004470 <apply_search_settings>
            ui = UI_SEARCH;
 800478e:	4b2b      	ldr	r3, [pc, #172]	@ (800483c <menu_select+0x280>)
 8004790:	220c      	movs	r2, #12
 8004792:	701a      	strb	r2, [r3, #0]
            break;
 8004794:	e04a      	b.n	800482c <menu_select+0x270>

        /* === COUNTDOWN === */
        case UI_COUNTDOWN:
            if (countdownActive)
 8004796:	4b33      	ldr	r3, [pc, #204]	@ (8004864 <menu_select+0x2a8>)
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	d002      	beq.n	80047a6 <menu_select+0x1ea>
                ModelHandle_StopCountdown();
 80047a0:	f7fe fbfe 	bl	8002fa0 <ModelHandle_StopCountdown>
            else
                ui = UI_COUNTDOWN_EDIT_MIN;
            break;
 80047a4:	e042      	b.n	800482c <menu_select+0x270>
                ui = UI_COUNTDOWN_EDIT_MIN;
 80047a6:	4b25      	ldr	r3, [pc, #148]	@ (800483c <menu_select+0x280>)
 80047a8:	2210      	movs	r2, #16
 80047aa:	701a      	strb	r2, [r3, #0]
            break;
 80047ac:	e03e      	b.n	800482c <menu_select+0x270>

        case UI_COUNTDOWN_EDIT_MIN:
            break;

        case UI_COUNTDOWN_TOGGLE: {
        	uint32_t seconds = (uint32_t)edit_countdown_min * 60u;
 80047ae:	4b2e      	ldr	r3, [pc, #184]	@ (8004868 <menu_select+0x2ac>)
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	461a      	mov	r2, r3
 80047b4:	4613      	mov	r3, r2
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	1a9b      	subs	r3, r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	607b      	str	r3, [r7, #4]
        	if (seconds == 0) seconds = 60;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d101      	bne.n	80047c8 <menu_select+0x20c>
 80047c4:	233c      	movs	r3, #60	@ 0x3c
 80047c6:	607b      	str	r3, [r7, #4]
        	apply_countdown_settings();
 80047c8:	f7ff fe7a 	bl	80044c0 <apply_countdown_settings>
        	ui = UI_COUNTDOWN;
 80047cc:	4b1b      	ldr	r3, [pc, #108]	@ (800483c <menu_select+0x280>)
 80047ce:	220f      	movs	r2, #15
 80047d0:	701a      	strb	r2, [r3, #0]

            break;
 80047d2:	e02b      	b.n	800482c <menu_select+0x270>
        }

        /* === TWIST === */
        case UI_TWIST:
            if (twistSettings.twistActive)
 80047d4:	4b25      	ldr	r3, [pc, #148]	@ (800486c <menu_select+0x2b0>)
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d002      	beq.n	80047e2 <menu_select+0x226>
                ModelHandle_StopTwist();
 80047dc:	f7fe fcb2 	bl	8003144 <ModelHandle_StopTwist>
 80047e0:	e008      	b.n	80047f4 <menu_select+0x238>
            else
                ModelHandle_StartTwist(edit_twist_on_s, edit_twist_off_s);
 80047e2:	4b23      	ldr	r3, [pc, #140]	@ (8004870 <menu_select+0x2b4>)
 80047e4:	881b      	ldrh	r3, [r3, #0]
 80047e6:	461a      	mov	r2, r3
 80047e8:	4b22      	ldr	r3, [pc, #136]	@ (8004874 <menu_select+0x2b8>)
 80047ea:	881b      	ldrh	r3, [r3, #0]
 80047ec:	4619      	mov	r1, r3
 80047ee:	4610      	mov	r0, r2
 80047f0:	f7fe fc6e 	bl	80030d0 <ModelHandle_StartTwist>
            screenNeedsRefresh = true;
 80047f4:	4b19      	ldr	r3, [pc, #100]	@ (800485c <menu_select+0x2a0>)
 80047f6:	2201      	movs	r2, #1
 80047f8:	701a      	strb	r2, [r3, #0]
            break;
 80047fa:	e017      	b.n	800482c <menu_select+0x270>

        case UI_TWIST_EDIT_ON:
            ui = UI_TWIST_EDIT_OFF;
 80047fc:	4b0f      	ldr	r3, [pc, #60]	@ (800483c <menu_select+0x280>)
 80047fe:	2214      	movs	r2, #20
 8004800:	701a      	strb	r2, [r3, #0]
            break;
 8004802:	e013      	b.n	800482c <menu_select+0x270>

        case UI_TWIST_EDIT_OFF:
            apply_twist_settings();
 8004804:	f7ff fe48 	bl	8004498 <apply_twist_settings>
            if (twistSettings.twistActive)
 8004808:	4b18      	ldr	r3, [pc, #96]	@ (800486c <menu_select+0x2b0>)
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d008      	beq.n	8004822 <menu_select+0x266>
                ModelHandle_StartTwist(
                    twistSettings.onDurationSeconds,
 8004810:	4b16      	ldr	r3, [pc, #88]	@ (800486c <menu_select+0x2b0>)
 8004812:	885b      	ldrh	r3, [r3, #2]
                ModelHandle_StartTwist(
 8004814:	461a      	mov	r2, r3
                    twistSettings.offDurationSeconds);
 8004816:	4b15      	ldr	r3, [pc, #84]	@ (800486c <menu_select+0x2b0>)
 8004818:	889b      	ldrh	r3, [r3, #4]
                ModelHandle_StartTwist(
 800481a:	4619      	mov	r1, r3
 800481c:	4610      	mov	r0, r2
 800481e:	f7fe fc57 	bl	80030d0 <ModelHandle_StartTwist>
            ui = UI_TWIST;
 8004822:	4b06      	ldr	r3, [pc, #24]	@ (800483c <menu_select+0x280>)
 8004824:	2212      	movs	r2, #18
 8004826:	701a      	strb	r2, [r3, #0]
            break;
 8004828:	e000      	b.n	800482c <menu_select+0x270>

        default:
            break;
 800482a:	bf00      	nop
    }

    screenNeedsRefresh = true;
 800482c:	4b0b      	ldr	r3, [pc, #44]	@ (800485c <menu_select+0x2a0>)
 800482e:	2201      	movs	r2, #1
 8004830:	701a      	strb	r2, [r3, #0]
}
 8004832:	bf00      	nop
 8004834:	3708      	adds	r7, #8
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	20000580 	.word	0x20000580
 8004840:	20000590 	.word	0x20000590
 8004844:	2000058c 	.word	0x2000058c
 8004848:	20000544 	.word	0x20000544
 800484c:	2000001b 	.word	0x2000001b
 8004850:	2000001c 	.word	0x2000001c
 8004854:	2000001d 	.word	0x2000001d
 8004858:	2000001e 	.word	0x2000001e
 800485c:	20000581 	.word	0x20000581
 8004860:	2000058d 	.word	0x2000058d
 8004864:	200004f8 	.word	0x200004f8
 8004868:	20000028 	.word	0x20000028
 800486c:	2000052c 	.word	0x2000052c
 8004870:	20000024 	.word	0x20000024
 8004874:	20000026 	.word	0x20000026

08004878 <menu_reset>:

/* ============================
   MENU RESET / BACK LOGIC
   ============================ */
static void menu_reset(void){
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
    refreshInactivityTimer();
 800487c:	f7ff fabe 	bl	8003dfc <refreshInactivityTimer>

    switch (ui) {
 8004880:	4b2a      	ldr	r3, [pc, #168]	@ (800492c <menu_reset+0xb4>)
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	3b01      	subs	r3, #1
 8004886:	2b13      	cmp	r3, #19
 8004888:	d846      	bhi.n	8004918 <menu_reset+0xa0>
 800488a:	a201      	add	r2, pc, #4	@ (adr r2, 8004890 <menu_reset+0x18>)
 800488c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004890:	080048f1 	.word	0x080048f1
 8004894:	080048e9 	.word	0x080048e9
 8004898:	080048e1 	.word	0x080048e1
 800489c:	080048e1 	.word	0x080048e1
 80048a0:	080048e1 	.word	0x080048e1
 80048a4:	080048f9 	.word	0x080048f9
 80048a8:	080048f9 	.word	0x080048f9
 80048ac:	080048f9 	.word	0x080048f9
 80048b0:	080048f9 	.word	0x080048f9
 80048b4:	080048f9 	.word	0x080048f9
 80048b8:	080048f9 	.word	0x080048f9
 80048bc:	080048e1 	.word	0x080048e1
 80048c0:	08004901 	.word	0x08004901
 80048c4:	08004901 	.word	0x08004901
 80048c8:	080048e1 	.word	0x080048e1
 80048cc:	08004909 	.word	0x08004909
 80048d0:	08004919 	.word	0x08004919
 80048d4:	080048e1 	.word	0x080048e1
 80048d8:	08004911 	.word	0x08004911
 80048dc:	08004911 	.word	0x08004911
        case UI_SEMI_AUTO:
        case UI_TIMER:
        case UI_SEARCH:
        case UI_COUNTDOWN:
        case UI_TWIST:
            ui = UI_MENU;
 80048e0:	4b12      	ldr	r3, [pc, #72]	@ (800492c <menu_reset+0xb4>)
 80048e2:	2202      	movs	r2, #2
 80048e4:	701a      	strb	r2, [r3, #0]
            break;
 80048e6:	e01b      	b.n	8004920 <menu_reset+0xa8>

        /* From MENU  DASH, from DASH  WELCOME */
        case UI_MENU:
            ui = UI_DASH;
 80048e8:	4b10      	ldr	r3, [pc, #64]	@ (800492c <menu_reset+0xb4>)
 80048ea:	2201      	movs	r2, #1
 80048ec:	701a      	strb	r2, [r3, #0]
            break;
 80048ee:	e017      	b.n	8004920 <menu_reset+0xa8>
        case UI_DASH:
            ui = UI_WELCOME;
 80048f0:	4b0e      	ldr	r3, [pc, #56]	@ (800492c <menu_reset+0xb4>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	701a      	strb	r2, [r3, #0]
            break;
 80048f6:	e013      	b.n	8004920 <menu_reset+0xa8>
        case UI_TIMER_EDIT_SLOT_ON_H:
        case UI_TIMER_EDIT_SLOT_ON_M:
        case UI_TIMER_EDIT_SLOT_OFF_H:
        case UI_TIMER_EDIT_SLOT_OFF_M:
        case UI_TIMER_EDIT_SLOT_ENABLE:
            ui = UI_TIMER;
 80048f8:	4b0c      	ldr	r3, [pc, #48]	@ (800492c <menu_reset+0xb4>)
 80048fa:	2205      	movs	r2, #5
 80048fc:	701a      	strb	r2, [r3, #0]
            break;
 80048fe:	e00f      	b.n	8004920 <menu_reset+0xa8>

        /* Search editing  back to search */
        case UI_SEARCH_EDIT_GAP:
        case UI_SEARCH_EDIT_DRY:
            ui = UI_SEARCH;
 8004900:	4b0a      	ldr	r3, [pc, #40]	@ (800492c <menu_reset+0xb4>)
 8004902:	220c      	movs	r2, #12
 8004904:	701a      	strb	r2, [r3, #0]
            break;
 8004906:	e00b      	b.n	8004920 <menu_reset+0xa8>

        /* Countdown editing  back to countdown */
        case UI_COUNTDOWN_EDIT_MIN:
            ui = UI_COUNTDOWN;
 8004908:	4b08      	ldr	r3, [pc, #32]	@ (800492c <menu_reset+0xb4>)
 800490a:	220f      	movs	r2, #15
 800490c:	701a      	strb	r2, [r3, #0]
            break;
 800490e:	e007      	b.n	8004920 <menu_reset+0xa8>

        /* Twist editing  back to twist */
        case UI_TWIST_EDIT_ON:
        case UI_TWIST_EDIT_OFF:
            ui = UI_TWIST;
 8004910:	4b06      	ldr	r3, [pc, #24]	@ (800492c <menu_reset+0xb4>)
 8004912:	2212      	movs	r2, #18
 8004914:	701a      	strb	r2, [r3, #0]
            break;
 8004916:	e003      	b.n	8004920 <menu_reset+0xa8>

        default:
            ui = UI_MENU;
 8004918:	4b04      	ldr	r3, [pc, #16]	@ (800492c <menu_reset+0xb4>)
 800491a:	2202      	movs	r2, #2
 800491c:	701a      	strb	r2, [r3, #0]
            break;
 800491e:	bf00      	nop
    }

    screenNeedsRefresh = true;
 8004920:	4b03      	ldr	r3, [pc, #12]	@ (8004930 <menu_reset+0xb8>)
 8004922:	2201      	movs	r2, #1
 8004924:	701a      	strb	r2, [r3, #0]
}
 8004926:	bf00      	nop
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20000580 	.word	0x20000580
 8004930:	20000581 	.word	0x20000581

08004934 <Screen_Update>:

/* ============================
   SCREEN UPDATE (LCD REFRESH)
   ============================ */
void Screen_Update(void){
 8004934:	b580      	push	{r7, lr}
 8004936:	b0f2      	sub	sp, #456	@ 0x1c8
 8004938:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 800493a:	f001 feff 	bl	800673c <HAL_GetTick>
 800493e:	f8c7 01b8 	str.w	r0, [r7, #440]	@ 0x1b8

    bool cursorBlinkActive = false;
 8004942:	2300      	movs	r3, #0
 8004944:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
    switch (ui) {
 8004948:	4bb3      	ldr	r3, [pc, #716]	@ (8004c18 <Screen_Update+0x2e4>)
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	2b14      	cmp	r3, #20
 800494e:	bf8c      	ite	hi
 8004950:	2201      	movhi	r2, #1
 8004952:	2200      	movls	r2, #0
 8004954:	b2d2      	uxtb	r2, r2
 8004956:	2a00      	cmp	r2, #0
 8004958:	d10f      	bne.n	800497a <Screen_Update+0x46>
 800495a:	4ab0      	ldr	r2, [pc, #704]	@ (8004c1c <Screen_Update+0x2e8>)
 800495c:	fa22 f303 	lsr.w	r3, r2, r3
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	bf14      	ite	ne
 8004968:	2301      	movne	r3, #1
 800496a:	2300      	moveq	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <Screen_Update+0x46>
        case UI_SEARCH_EDIT_GAP:
        case UI_SEARCH_EDIT_DRY:
        case UI_COUNTDOWN_EDIT_MIN:
        case UI_TWIST_EDIT_ON:
        case UI_TWIST_EDIT_OFF:
            cursorBlinkActive = true;
 8004972:	2301      	movs	r3, #1
 8004974:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
            break;
 8004978:	e006      	b.n	8004988 <Screen_Update+0x54>
        default:
            cursorBlinkActive = false;
 800497a:	2300      	movs	r3, #0
 800497c:	f887 31bf 	strb.w	r3, [r7, #447]	@ 0x1bf
            cursorVisible = true;
 8004980:	4ba7      	ldr	r3, [pc, #668]	@ (8004c20 <Screen_Update+0x2ec>)
 8004982:	2201      	movs	r2, #1
 8004984:	701a      	strb	r2, [r3, #0]
            break;
 8004986:	bf00      	nop
    }

    if (cursorBlinkActive && (now - lastCursorToggle >= CURSOR_BLINK_MS)) {
 8004988:	f897 31bf 	ldrb.w	r3, [r7, #447]	@ 0x1bf
 800498c:	2b00      	cmp	r3, #0
 800498e:	d01e      	beq.n	80049ce <Screen_Update+0x9a>
 8004990:	4ba4      	ldr	r3, [pc, #656]	@ (8004c24 <Screen_Update+0x2f0>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800499e:	4293      	cmp	r3, r2
 80049a0:	d315      	bcc.n	80049ce <Screen_Update+0x9a>
        cursorVisible = !cursorVisible;
 80049a2:	4b9f      	ldr	r3, [pc, #636]	@ (8004c20 <Screen_Update+0x2ec>)
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	bf14      	ite	ne
 80049aa:	2301      	movne	r3, #1
 80049ac:	2300      	moveq	r3, #0
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	f083 0301 	eor.w	r3, r3, #1
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	b2da      	uxtb	r2, r3
 80049bc:	4b98      	ldr	r3, [pc, #608]	@ (8004c20 <Screen_Update+0x2ec>)
 80049be:	701a      	strb	r2, [r3, #0]
        lastCursorToggle = now;
 80049c0:	4a98      	ldr	r2, [pc, #608]	@ (8004c24 <Screen_Update+0x2f0>)
 80049c2:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80049c6:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 80049c8:	4b97      	ldr	r3, [pc, #604]	@ (8004c28 <Screen_Update+0x2f4>)
 80049ca:	2201      	movs	r2, #1
 80049cc:	701a      	strb	r2, [r3, #0]
    }

    if (ui == UI_WELCOME && now - lastLcdUpdateTime >= WELCOME_MS) {
 80049ce:	4b92      	ldr	r3, [pc, #584]	@ (8004c18 <Screen_Update+0x2e4>)
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d112      	bne.n	80049fc <Screen_Update+0xc8>
 80049d6:	4b95      	ldr	r3, [pc, #596]	@ (8004c2c <Screen_Update+0x2f8>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d309      	bcc.n	80049fc <Screen_Update+0xc8>
        ui = UI_DASH;
 80049e8:	4b8b      	ldr	r3, [pc, #556]	@ (8004c18 <Screen_Update+0x2e4>)
 80049ea:	2201      	movs	r2, #1
 80049ec:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 80049ee:	4a8f      	ldr	r2, [pc, #572]	@ (8004c2c <Screen_Update+0x2f8>)
 80049f0:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80049f4:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 80049f6:	4b8c      	ldr	r3, [pc, #560]	@ (8004c28 <Screen_Update+0x2f4>)
 80049f8:	2201      	movs	r2, #1
 80049fa:	701a      	strb	r2, [r3, #0]
    }

    if (ui != UI_WELCOME && ui != UI_DASH && (now - lastUserAction >= AUTO_BACK_MS)) {
 80049fc:	4b86      	ldr	r3, [pc, #536]	@ (8004c18 <Screen_Update+0x2e4>)
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d012      	beq.n	8004a2a <Screen_Update+0xf6>
 8004a04:	4b84      	ldr	r3, [pc, #528]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d00e      	beq.n	8004a2a <Screen_Update+0xf6>
 8004a0c:	4b88      	ldr	r3, [pc, #544]	@ (8004c30 <Screen_Update+0x2fc>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d305      	bcc.n	8004a2a <Screen_Update+0xf6>
        ui = UI_DASH;
 8004a1e:	4b7e      	ldr	r3, [pc, #504]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = true;
 8004a24:	4b80      	ldr	r3, [pc, #512]	@ (8004c28 <Screen_Update+0x2f4>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]
    }

    if (ui == UI_DASH && (now - lastLcdUpdateTime >= 1000)) {
 8004a2a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d10e      	bne.n	8004a50 <Screen_Update+0x11c>
 8004a32:	4b7e      	ldr	r3, [pc, #504]	@ (8004c2c <Screen_Update+0x2f8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a40:	d306      	bcc.n	8004a50 <Screen_Update+0x11c>
        screenNeedsRefresh = true;
 8004a42:	4b79      	ldr	r3, [pc, #484]	@ (8004c28 <Screen_Update+0x2f4>)
 8004a44:	2201      	movs	r2, #1
 8004a46:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 8004a48:	4a78      	ldr	r2, [pc, #480]	@ (8004c2c <Screen_Update+0x2f8>)
 8004a4a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8004a4e:	6013      	str	r3, [r2, #0]
    }

    if (screenNeedsRefresh || ui != last_ui) {
 8004a50:	4b75      	ldr	r3, [pc, #468]	@ (8004c28 <Screen_Update+0x2f4>)
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d106      	bne.n	8004a66 <Screen_Update+0x132>
 8004a58:	4b6f      	ldr	r3, [pc, #444]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a5a:	781a      	ldrb	r2, [r3, #0]
 8004a5c:	4b75      	ldr	r3, [pc, #468]	@ (8004c34 <Screen_Update+0x300>)
 8004a5e:	781b      	ldrb	r3, [r3, #0]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	f000 81bd 	beq.w	8004de0 <Screen_Update+0x4ac>
        bool fullRedraw = (ui != last_ui);
 8004a66:	4b6c      	ldr	r3, [pc, #432]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a68:	781a      	ldrb	r2, [r3, #0]
 8004a6a:	4b72      	ldr	r3, [pc, #456]	@ (8004c34 <Screen_Update+0x300>)
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	bf14      	ite	ne
 8004a72:	2301      	movne	r3, #1
 8004a74:	2300      	moveq	r3, #0
 8004a76:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7
        last_ui = ui;
 8004a7a:	4b67      	ldr	r3, [pc, #412]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a7c:	781a      	ldrb	r2, [r3, #0]
 8004a7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c34 <Screen_Update+0x300>)
 8004a80:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = false;
 8004a82:	4b69      	ldr	r3, [pc, #420]	@ (8004c28 <Screen_Update+0x2f4>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	701a      	strb	r2, [r3, #0]
        if (fullRedraw) lcd_clear();
 8004a88:	f897 31b7 	ldrb.w	r3, [r7, #439]	@ 0x1b7
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <Screen_Update+0x160>
 8004a90:	f7fd f8b5 	bl	8001bfe <lcd_clear>

        switch (ui) {
 8004a94:	4b60      	ldr	r3, [pc, #384]	@ (8004c18 <Screen_Update+0x2e4>)
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	2b14      	cmp	r3, #20
 8004a9a:	f200 819a 	bhi.w	8004dd2 <Screen_Update+0x49e>
 8004a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004aa4 <Screen_Update+0x170>)
 8004aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa4:	08004af9 	.word	0x08004af9
 8004aa8:	08004aff 	.word	0x08004aff
 8004aac:	08004b05 	.word	0x08004b05
 8004ab0:	08004b0b 	.word	0x08004b0b
 8004ab4:	08004b11 	.word	0x08004b11
 8004ab8:	08004b17 	.word	0x08004b17
 8004abc:	08004b2f 	.word	0x08004b2f
 8004ac0:	08004b65 	.word	0x08004b65
 8004ac4:	08004ba1 	.word	0x08004ba1
 8004ac8:	08004bdd 	.word	0x08004bdd
 8004acc:	08004c61 	.word	0x08004c61
 8004ad0:	08004c9d 	.word	0x08004c9d
 8004ad4:	08004b1d 	.word	0x08004b1d
 8004ad8:	08004cd3 	.word	0x08004cd3
 8004adc:	08004d07 	.word	0x08004d07
 8004ae0:	08004b23 	.word	0x08004b23
 8004ae4:	08004d3b 	.word	0x08004d3b
 8004ae8:	08004dd3 	.word	0x08004dd3
 8004aec:	08004b29 	.word	0x08004b29
 8004af0:	08004d6f 	.word	0x08004d6f
 8004af4:	08004da3 	.word	0x08004da3
            case UI_WELCOME:     show_welcome(); break;
 8004af8:	f7ff f9da 	bl	8003eb0 <show_welcome>
 8004afc:	e170      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_DASH:        show_dash(); break;
 8004afe:	f7ff f9e7 	bl	8003ed0 <show_dash>
 8004b02:	e16d      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_MENU:        show_menu(); break;
 8004b04:	f7ff faa6 	bl	8004054 <show_menu>
 8004b08:	e16a      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_MANUAL:      show_manual(); break;
 8004b0a:	f7ff fb01 	bl	8004110 <show_manual>
 8004b0e:	e167      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_SEMI_AUTO:   show_semi_auto(); break;
 8004b10:	f7ff fb2e 	bl	8004170 <show_semi_auto>
 8004b14:	e164      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_TIMER:       show_timer(); break;
 8004b16:	f7ff fb5b 	bl	80041d0 <show_timer>
 8004b1a:	e161      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_SEARCH:      show_search(); break;
 8004b1c:	f7ff fbd4 	bl	80042c8 <show_search>
 8004b20:	e15e      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_COUNTDOWN:   show_countdown(); break;
 8004b22:	f7ff fc0f 	bl	8004344 <show_countdown>
 8004b26:	e15b      	b.n	8004de0 <Screen_Update+0x4ac>
            case UI_TWIST:       show_twist(); break;
 8004b28:	f7ff fc62 	bl	80043f0 <show_twist>
 8004b2c:	e158      	b.n	8004de0 <Screen_Update+0x4ac>

            /* ==== TIMER EDITING ==== */
            case UI_TIMER_SLOT_SELECT: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Select Slot:%d", currentSlot + 1);
 8004b2e:	4b42      	ldr	r3, [pc, #264]	@ (8004c38 <Screen_Update+0x304>)
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	3301      	adds	r3, #1
 8004b34:	f507 70d2 	add.w	r0, r7, #420	@ 0x1a4
 8004b38:	4a40      	ldr	r2, [pc, #256]	@ (8004c3c <Screen_Update+0x308>)
 8004b3a:	2111      	movs	r1, #17
 8004b3c:	f008 fb40 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">Edit   Back");
 8004b40:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8004b44:	4a3e      	ldr	r2, [pc, #248]	@ (8004c40 <Screen_Update+0x30c>)
 8004b46:	2111      	movs	r1, #17
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f008 fb39 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004b4e:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7ff f93a 	bl	8003dcc <lcd_line0>
 8004b58:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7ff f941 	bl	8003de4 <lcd_line1>
                break;
 8004b62:	e13d      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            case UI_TIMER_EDIT_SLOT_ON_H: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"T%d ON Hour:%02d", currentSlot + 1, edit_timer_on_h);
 8004b64:	4b34      	ldr	r3, [pc, #208]	@ (8004c38 <Screen_Update+0x304>)
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	4a36      	ldr	r2, [pc, #216]	@ (8004c44 <Screen_Update+0x310>)
 8004b6c:	7812      	ldrb	r2, [r2, #0]
 8004b6e:	f507 70be 	add.w	r0, r7, #380	@ 0x17c
 8004b72:	9200      	str	r2, [sp, #0]
 8004b74:	4a34      	ldr	r2, [pc, #208]	@ (8004c48 <Screen_Update+0x314>)
 8004b76:	2111      	movs	r1, #17
 8004b78:	f008 fb22 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004b7c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8004b80:	4a32      	ldr	r2, [pc, #200]	@ (8004c4c <Screen_Update+0x318>)
 8004b82:	2111      	movs	r1, #17
 8004b84:	4618      	mov	r0, r3
 8004b86:	f008 fb1b 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004b8a:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff f91c 	bl	8003dcc <lcd_line0>
 8004b94:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff f923 	bl	8003de4 <lcd_line1>
                break;
 8004b9e:	e11f      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            case UI_TIMER_EDIT_SLOT_ON_M: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"T%d ON Min:%02d", currentSlot + 1, edit_timer_on_m);
 8004ba0:	4b25      	ldr	r3, [pc, #148]	@ (8004c38 <Screen_Update+0x304>)
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8004c50 <Screen_Update+0x31c>)
 8004ba8:	7812      	ldrb	r2, [r2, #0]
 8004baa:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8004bae:	9200      	str	r2, [sp, #0]
 8004bb0:	4a28      	ldr	r2, [pc, #160]	@ (8004c54 <Screen_Update+0x320>)
 8004bb2:	2111      	movs	r1, #17
 8004bb4:	f008 fb04 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004bb8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004bbc:	4a23      	ldr	r2, [pc, #140]	@ (8004c4c <Screen_Update+0x318>)
 8004bbe:	2111      	movs	r1, #17
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f008 fafd 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004bc6:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff f8fe 	bl	8003dcc <lcd_line0>
 8004bd0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff f905 	bl	8003de4 <lcd_line1>
                break;
 8004bda:	e101      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            case UI_TIMER_EDIT_SLOT_OFF_H: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"T%d OFF Hr:%02d", currentSlot + 1, edit_timer_off_h);
 8004bdc:	4b16      	ldr	r3, [pc, #88]	@ (8004c38 <Screen_Update+0x304>)
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	3301      	adds	r3, #1
 8004be2:	4a1d      	ldr	r2, [pc, #116]	@ (8004c58 <Screen_Update+0x324>)
 8004be4:	7812      	ldrb	r2, [r2, #0]
 8004be6:	f507 7096 	add.w	r0, r7, #300	@ 0x12c
 8004bea:	9200      	str	r2, [sp, #0]
 8004bec:	4a1b      	ldr	r2, [pc, #108]	@ (8004c5c <Screen_Update+0x328>)
 8004bee:	2111      	movs	r1, #17
 8004bf0:	f008 fae6 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004bf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004bf8:	4a14      	ldr	r2, [pc, #80]	@ (8004c4c <Screen_Update+0x318>)
 8004bfa:	2111      	movs	r1, #17
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f008 fadf 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004c02:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8004c06:	4618      	mov	r0, r3
 8004c08:	f7ff f8e0 	bl	8003dcc <lcd_line0>
 8004c0c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff f8e7 	bl	8003de4 <lcd_line1>
                break;
 8004c16:	e0e3      	b.n	8004de0 <Screen_Update+0x4ac>
 8004c18:	20000580 	.word	0x20000580
 8004c1c:	00196784 	.word	0x00196784
 8004c20:	2000001a 	.word	0x2000001a
 8004c24:	20000584 	.word	0x20000584
 8004c28:	20000581 	.word	0x20000581
 8004c2c:	2000057c 	.word	0x2000057c
 8004c30:	20000588 	.word	0x20000588
 8004c34:	20000019 	.word	0x20000019
 8004c38:	2000058c 	.word	0x2000058c
 8004c3c:	0800f938 	.word	0x0800f938
 8004c40:	0800f948 	.word	0x0800f948
 8004c44:	2000001b 	.word	0x2000001b
 8004c48:	0800f958 	.word	0x0800f958
 8004c4c:	0800f96c 	.word	0x0800f96c
 8004c50:	2000001c 	.word	0x2000001c
 8004c54:	0800f97c 	.word	0x0800f97c
 8004c58:	2000001d 	.word	0x2000001d
 8004c5c:	0800f98c 	.word	0x0800f98c
            }

            case UI_TIMER_EDIT_SLOT_OFF_M: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"T%d OFF Mn:%02d", currentSlot + 1, edit_timer_off_m);
 8004c60:	4b62      	ldr	r3, [pc, #392]	@ (8004dec <Screen_Update+0x4b8>)
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	3301      	adds	r3, #1
 8004c66:	4a62      	ldr	r2, [pc, #392]	@ (8004df0 <Screen_Update+0x4bc>)
 8004c68:	7812      	ldrb	r2, [r2, #0]
 8004c6a:	f507 7082 	add.w	r0, r7, #260	@ 0x104
 8004c6e:	9200      	str	r2, [sp, #0]
 8004c70:	4a60      	ldr	r2, [pc, #384]	@ (8004df4 <Screen_Update+0x4c0>)
 8004c72:	2111      	movs	r1, #17
 8004c74:	f008 faa4 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004c78:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8004c7c:	4a5e      	ldr	r2, [pc, #376]	@ (8004df8 <Screen_Update+0x4c4>)
 8004c7e:	2111      	movs	r1, #17
 8004c80:	4618      	mov	r0, r3
 8004c82:	f008 fa9d 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004c86:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7ff f89e 	bl	8003dcc <lcd_line0>
 8004c90:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff f8a5 	bl	8003de4 <lcd_line1>
                break;
 8004c9a:	e0a1      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            case UI_TIMER_EDIT_SLOT_ENABLE: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Enable Slot %d?", currentSlot + 1);
 8004c9c:	4b53      	ldr	r3, [pc, #332]	@ (8004dec <Screen_Update+0x4b8>)
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 8004ca6:	4a55      	ldr	r2, [pc, #340]	@ (8004dfc <Screen_Update+0x4c8>)
 8004ca8:	2111      	movs	r1, #17
 8004caa:	f008 fa89 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">YES=Sel Back");
 8004cae:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8004cb2:	4a53      	ldr	r2, [pc, #332]	@ (8004e00 <Screen_Update+0x4cc>)
 8004cb4:	2111      	movs	r1, #17
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f008 fa82 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004cbc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7ff f883 	bl	8003dcc <lcd_line0>
 8004cc6:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7ff f88a 	bl	8003de4 <lcd_line1>
                break;
 8004cd0:	e086      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            /* ==== SEARCH ==== */
            case UI_SEARCH_EDIT_GAP: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit Gap: %3ds", edit_search_gap_s);
 8004cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8004e04 <Screen_Update+0x4d0>)
 8004cd4:	881b      	ldrh	r3, [r3, #0]
 8004cd6:	f107 00b4 	add.w	r0, r7, #180	@ 0xb4
 8004cda:	4a4b      	ldr	r2, [pc, #300]	@ (8004e08 <Screen_Update+0x4d4>)
 8004cdc:	2111      	movs	r1, #17
 8004cde:	f008 fa6f 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004ce2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8004ce6:	4a44      	ldr	r2, [pc, #272]	@ (8004df8 <Screen_Update+0x4c4>)
 8004ce8:	2111      	movs	r1, #17
 8004cea:	4618      	mov	r0, r3
 8004cec:	f008 fa68 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004cf0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff f869 	bl	8003dcc <lcd_line0>
 8004cfa:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7ff f870 	bl	8003de4 <lcd_line1>
                break;
 8004d04:	e06c      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            case UI_SEARCH_EDIT_DRY: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit Dry: %3ds", edit_search_dry_s);
 8004d06:	4b41      	ldr	r3, [pc, #260]	@ (8004e0c <Screen_Update+0x4d8>)
 8004d08:	881b      	ldrh	r3, [r3, #0]
 8004d0a:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8004d0e:	4a40      	ldr	r2, [pc, #256]	@ (8004e10 <Screen_Update+0x4dc>)
 8004d10:	2111      	movs	r1, #17
 8004d12:	f008 fa55 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Save");
 8004d16:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8004d1a:	4a3e      	ldr	r2, [pc, #248]	@ (8004e14 <Screen_Update+0x4e0>)
 8004d1c:	2111      	movs	r1, #17
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f008 fa4e 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004d24:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff f84f 	bl	8003dcc <lcd_line0>
 8004d2e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8004d32:	4618      	mov	r0, r3
 8004d34:	f7ff f856 	bl	8003de4 <lcd_line1>
                break;
 8004d38:	e052      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            /* ==== COUNTDOWN ==== */
            case UI_COUNTDOWN_EDIT_MIN: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Set Min: %3u", edit_countdown_min);
 8004d3a:	4b37      	ldr	r3, [pc, #220]	@ (8004e18 <Screen_Update+0x4e4>)
 8004d3c:	881b      	ldrh	r3, [r3, #0]
 8004d3e:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8004d42:	4a36      	ldr	r2, [pc, #216]	@ (8004e1c <Screen_Update+0x4e8>)
 8004d44:	2111      	movs	r1, #17
 8004d46:	f008 fa3b 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004d4a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8004d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8004df8 <Screen_Update+0x4c4>)
 8004d50:	2111      	movs	r1, #17
 8004d52:	4618      	mov	r0, r3
 8004d54:	f008 fa34 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004d58:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7ff f835 	bl	8003dcc <lcd_line0>
 8004d62:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff f83c 	bl	8003de4 <lcd_line1>
                break;
 8004d6c:	e038      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            /* ==== TWIST ==== */
            case UI_TWIST_EDIT_ON: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit T ON:%3ds", edit_twist_on_s);
 8004d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8004e20 <Screen_Update+0x4ec>)
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 8004d76:	4a2b      	ldr	r2, [pc, #172]	@ (8004e24 <Screen_Update+0x4f0>)
 8004d78:	2111      	movs	r1, #17
 8004d7a:	f008 fa21 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Next");
 8004d7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d82:	4a1d      	ldr	r2, [pc, #116]	@ (8004df8 <Screen_Update+0x4c4>)
 8004d84:	2111      	movs	r1, #17
 8004d86:	4618      	mov	r0, r3
 8004d88:	f008 fa1a 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004d8c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff f81b 	bl	8003dcc <lcd_line0>
 8004d96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7ff f822 	bl	8003de4 <lcd_line1>
                break;
 8004da0:	e01e      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            case UI_TWIST_EDIT_OFF: {
                char l0[17], l1[17];
                snprintf(l0,sizeof(l0),"Edit T OFF:%3ds", edit_twist_off_s);
 8004da2:	4b21      	ldr	r3, [pc, #132]	@ (8004e28 <Screen_Update+0x4f4>)
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	f107 0014 	add.w	r0, r7, #20
 8004daa:	4a20      	ldr	r2, [pc, #128]	@ (8004e2c <Screen_Update+0x4f8>)
 8004dac:	2111      	movs	r1, #17
 8004dae:	f008 fa07 	bl	800d1c0 <sniprintf>
                snprintf(l1,sizeof(l1),">UpDn   Save");
 8004db2:	463b      	mov	r3, r7
 8004db4:	4a17      	ldr	r2, [pc, #92]	@ (8004e14 <Screen_Update+0x4e0>)
 8004db6:	2111      	movs	r1, #17
 8004db8:	4618      	mov	r0, r3
 8004dba:	f008 fa01 	bl	800d1c0 <sniprintf>
                lcd_line0(l0); lcd_line1(l1);
 8004dbe:	f107 0314 	add.w	r3, r7, #20
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f7ff f802 	bl	8003dcc <lcd_line0>
 8004dc8:	463b      	mov	r3, r7
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7ff f80a 	bl	8003de4 <lcd_line1>
                break;
 8004dd0:	e006      	b.n	8004de0 <Screen_Update+0x4ac>
            }

            default:
                lcd_line0("Not Implemented");
 8004dd2:	4817      	ldr	r0, [pc, #92]	@ (8004e30 <Screen_Update+0x4fc>)
 8004dd4:	f7fe fffa 	bl	8003dcc <lcd_line0>
                lcd_line1("                ");
 8004dd8:	4816      	ldr	r0, [pc, #88]	@ (8004e34 <Screen_Update+0x500>)
 8004dda:	f7ff f803 	bl	8003de4 <lcd_line1>
                break;
 8004dde:	bf00      	nop
        }
    }
}
 8004de0:	bf00      	nop
 8004de2:	f507 77e0 	add.w	r7, r7, #448	@ 0x1c0
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	2000058c 	.word	0x2000058c
 8004df0:	2000001e 	.word	0x2000001e
 8004df4:	0800f99c 	.word	0x0800f99c
 8004df8:	0800f96c 	.word	0x0800f96c
 8004dfc:	0800f9ac 	.word	0x0800f9ac
 8004e00:	0800f9bc 	.word	0x0800f9bc
 8004e04:	20000020 	.word	0x20000020
 8004e08:	0800f9cc 	.word	0x0800f9cc
 8004e0c:	20000022 	.word	0x20000022
 8004e10:	0800f9dc 	.word	0x0800f9dc
 8004e14:	0800f9ec 	.word	0x0800f9ec
 8004e18:	20000028 	.word	0x20000028
 8004e1c:	0800f9fc 	.word	0x0800f9fc
 8004e20:	20000024 	.word	0x20000024
 8004e24:	0800fa0c 	.word	0x0800fa0c
 8004e28:	20000026 	.word	0x20000026
 8004e2c:	0800fa1c 	.word	0x0800fa1c
 8004e30:	0800fa2c 	.word	0x0800fa2c
 8004e34:	0800f7ac 	.word	0x0800f7ac

08004e38 <Screen_HandleButton>:

/* ============================
   BUTTON HANDLER
   ============================ */
void Screen_HandleButton(UiButton b)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	4603      	mov	r3, r0
 8004e40:	71fb      	strb	r3, [r7, #7]
    if (b == BTN_NONE) return;
 8004e42:	79fb      	ldrb	r3, [r7, #7]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 8273 	beq.w	8005330 <Screen_HandleButton+0x4f8>
    refreshInactivityTimer();
 8004e4a:	f7fe ffd7 	bl	8003dfc <refreshInactivityTimer>

    /* ---- SW1 short press  Manual toggle ---- */
    if (b == BTN_RESET) {
 8004e4e:	79fb      	ldrb	r3, [r7, #7]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d105      	bne.n	8004e60 <Screen_HandleButton+0x28>
        ModelHandle_ToggleManual();
 8004e54:	f7fd ff34 	bl	8002cc0 <ModelHandle_ToggleManual>
        screenNeedsRefresh = true;
 8004e58:	4ba0      	ldr	r3, [pc, #640]	@ (80050dc <Screen_HandleButton+0x2a4>)
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	701a      	strb	r2, [r3, #0]
        return;
 8004e5e:	e268      	b.n	8005332 <Screen_HandleButton+0x4fa>
    }

    /* ================= UP KEY ================= */
    if (b == BTN_UP) {
 8004e60:	79fb      	ldrb	r3, [r7, #7]
 8004e62:	2b03      	cmp	r3, #3
 8004e64:	f040 80b5 	bne.w	8004fd2 <Screen_HandleButton+0x19a>
        switch (ui) {
 8004e68:	4b9d      	ldr	r3, [pc, #628]	@ (80050e0 <Screen_HandleButton+0x2a8>)
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	3b02      	subs	r3, #2
 8004e6e:	2b12      	cmp	r3, #18
 8004e70:	f200 809c 	bhi.w	8004fac <Screen_HandleButton+0x174>
 8004e74:	a201      	add	r2, pc, #4	@ (adr r2, 8004e7c <Screen_HandleButton+0x44>)
 8004e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7a:	bf00      	nop
 8004e7c:	08004ec9 	.word	0x08004ec9
 8004e80:	08004fad 	.word	0x08004fad
 8004e84:	08004fad 	.word	0x08004fad
 8004e88:	08004edd 	.word	0x08004edd
 8004e8c:	08004fad 	.word	0x08004fad
 8004e90:	08004efb 	.word	0x08004efb
 8004e94:	08004f11 	.word	0x08004f11
 8004e98:	08004f27 	.word	0x08004f27
 8004e9c:	08004f3d 	.word	0x08004f3d
 8004ea0:	08004fad 	.word	0x08004fad
 8004ea4:	08004fad 	.word	0x08004fad
 8004ea8:	08004f53 	.word	0x08004f53
 8004eac:	08004f61 	.word	0x08004f61
 8004eb0:	08004fad 	.word	0x08004fad
 8004eb4:	08004f6f 	.word	0x08004f6f
 8004eb8:	08004fad 	.word	0x08004fad
 8004ebc:	08004fad 	.word	0x08004fad
 8004ec0:	08004f7d 	.word	0x08004f7d
 8004ec4:	08004f95 	.word	0x08004f95
            case UI_MENU:
                if (menu_idx > 0) menu_idx--;
 8004ec8:	4b86      	ldr	r3, [pc, #536]	@ (80050e4 <Screen_HandleButton+0x2ac>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	dd6f      	ble.n	8004fb0 <Screen_HandleButton+0x178>
 8004ed0:	4b84      	ldr	r3, [pc, #528]	@ (80050e4 <Screen_HandleButton+0x2ac>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	4a83      	ldr	r2, [pc, #524]	@ (80050e4 <Screen_HandleButton+0x2ac>)
 8004ed8:	6013      	str	r3, [r2, #0]
                break;
 8004eda:	e069      	b.n	8004fb0 <Screen_HandleButton+0x178>

            /* Cycle Timer slots */
            case UI_TIMER:
                if (currentSlot < 4) currentSlot++;
 8004edc:	4b82      	ldr	r3, [pc, #520]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	2b03      	cmp	r3, #3
 8004ee2:	d806      	bhi.n	8004ef2 <Screen_HandleButton+0xba>
 8004ee4:	4b80      	ldr	r3, [pc, #512]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	4b7e      	ldr	r3, [pc, #504]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8004eee:	701a      	strb	r2, [r3, #0]
                else currentSlot = 0;
                break;
 8004ef0:	e06b      	b.n	8004fca <Screen_HandleButton+0x192>
                else currentSlot = 0;
 8004ef2:	4b7d      	ldr	r3, [pc, #500]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	701a      	strb	r2, [r3, #0]
                break;
 8004ef8:	e067      	b.n	8004fca <Screen_HandleButton+0x192>

            /* Timer slot edit fields */
            case UI_TIMER_EDIT_SLOT_ON_H:  if (edit_timer_on_h  < 23) edit_timer_on_h++;  break;
 8004efa:	4b7c      	ldr	r3, [pc, #496]	@ (80050ec <Screen_HandleButton+0x2b4>)
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	2b16      	cmp	r3, #22
 8004f00:	d858      	bhi.n	8004fb4 <Screen_HandleButton+0x17c>
 8004f02:	4b7a      	ldr	r3, [pc, #488]	@ (80050ec <Screen_HandleButton+0x2b4>)
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	3301      	adds	r3, #1
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	4b78      	ldr	r3, [pc, #480]	@ (80050ec <Screen_HandleButton+0x2b4>)
 8004f0c:	701a      	strb	r2, [r3, #0]
 8004f0e:	e051      	b.n	8004fb4 <Screen_HandleButton+0x17c>
            case UI_TIMER_EDIT_SLOT_ON_M:  if (edit_timer_on_m  < 59) edit_timer_on_m++;  break;
 8004f10:	4b77      	ldr	r3, [pc, #476]	@ (80050f0 <Screen_HandleButton+0x2b8>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	2b3a      	cmp	r3, #58	@ 0x3a
 8004f16:	d84f      	bhi.n	8004fb8 <Screen_HandleButton+0x180>
 8004f18:	4b75      	ldr	r3, [pc, #468]	@ (80050f0 <Screen_HandleButton+0x2b8>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	b2da      	uxtb	r2, r3
 8004f20:	4b73      	ldr	r3, [pc, #460]	@ (80050f0 <Screen_HandleButton+0x2b8>)
 8004f22:	701a      	strb	r2, [r3, #0]
 8004f24:	e048      	b.n	8004fb8 <Screen_HandleButton+0x180>
            case UI_TIMER_EDIT_SLOT_OFF_H: if (edit_timer_off_h < 23) edit_timer_off_h++; break;
 8004f26:	4b73      	ldr	r3, [pc, #460]	@ (80050f4 <Screen_HandleButton+0x2bc>)
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	2b16      	cmp	r3, #22
 8004f2c:	d846      	bhi.n	8004fbc <Screen_HandleButton+0x184>
 8004f2e:	4b71      	ldr	r3, [pc, #452]	@ (80050f4 <Screen_HandleButton+0x2bc>)
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	3301      	adds	r3, #1
 8004f34:	b2da      	uxtb	r2, r3
 8004f36:	4b6f      	ldr	r3, [pc, #444]	@ (80050f4 <Screen_HandleButton+0x2bc>)
 8004f38:	701a      	strb	r2, [r3, #0]
 8004f3a:	e03f      	b.n	8004fbc <Screen_HandleButton+0x184>
            case UI_TIMER_EDIT_SLOT_OFF_M: if (edit_timer_off_m < 59) edit_timer_off_m++; break;
 8004f3c:	4b6e      	ldr	r3, [pc, #440]	@ (80050f8 <Screen_HandleButton+0x2c0>)
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2b3a      	cmp	r3, #58	@ 0x3a
 8004f42:	d83d      	bhi.n	8004fc0 <Screen_HandleButton+0x188>
 8004f44:	4b6c      	ldr	r3, [pc, #432]	@ (80050f8 <Screen_HandleButton+0x2c0>)
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	4b6a      	ldr	r3, [pc, #424]	@ (80050f8 <Screen_HandleButton+0x2c0>)
 8004f4e:	701a      	strb	r2, [r3, #0]
 8004f50:	e036      	b.n	8004fc0 <Screen_HandleButton+0x188>

            /* Search */
            case UI_SEARCH_EDIT_GAP: edit_search_gap_s += 5; break;
 8004f52:	4b6a      	ldr	r3, [pc, #424]	@ (80050fc <Screen_HandleButton+0x2c4>)
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	3305      	adds	r3, #5
 8004f58:	b29a      	uxth	r2, r3
 8004f5a:	4b68      	ldr	r3, [pc, #416]	@ (80050fc <Screen_HandleButton+0x2c4>)
 8004f5c:	801a      	strh	r2, [r3, #0]
 8004f5e:	e034      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_SEARCH_EDIT_DRY: edit_search_dry_s += 1; break;
 8004f60:	4b67      	ldr	r3, [pc, #412]	@ (8005100 <Screen_HandleButton+0x2c8>)
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	3301      	adds	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	4b65      	ldr	r3, [pc, #404]	@ (8005100 <Screen_HandleButton+0x2c8>)
 8004f6a:	801a      	strh	r2, [r3, #0]
 8004f6c:	e02d      	b.n	8004fca <Screen_HandleButton+0x192>

            /* Countdown */
            case UI_COUNTDOWN_EDIT_MIN: edit_countdown_min++; break;
 8004f6e:	4b65      	ldr	r3, [pc, #404]	@ (8005104 <Screen_HandleButton+0x2cc>)
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	3301      	adds	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	4b63      	ldr	r3, [pc, #396]	@ (8005104 <Screen_HandleButton+0x2cc>)
 8004f78:	801a      	strh	r2, [r3, #0]
 8004f7a:	e026      	b.n	8004fca <Screen_HandleButton+0x192>

            /* Twist */
            case UI_TWIST_EDIT_ON:  if (edit_twist_on_s  < 600) edit_twist_on_s++;  break;
 8004f7c:	4b62      	ldr	r3, [pc, #392]	@ (8005108 <Screen_HandleButton+0x2d0>)
 8004f7e:	881b      	ldrh	r3, [r3, #0]
 8004f80:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8004f84:	d21e      	bcs.n	8004fc4 <Screen_HandleButton+0x18c>
 8004f86:	4b60      	ldr	r3, [pc, #384]	@ (8005108 <Screen_HandleButton+0x2d0>)
 8004f88:	881b      	ldrh	r3, [r3, #0]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	b29a      	uxth	r2, r3
 8004f8e:	4b5e      	ldr	r3, [pc, #376]	@ (8005108 <Screen_HandleButton+0x2d0>)
 8004f90:	801a      	strh	r2, [r3, #0]
 8004f92:	e017      	b.n	8004fc4 <Screen_HandleButton+0x18c>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s < 600) edit_twist_off_s++; break;
 8004f94:	4b5d      	ldr	r3, [pc, #372]	@ (800510c <Screen_HandleButton+0x2d4>)
 8004f96:	881b      	ldrh	r3, [r3, #0]
 8004f98:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8004f9c:	d214      	bcs.n	8004fc8 <Screen_HandleButton+0x190>
 8004f9e:	4b5b      	ldr	r3, [pc, #364]	@ (800510c <Screen_HandleButton+0x2d4>)
 8004fa0:	881b      	ldrh	r3, [r3, #0]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	4b59      	ldr	r3, [pc, #356]	@ (800510c <Screen_HandleButton+0x2d4>)
 8004fa8:	801a      	strh	r2, [r3, #0]
 8004faa:	e00d      	b.n	8004fc8 <Screen_HandleButton+0x190>

            default: break;
 8004fac:	bf00      	nop
 8004fae:	e00c      	b.n	8004fca <Screen_HandleButton+0x192>
                break;
 8004fb0:	bf00      	nop
 8004fb2:	e00a      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_TIMER_EDIT_SLOT_ON_H:  if (edit_timer_on_h  < 23) edit_timer_on_h++;  break;
 8004fb4:	bf00      	nop
 8004fb6:	e008      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_TIMER_EDIT_SLOT_ON_M:  if (edit_timer_on_m  < 59) edit_timer_on_m++;  break;
 8004fb8:	bf00      	nop
 8004fba:	e006      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_TIMER_EDIT_SLOT_OFF_H: if (edit_timer_off_h < 23) edit_timer_off_h++; break;
 8004fbc:	bf00      	nop
 8004fbe:	e004      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_TIMER_EDIT_SLOT_OFF_M: if (edit_timer_off_m < 59) edit_timer_off_m++; break;
 8004fc0:	bf00      	nop
 8004fc2:	e002      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_TWIST_EDIT_ON:  if (edit_twist_on_s  < 600) edit_twist_on_s++;  break;
 8004fc4:	bf00      	nop
 8004fc6:	e000      	b.n	8004fca <Screen_HandleButton+0x192>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s < 600) edit_twist_off_s++; break;
 8004fc8:	bf00      	nop
        }

        screenNeedsRefresh = true;
 8004fca:	4b44      	ldr	r3, [pc, #272]	@ (80050dc <Screen_HandleButton+0x2a4>)
 8004fcc:	2201      	movs	r2, #1
 8004fce:	701a      	strb	r2, [r3, #0]
        return;
 8004fd0:	e1af      	b.n	8005332 <Screen_HandleButton+0x4fa>
    }

    /* ================= DOWN KEY ================= */
    if (b == BTN_DOWN) {
 8004fd2:	79fb      	ldrb	r3, [r7, #7]
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	f040 80e0 	bne.w	800519a <Screen_HandleButton+0x362>
        switch (ui) {
 8004fda:	4b41      	ldr	r3, [pc, #260]	@ (80050e0 <Screen_HandleButton+0x2a8>)
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	3b02      	subs	r3, #2
 8004fe0:	2b12      	cmp	r3, #18
 8004fe2:	f200 80c1 	bhi.w	8005168 <Screen_HandleButton+0x330>
 8004fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8004fec <Screen_HandleButton+0x1b4>)
 8004fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fec:	08005039 	.word	0x08005039
 8004ff0:	08005169 	.word	0x08005169
 8004ff4:	08005169 	.word	0x08005169
 8004ff8:	0800504f 	.word	0x0800504f
 8004ffc:	08005169 	.word	0x08005169
 8005000:	0800506d 	.word	0x0800506d
 8005004:	08005083 	.word	0x08005083
 8005008:	08005099 	.word	0x08005099
 800500c:	080050af 	.word	0x080050af
 8005010:	08005169 	.word	0x08005169
 8005014:	08005169 	.word	0x08005169
 8005018:	080050c5 	.word	0x080050c5
 800501c:	08005111 	.word	0x08005111
 8005020:	08005169 	.word	0x08005169
 8005024:	08005127 	.word	0x08005127
 8005028:	08005169 	.word	0x08005169
 800502c:	08005169 	.word	0x08005169
 8005030:	0800513d 	.word	0x0800513d
 8005034:	08005153 	.word	0x08005153
            case UI_MENU:
                if (menu_idx < (int)(MAIN_MENU_COUNT - 1)) menu_idx++;
 8005038:	4b2a      	ldr	r3, [pc, #168]	@ (80050e4 <Screen_HandleButton+0x2ac>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2b05      	cmp	r3, #5
 800503e:	f300 8095 	bgt.w	800516c <Screen_HandleButton+0x334>
 8005042:	4b28      	ldr	r3, [pc, #160]	@ (80050e4 <Screen_HandleButton+0x2ac>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	3301      	adds	r3, #1
 8005048:	4a26      	ldr	r2, [pc, #152]	@ (80050e4 <Screen_HandleButton+0x2ac>)
 800504a:	6013      	str	r3, [r2, #0]
                break;
 800504c:	e08e      	b.n	800516c <Screen_HandleButton+0x334>

            /* Cycle Timer slots backward */
            case UI_TIMER:
                if (currentSlot > 0) currentSlot--;
 800504e:	4b26      	ldr	r3, [pc, #152]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d006      	beq.n	8005064 <Screen_HandleButton+0x22c>
 8005056:	4b24      	ldr	r3, [pc, #144]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	3b01      	subs	r3, #1
 800505c:	b2da      	uxtb	r2, r3
 800505e:	4b22      	ldr	r3, [pc, #136]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8005060:	701a      	strb	r2, [r3, #0]
                else currentSlot = 4;
                break;
 8005062:	e096      	b.n	8005192 <Screen_HandleButton+0x35a>
                else currentSlot = 4;
 8005064:	4b20      	ldr	r3, [pc, #128]	@ (80050e8 <Screen_HandleButton+0x2b0>)
 8005066:	2204      	movs	r2, #4
 8005068:	701a      	strb	r2, [r3, #0]
                break;
 800506a:	e092      	b.n	8005192 <Screen_HandleButton+0x35a>

            /* Timer slot edit fields */
            case UI_TIMER_EDIT_SLOT_ON_H:  if (edit_timer_on_h  > 0) edit_timer_on_h--;  break;
 800506c:	4b1f      	ldr	r3, [pc, #124]	@ (80050ec <Screen_HandleButton+0x2b4>)
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d07d      	beq.n	8005170 <Screen_HandleButton+0x338>
 8005074:	4b1d      	ldr	r3, [pc, #116]	@ (80050ec <Screen_HandleButton+0x2b4>)
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	3b01      	subs	r3, #1
 800507a:	b2da      	uxtb	r2, r3
 800507c:	4b1b      	ldr	r3, [pc, #108]	@ (80050ec <Screen_HandleButton+0x2b4>)
 800507e:	701a      	strb	r2, [r3, #0]
 8005080:	e076      	b.n	8005170 <Screen_HandleButton+0x338>
            case UI_TIMER_EDIT_SLOT_ON_M:  if (edit_timer_on_m  > 0) edit_timer_on_m--;  break;
 8005082:	4b1b      	ldr	r3, [pc, #108]	@ (80050f0 <Screen_HandleButton+0x2b8>)
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d074      	beq.n	8005174 <Screen_HandleButton+0x33c>
 800508a:	4b19      	ldr	r3, [pc, #100]	@ (80050f0 <Screen_HandleButton+0x2b8>)
 800508c:	781b      	ldrb	r3, [r3, #0]
 800508e:	3b01      	subs	r3, #1
 8005090:	b2da      	uxtb	r2, r3
 8005092:	4b17      	ldr	r3, [pc, #92]	@ (80050f0 <Screen_HandleButton+0x2b8>)
 8005094:	701a      	strb	r2, [r3, #0]
 8005096:	e06d      	b.n	8005174 <Screen_HandleButton+0x33c>
            case UI_TIMER_EDIT_SLOT_OFF_H: if (edit_timer_off_h > 0) edit_timer_off_h--; break;
 8005098:	4b16      	ldr	r3, [pc, #88]	@ (80050f4 <Screen_HandleButton+0x2bc>)
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d06b      	beq.n	8005178 <Screen_HandleButton+0x340>
 80050a0:	4b14      	ldr	r3, [pc, #80]	@ (80050f4 <Screen_HandleButton+0x2bc>)
 80050a2:	781b      	ldrb	r3, [r3, #0]
 80050a4:	3b01      	subs	r3, #1
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	4b12      	ldr	r3, [pc, #72]	@ (80050f4 <Screen_HandleButton+0x2bc>)
 80050aa:	701a      	strb	r2, [r3, #0]
 80050ac:	e064      	b.n	8005178 <Screen_HandleButton+0x340>
            case UI_TIMER_EDIT_SLOT_OFF_M: if (edit_timer_off_m > 0) edit_timer_off_m--; break;
 80050ae:	4b12      	ldr	r3, [pc, #72]	@ (80050f8 <Screen_HandleButton+0x2c0>)
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d062      	beq.n	800517c <Screen_HandleButton+0x344>
 80050b6:	4b10      	ldr	r3, [pc, #64]	@ (80050f8 <Screen_HandleButton+0x2c0>)
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	4b0e      	ldr	r3, [pc, #56]	@ (80050f8 <Screen_HandleButton+0x2c0>)
 80050c0:	701a      	strb	r2, [r3, #0]
 80050c2:	e05b      	b.n	800517c <Screen_HandleButton+0x344>

            /* Search */
            case UI_SEARCH_EDIT_GAP: if (edit_search_gap_s > 5) edit_search_gap_s -= 5; break;
 80050c4:	4b0d      	ldr	r3, [pc, #52]	@ (80050fc <Screen_HandleButton+0x2c4>)
 80050c6:	881b      	ldrh	r3, [r3, #0]
 80050c8:	2b05      	cmp	r3, #5
 80050ca:	d959      	bls.n	8005180 <Screen_HandleButton+0x348>
 80050cc:	4b0b      	ldr	r3, [pc, #44]	@ (80050fc <Screen_HandleButton+0x2c4>)
 80050ce:	881b      	ldrh	r3, [r3, #0]
 80050d0:	3b05      	subs	r3, #5
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	4b09      	ldr	r3, [pc, #36]	@ (80050fc <Screen_HandleButton+0x2c4>)
 80050d6:	801a      	strh	r2, [r3, #0]
 80050d8:	e052      	b.n	8005180 <Screen_HandleButton+0x348>
 80050da:	bf00      	nop
 80050dc:	20000581 	.word	0x20000581
 80050e0:	20000580 	.word	0x20000580
 80050e4:	20000590 	.word	0x20000590
 80050e8:	2000058c 	.word	0x2000058c
 80050ec:	2000001b 	.word	0x2000001b
 80050f0:	2000001c 	.word	0x2000001c
 80050f4:	2000001d 	.word	0x2000001d
 80050f8:	2000001e 	.word	0x2000001e
 80050fc:	20000020 	.word	0x20000020
 8005100:	20000022 	.word	0x20000022
 8005104:	20000028 	.word	0x20000028
 8005108:	20000024 	.word	0x20000024
 800510c:	20000026 	.word	0x20000026
            case UI_SEARCH_EDIT_DRY: if (edit_search_dry_s > 1) edit_search_dry_s -= 1; break;
 8005110:	4b89      	ldr	r3, [pc, #548]	@ (8005338 <Screen_HandleButton+0x500>)
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d935      	bls.n	8005184 <Screen_HandleButton+0x34c>
 8005118:	4b87      	ldr	r3, [pc, #540]	@ (8005338 <Screen_HandleButton+0x500>)
 800511a:	881b      	ldrh	r3, [r3, #0]
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	4b85      	ldr	r3, [pc, #532]	@ (8005338 <Screen_HandleButton+0x500>)
 8005122:	801a      	strh	r2, [r3, #0]
 8005124:	e02e      	b.n	8005184 <Screen_HandleButton+0x34c>

            /* Countdown */
            case UI_COUNTDOWN_EDIT_MIN: if (edit_countdown_min > 1) edit_countdown_min--; break;
 8005126:	4b85      	ldr	r3, [pc, #532]	@ (800533c <Screen_HandleButton+0x504>)
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d92c      	bls.n	8005188 <Screen_HandleButton+0x350>
 800512e:	4b83      	ldr	r3, [pc, #524]	@ (800533c <Screen_HandleButton+0x504>)
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	4b81      	ldr	r3, [pc, #516]	@ (800533c <Screen_HandleButton+0x504>)
 8005138:	801a      	strh	r2, [r3, #0]
 800513a:	e025      	b.n	8005188 <Screen_HandleButton+0x350>

            /* Twist */
            case UI_TWIST_EDIT_ON:  if (edit_twist_on_s  > 1) edit_twist_on_s--;  break;
 800513c:	4b80      	ldr	r3, [pc, #512]	@ (8005340 <Screen_HandleButton+0x508>)
 800513e:	881b      	ldrh	r3, [r3, #0]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d923      	bls.n	800518c <Screen_HandleButton+0x354>
 8005144:	4b7e      	ldr	r3, [pc, #504]	@ (8005340 <Screen_HandleButton+0x508>)
 8005146:	881b      	ldrh	r3, [r3, #0]
 8005148:	3b01      	subs	r3, #1
 800514a:	b29a      	uxth	r2, r3
 800514c:	4b7c      	ldr	r3, [pc, #496]	@ (8005340 <Screen_HandleButton+0x508>)
 800514e:	801a      	strh	r2, [r3, #0]
 8005150:	e01c      	b.n	800518c <Screen_HandleButton+0x354>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s > 1) edit_twist_off_s--; break;
 8005152:	4b7c      	ldr	r3, [pc, #496]	@ (8005344 <Screen_HandleButton+0x50c>)
 8005154:	881b      	ldrh	r3, [r3, #0]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d91a      	bls.n	8005190 <Screen_HandleButton+0x358>
 800515a:	4b7a      	ldr	r3, [pc, #488]	@ (8005344 <Screen_HandleButton+0x50c>)
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	4b78      	ldr	r3, [pc, #480]	@ (8005344 <Screen_HandleButton+0x50c>)
 8005164:	801a      	strh	r2, [r3, #0]
 8005166:	e013      	b.n	8005190 <Screen_HandleButton+0x358>

            default: break;
 8005168:	bf00      	nop
 800516a:	e012      	b.n	8005192 <Screen_HandleButton+0x35a>
                break;
 800516c:	bf00      	nop
 800516e:	e010      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_TIMER_EDIT_SLOT_ON_H:  if (edit_timer_on_h  > 0) edit_timer_on_h--;  break;
 8005170:	bf00      	nop
 8005172:	e00e      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_TIMER_EDIT_SLOT_ON_M:  if (edit_timer_on_m  > 0) edit_timer_on_m--;  break;
 8005174:	bf00      	nop
 8005176:	e00c      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_TIMER_EDIT_SLOT_OFF_H: if (edit_timer_off_h > 0) edit_timer_off_h--; break;
 8005178:	bf00      	nop
 800517a:	e00a      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_TIMER_EDIT_SLOT_OFF_M: if (edit_timer_off_m > 0) edit_timer_off_m--; break;
 800517c:	bf00      	nop
 800517e:	e008      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_SEARCH_EDIT_GAP: if (edit_search_gap_s > 5) edit_search_gap_s -= 5; break;
 8005180:	bf00      	nop
 8005182:	e006      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_SEARCH_EDIT_DRY: if (edit_search_dry_s > 1) edit_search_dry_s -= 1; break;
 8005184:	bf00      	nop
 8005186:	e004      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_COUNTDOWN_EDIT_MIN: if (edit_countdown_min > 1) edit_countdown_min--; break;
 8005188:	bf00      	nop
 800518a:	e002      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_TWIST_EDIT_ON:  if (edit_twist_on_s  > 1) edit_twist_on_s--;  break;
 800518c:	bf00      	nop
 800518e:	e000      	b.n	8005192 <Screen_HandleButton+0x35a>
            case UI_TWIST_EDIT_OFF: if (edit_twist_off_s > 1) edit_twist_off_s--; break;
 8005190:	bf00      	nop
        }

        screenNeedsRefresh = true;
 8005192:	4b6d      	ldr	r3, [pc, #436]	@ (8005348 <Screen_HandleButton+0x510>)
 8005194:	2201      	movs	r2, #1
 8005196:	701a      	strb	r2, [r3, #0]
        return;
 8005198:	e0cb      	b.n	8005332 <Screen_HandleButton+0x4fa>
    }

    /* ================= SELECT KEY ================= */
    if (b == BTN_SELECT) {
 800519a:	79fb      	ldrb	r3, [r7, #7]
 800519c:	2b02      	cmp	r3, #2
 800519e:	f040 80c8 	bne.w	8005332 <Screen_HandleButton+0x4fa>
        switch (ui) {
 80051a2:	4b6a      	ldr	r3, [pc, #424]	@ (800534c <Screen_HandleButton+0x514>)
 80051a4:	781b      	ldrb	r3, [r3, #0]
 80051a6:	3b05      	subs	r3, #5
 80051a8:	2b0f      	cmp	r3, #15
 80051aa:	f200 80b9 	bhi.w	8005320 <Screen_HandleButton+0x4e8>
 80051ae:	a201      	add	r2, pc, #4	@ (adr r2, 80051b4 <Screen_HandleButton+0x37c>)
 80051b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b4:	080051f5 	.word	0x080051f5
 80051b8:	0800523d 	.word	0x0800523d
 80051bc:	08005245 	.word	0x08005245
 80051c0:	0800524d 	.word	0x0800524d
 80051c4:	08005255 	.word	0x08005255
 80051c8:	0800525d 	.word	0x0800525d
 80051cc:	08005265 	.word	0x08005265
 80051d0:	08005277 	.word	0x08005277
 80051d4:	08005299 	.word	0x08005299
 80051d8:	080052a1 	.word	0x080052a1
 80051dc:	080052e3 	.word	0x080052e3
 80051e0:	08005327 	.word	0x08005327
 80051e4:	080052fb 	.word	0x080052fb
 80051e8:	080052ad 	.word	0x080052ad
 80051ec:	080052cf 	.word	0x080052cf
 80051f0:	080052d7 	.word	0x080052d7

            /* === TIMER SLOT TOGGLE === */
            case UI_TIMER:
                timerSlots[currentSlot].enabled = !timerSlots[currentSlot].enabled;
 80051f4:	4b56      	ldr	r3, [pc, #344]	@ (8005350 <Screen_HandleButton+0x518>)
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	4619      	mov	r1, r3
 80051fa:	4a56      	ldr	r2, [pc, #344]	@ (8005354 <Screen_HandleButton+0x51c>)
 80051fc:	460b      	mov	r3, r1
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	440b      	add	r3, r1
 8005202:	4413      	add	r3, r2
 8005204:	781b      	ldrb	r3, [r3, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	bf14      	ite	ne
 800520a:	2301      	movne	r3, #1
 800520c:	2300      	moveq	r3, #0
 800520e:	b2db      	uxtb	r3, r3
 8005210:	f083 0301 	eor.w	r3, r3, #1
 8005214:	b2db      	uxtb	r3, r3
 8005216:	461a      	mov	r2, r3
 8005218:	4b4d      	ldr	r3, [pc, #308]	@ (8005350 <Screen_HandleButton+0x518>)
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	4619      	mov	r1, r3
 800521e:	4613      	mov	r3, r2
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	b2d8      	uxtb	r0, r3
 8005226:	4a4b      	ldr	r2, [pc, #300]	@ (8005354 <Screen_HandleButton+0x51c>)
 8005228:	460b      	mov	r3, r1
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	4413      	add	r3, r2
 8005230:	4602      	mov	r2, r0
 8005232:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8005234:	4b44      	ldr	r3, [pc, #272]	@ (8005348 <Screen_HandleButton+0x510>)
 8005236:	2201      	movs	r2, #1
 8005238:	701a      	strb	r2, [r3, #0]
                return;
 800523a:	e07a      	b.n	8005332 <Screen_HandleButton+0x4fa>

            case UI_TIMER_SLOT_SELECT:
                ui = UI_TIMER_EDIT_SLOT_ON_H;
 800523c:	4b43      	ldr	r3, [pc, #268]	@ (800534c <Screen_HandleButton+0x514>)
 800523e:	2207      	movs	r2, #7
 8005240:	701a      	strb	r2, [r3, #0]
                break;
 8005242:	e071      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TIMER_EDIT_SLOT_ON_H:
                ui = UI_TIMER_EDIT_SLOT_ON_M;
 8005244:	4b41      	ldr	r3, [pc, #260]	@ (800534c <Screen_HandleButton+0x514>)
 8005246:	2208      	movs	r2, #8
 8005248:	701a      	strb	r2, [r3, #0]
                break;
 800524a:	e06d      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TIMER_EDIT_SLOT_ON_M:
                ui = UI_TIMER_EDIT_SLOT_OFF_H;
 800524c:	4b3f      	ldr	r3, [pc, #252]	@ (800534c <Screen_HandleButton+0x514>)
 800524e:	2209      	movs	r2, #9
 8005250:	701a      	strb	r2, [r3, #0]
                break;
 8005252:	e069      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TIMER_EDIT_SLOT_OFF_H:
                ui = UI_TIMER_EDIT_SLOT_OFF_M;
 8005254:	4b3d      	ldr	r3, [pc, #244]	@ (800534c <Screen_HandleButton+0x514>)
 8005256:	220a      	movs	r2, #10
 8005258:	701a      	strb	r2, [r3, #0]
                break;
 800525a:	e065      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TIMER_EDIT_SLOT_OFF_M:
                ui = UI_TIMER_EDIT_SLOT_ENABLE;
 800525c:	4b3b      	ldr	r3, [pc, #236]	@ (800534c <Screen_HandleButton+0x514>)
 800525e:	220b      	movs	r2, #11
 8005260:	701a      	strb	r2, [r3, #0]
                break;
 8005262:	e061      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TIMER_EDIT_SLOT_ENABLE:
                apply_timer_slot(currentSlot);
 8005264:	4b3a      	ldr	r3, [pc, #232]	@ (8005350 <Screen_HandleButton+0x518>)
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	4618      	mov	r0, r3
 800526a:	f7fe fffb 	bl	8004264 <apply_timer_slot>
                ui = UI_TIMER;
 800526e:	4b37      	ldr	r3, [pc, #220]	@ (800534c <Screen_HandleButton+0x514>)
 8005270:	2205      	movs	r2, #5
 8005272:	701a      	strb	r2, [r3, #0]
                break;
 8005274:	e058      	b.n	8005328 <Screen_HandleButton+0x4f0>

            /* === SEARCH === */
            case UI_SEARCH:
                if (searchSettings.searchActive)
 8005276:	4b38      	ldr	r3, [pc, #224]	@ (8005358 <Screen_HandleButton+0x520>)
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d002      	beq.n	8005284 <Screen_HandleButton+0x44c>
                    ModelHandle_StopSearch();
 800527e:	f7fe f82f 	bl	80032e0 <ModelHandle_StopSearch>
                else
                    ModelHandle_StartSearch(edit_search_gap_s, edit_search_dry_s);
                break;
 8005282:	e051      	b.n	8005328 <Screen_HandleButton+0x4f0>
                    ModelHandle_StartSearch(edit_search_gap_s, edit_search_dry_s);
 8005284:	4b35      	ldr	r3, [pc, #212]	@ (800535c <Screen_HandleButton+0x524>)
 8005286:	881b      	ldrh	r3, [r3, #0]
 8005288:	461a      	mov	r2, r3
 800528a:	4b2b      	ldr	r3, [pc, #172]	@ (8005338 <Screen_HandleButton+0x500>)
 800528c:	881b      	ldrh	r3, [r3, #0]
 800528e:	4619      	mov	r1, r3
 8005290:	4610      	mov	r0, r2
 8005292:	f7fd ffe9 	bl	8003268 <ModelHandle_StartSearch>
                break;
 8005296:	e047      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_SEARCH_EDIT_GAP:
                ui = UI_SEARCH_EDIT_DRY;
 8005298:	4b2c      	ldr	r3, [pc, #176]	@ (800534c <Screen_HandleButton+0x514>)
 800529a:	220e      	movs	r2, #14
 800529c:	701a      	strb	r2, [r3, #0]
                break;
 800529e:	e043      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_SEARCH_EDIT_DRY:
                apply_search_settings();
 80052a0:	f7ff f8e6 	bl	8004470 <apply_search_settings>
                ui = UI_SEARCH;
 80052a4:	4b29      	ldr	r3, [pc, #164]	@ (800534c <Screen_HandleButton+0x514>)
 80052a6:	220c      	movs	r2, #12
 80052a8:	701a      	strb	r2, [r3, #0]
                break;
 80052aa:	e03d      	b.n	8005328 <Screen_HandleButton+0x4f0>

            /* === TWIST === */
            case UI_TWIST:
                if (twistSettings.twistActive)
 80052ac:	4b2c      	ldr	r3, [pc, #176]	@ (8005360 <Screen_HandleButton+0x528>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d002      	beq.n	80052ba <Screen_HandleButton+0x482>
                    ModelHandle_StopTwist();
 80052b4:	f7fd ff46 	bl	8003144 <ModelHandle_StopTwist>
                else
                    ModelHandle_StartTwist(edit_twist_on_s, edit_twist_off_s);
                break;
 80052b8:	e036      	b.n	8005328 <Screen_HandleButton+0x4f0>
                    ModelHandle_StartTwist(edit_twist_on_s, edit_twist_off_s);
 80052ba:	4b21      	ldr	r3, [pc, #132]	@ (8005340 <Screen_HandleButton+0x508>)
 80052bc:	881b      	ldrh	r3, [r3, #0]
 80052be:	461a      	mov	r2, r3
 80052c0:	4b20      	ldr	r3, [pc, #128]	@ (8005344 <Screen_HandleButton+0x50c>)
 80052c2:	881b      	ldrh	r3, [r3, #0]
 80052c4:	4619      	mov	r1, r3
 80052c6:	4610      	mov	r0, r2
 80052c8:	f7fd ff02 	bl	80030d0 <ModelHandle_StartTwist>
                break;
 80052cc:	e02c      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TWIST_EDIT_ON:
                ui = UI_TWIST_EDIT_OFF;
 80052ce:	4b1f      	ldr	r3, [pc, #124]	@ (800534c <Screen_HandleButton+0x514>)
 80052d0:	2214      	movs	r2, #20
 80052d2:	701a      	strb	r2, [r3, #0]
                break;
 80052d4:	e028      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_TWIST_EDIT_OFF:
                apply_twist_settings();
 80052d6:	f7ff f8df 	bl	8004498 <apply_twist_settings>
                ui = UI_TWIST;
 80052da:	4b1c      	ldr	r3, [pc, #112]	@ (800534c <Screen_HandleButton+0x514>)
 80052dc:	2212      	movs	r2, #18
 80052de:	701a      	strb	r2, [r3, #0]
                break;
 80052e0:	e022      	b.n	8005328 <Screen_HandleButton+0x4f0>

            /* === COUNTDOWN === */
            case UI_COUNTDOWN:
                if (countdownActive)
 80052e2:	4b20      	ldr	r3, [pc, #128]	@ (8005364 <Screen_HandleButton+0x52c>)
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d002      	beq.n	80052f2 <Screen_HandleButton+0x4ba>
                    ModelHandle_StopCountdown();
 80052ec:	f7fd fe58 	bl	8002fa0 <ModelHandle_StopCountdown>
                else
                    ui = UI_COUNTDOWN_EDIT_MIN;
                break;
 80052f0:	e01a      	b.n	8005328 <Screen_HandleButton+0x4f0>
                    ui = UI_COUNTDOWN_EDIT_MIN;
 80052f2:	4b16      	ldr	r3, [pc, #88]	@ (800534c <Screen_HandleButton+0x514>)
 80052f4:	2210      	movs	r2, #16
 80052f6:	701a      	strb	r2, [r3, #0]
                break;
 80052f8:	e016      	b.n	8005328 <Screen_HandleButton+0x4f0>

            case UI_COUNTDOWN_EDIT_MIN:
                break;

            case UI_COUNTDOWN_TOGGLE: {
                uint32_t seconds = (uint32_t)edit_countdown_min * 60u;
 80052fa:	4b10      	ldr	r3, [pc, #64]	@ (800533c <Screen_HandleButton+0x504>)
 80052fc:	881b      	ldrh	r3, [r3, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	4613      	mov	r3, r2
 8005302:	011b      	lsls	r3, r3, #4
 8005304:	1a9b      	subs	r3, r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	60fb      	str	r3, [r7, #12]
                if (seconds == 0) seconds = 60;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <Screen_HandleButton+0x4dc>
 8005310:	233c      	movs	r3, #60	@ 0x3c
 8005312:	60fb      	str	r3, [r7, #12]

                apply_countdown_settings();
 8005314:	f7ff f8d4 	bl	80044c0 <apply_countdown_settings>
                ui = UI_COUNTDOWN;
 8005318:	4b0c      	ldr	r3, [pc, #48]	@ (800534c <Screen_HandleButton+0x514>)
 800531a:	220f      	movs	r2, #15
 800531c:	701a      	strb	r2, [r3, #0]
                break;
 800531e:	e003      	b.n	8005328 <Screen_HandleButton+0x4f0>
            }


            default:
                menu_select();
 8005320:	f7ff f94c 	bl	80045bc <menu_select>
                break;
 8005324:	e000      	b.n	8005328 <Screen_HandleButton+0x4f0>
                break;
 8005326:	bf00      	nop
        }

        screenNeedsRefresh = true;
 8005328:	4b07      	ldr	r3, [pc, #28]	@ (8005348 <Screen_HandleButton+0x510>)
 800532a:	2201      	movs	r2, #1
 800532c:	701a      	strb	r2, [r3, #0]
        return;
 800532e:	e000      	b.n	8005332 <Screen_HandleButton+0x4fa>
    if (b == BTN_NONE) return;
 8005330:	bf00      	nop
    }
}
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	20000022 	.word	0x20000022
 800533c:	20000028 	.word	0x20000028
 8005340:	20000024 	.word	0x20000024
 8005344:	20000026 	.word	0x20000026
 8005348:	20000581 	.word	0x20000581
 800534c:	20000580 	.word	0x20000580
 8005350:	2000058c 	.word	0x2000058c
 8005354:	20000544 	.word	0x20000544
 8005358:	20000538 	.word	0x20000538
 800535c:	20000020 	.word	0x20000020
 8005360:	2000052c 	.word	0x2000052c
 8005364:	200004f8 	.word	0x200004f8

08005368 <Screen_HandleSwitches>:
   SWITCH POLLING + LONG PRESS
   ============================ */
/* ============================
   SWITCH POLLING + LONG PRESS
   ============================ */
void Screen_HandleSwitches(void){
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
    };

    static bool prev[4] = {true,true,true,true};
    static uint32_t pressStart[4] = {0,0,0,0};

    for (int i=0; i<4; i++){
 800536e:	2300      	movs	r3, #0
 8005370:	60fb      	str	r3, [r7, #12]
 8005372:	e0f5      	b.n	8005560 <Screen_HandleSwitches+0x1f8>
        bool pressed = (HAL_GPIO_ReadPin(switchMap[i].port, switchMap[i].pin) == GPIO_PIN_RESET);
 8005374:	497f      	ldr	r1, [pc, #508]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	4613      	mov	r3, r2
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	4413      	add	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	6818      	ldr	r0, [r3, #0]
 8005384:	497b      	ldr	r1, [pc, #492]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	4613      	mov	r3, r2
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	440b      	add	r3, r1
 8005392:	3304      	adds	r3, #4
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	4619      	mov	r1, r3
 8005398:	f002 fb1a 	bl	80079d0 <HAL_GPIO_ReadPin>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	bf0c      	ite	eq
 80053a2:	2301      	moveq	r3, #1
 80053a4:	2300      	movne	r3, #0
 80053a6:	72fb      	strb	r3, [r7, #11]

        if (pressed && prev[i]) {
 80053a8:	7afb      	ldrb	r3, [r7, #11]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d012      	beq.n	80053d4 <Screen_HandleSwitches+0x6c>
 80053ae:	4a72      	ldr	r2, [pc, #456]	@ (8005578 <Screen_HandleSwitches+0x210>)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00c      	beq.n	80053d4 <Screen_HandleSwitches+0x6c>
            prev[i] = false;
 80053ba:	4a6f      	ldr	r2, [pc, #444]	@ (8005578 <Screen_HandleSwitches+0x210>)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4413      	add	r3, r2
 80053c0:	2200      	movs	r2, #0
 80053c2:	701a      	strb	r2, [r3, #0]
            pressStart[i] = HAL_GetTick();
 80053c4:	f001 f9ba 	bl	800673c <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	496c      	ldr	r1, [pc, #432]	@ (800557c <Screen_HandleSwitches+0x214>)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80053d2:	e0c2      	b.n	800555a <Screen_HandleSwitches+0x1f2>
        }
        else if (!pressed && !prev[i]) {
 80053d4:	7afb      	ldrb	r3, [r7, #11]
 80053d6:	f083 0301 	eor.w	r3, r3, #1
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 80bc 	beq.w	800555a <Screen_HandleSwitches+0x1f2>
 80053e2:	4a65      	ldr	r2, [pc, #404]	@ (8005578 <Screen_HandleSwitches+0x210>)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	4413      	add	r3, r2
 80053e8:	781b      	ldrb	r3, [r3, #0]
 80053ea:	f083 0301 	eor.w	r3, r3, #1
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 80b2 	beq.w	800555a <Screen_HandleSwitches+0x1f2>
            uint32_t pressDuration = HAL_GetTick() - pressStart[i];
 80053f6:	f001 f9a1 	bl	800673c <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	495f      	ldr	r1, [pc, #380]	@ (800557c <Screen_HandleSwitches+0x214>)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	607b      	str	r3, [r7, #4]
            prev[i] = true;
 8005408:	4a5b      	ldr	r2, [pc, #364]	@ (8005578 <Screen_HandleSwitches+0x210>)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	4413      	add	r3, r2
 800540e:	2201      	movs	r2, #1
 8005410:	701a      	strb	r2, [r3, #0]

            /* ---- SW3 3s => "Summer Save" burst ---- */
            if (i == 2 && pressDuration >= 3000UL) {
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b02      	cmp	r3, #2
 8005416:	d12c      	bne.n	8005472 <Screen_HandleSwitches+0x10a>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800541e:	4293      	cmp	r3, r2
 8005420:	d927      	bls.n	8005472 <Screen_HandleSwitches+0x10a>
                ModelHandle_TriggerAuxBurst(30);
 8005422:	201e      	movs	r0, #30
 8005424:	f7fd fc84 	bl	8002d30 <ModelHandle_TriggerAuxBurst>
                lcd_clear();
 8005428:	f7fc fbe9 	bl	8001bfe <lcd_clear>
                lcd_put_cur(0, 0);
 800542c:	2100      	movs	r1, #0
 800542e:	2000      	movs	r0, #0
 8005430:	f7fc fbf2 	bl	8001c18 <lcd_put_cur>
                lcd_send_string("Summer Save 30s");
 8005434:	4852      	ldr	r0, [pc, #328]	@ (8005580 <Screen_HandleSwitches+0x218>)
 8005436:	f7fc fc11 	bl	8001c5c <lcd_send_string>
                lcd_put_cur(1, 0);
 800543a:	2100      	movs	r1, #0
 800543c:	2001      	movs	r0, #1
 800543e:	f7fc fbeb 	bl	8001c18 <lcd_put_cur>
                lcd_send_string("Relays 2&3 ON");
 8005442:	4850      	ldr	r0, [pc, #320]	@ (8005584 <Screen_HandleSwitches+0x21c>)
 8005444:	f7fc fc0a 	bl	8001c5c <lcd_send_string>
                HAL_GPIO_TogglePin(switchMap[i].port, switchMap[i].ledPin);
 8005448:	494a      	ldr	r1, [pc, #296]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4613      	mov	r3, r2
 800544e:	005b      	lsls	r3, r3, #1
 8005450:	4413      	add	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	440b      	add	r3, r1
 8005456:	6818      	ldr	r0, [r3, #0]
 8005458:	4946      	ldr	r1, [pc, #280]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	4613      	mov	r3, r2
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	4413      	add	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	3308      	adds	r3, #8
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	4619      	mov	r1, r3
 800546c:	f002 fadf 	bl	8007a2e <HAL_GPIO_TogglePin>
 8005470:	e073      	b.n	800555a <Screen_HandleSwitches+0x1f2>
            }

            /* ---- SW1 2s => System reset ---- */
            else if (i == 0 && pressDuration > 2000UL) {
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d106      	bne.n	8005486 <Screen_HandleSwitches+0x11e>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800547e:	d902      	bls.n	8005486 <Screen_HandleSwitches+0x11e>
                ModelHandle_ManualLongPress();
 8005480:	f7fd fc7e 	bl	8002d80 <ModelHandle_ManualLongPress>
 8005484:	e069      	b.n	800555a <Screen_HandleSwitches+0x1f2>
            }

            /* ---- SW4 2s => Back/menu reset ---- */
            else if (i == 3 && pressDuration > 2000UL) {
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2b03      	cmp	r3, #3
 800548a:	d106      	bne.n	800549a <Screen_HandleSwitches+0x132>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8005492:	d902      	bls.n	800549a <Screen_HandleSwitches+0x132>
                menu_reset();
 8005494:	f7ff f9f0 	bl	8004878 <menu_reset>
 8005498:	e05f      	b.n	800555a <Screen_HandleSwitches+0x1f2>
            }

            /* ---- SW2 (SELECT) short vs long ---- */
            else if (i == 1) {
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d13c      	bne.n	800551a <Screen_HandleSwitches+0x1b2>
                if (pressDuration >= 1000UL) {
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80054a6:	d317      	bcc.n	80054d8 <Screen_HandleSwitches+0x170>
                    // Long press (1s)  edit mode for Timer
                    if (ui == UI_TIMER) {
 80054a8:	4b37      	ldr	r3, [pc, #220]	@ (8005588 <Screen_HandleSwitches+0x220>)
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	2b05      	cmp	r3, #5
 80054ae:	d106      	bne.n	80054be <Screen_HandleSwitches+0x156>
                        ui = UI_TIMER_SLOT_SELECT;
 80054b0:	4b35      	ldr	r3, [pc, #212]	@ (8005588 <Screen_HandleSwitches+0x220>)
 80054b2:	2206      	movs	r2, #6
 80054b4:	701a      	strb	r2, [r3, #0]
                        screenNeedsRefresh = true;
 80054b6:	4b35      	ldr	r3, [pc, #212]	@ (800558c <Screen_HandleSwitches+0x224>)
 80054b8:	2201      	movs	r2, #1
 80054ba:	701a      	strb	r2, [r3, #0]
 80054bc:	e018      	b.n	80054f0 <Screen_HandleSwitches+0x188>
                    } else {
                        Screen_HandleButton(switchMap[i].btn);
 80054be:	492d      	ldr	r1, [pc, #180]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4613      	mov	r3, r2
 80054c4:	005b      	lsls	r3, r3, #1
 80054c6:	4413      	add	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	3306      	adds	r3, #6
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7ff fcb1 	bl	8004e38 <Screen_HandleButton>
 80054d6:	e00b      	b.n	80054f0 <Screen_HandleSwitches+0x188>
                    }
                } else {
                    // Short press  normal behavior
                    Screen_HandleButton(switchMap[i].btn);
 80054d8:	4926      	ldr	r1, [pc, #152]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4613      	mov	r3, r2
 80054de:	005b      	lsls	r3, r3, #1
 80054e0:	4413      	add	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	3306      	adds	r3, #6
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fca4 	bl	8004e38 <Screen_HandleButton>
                }
                HAL_GPIO_TogglePin(switchMap[i].port, switchMap[i].ledPin);
 80054f0:	4920      	ldr	r1, [pc, #128]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	4613      	mov	r3, r2
 80054f6:	005b      	lsls	r3, r3, #1
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	6818      	ldr	r0, [r3, #0]
 8005500:	491c      	ldr	r1, [pc, #112]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4613      	mov	r3, r2
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	3308      	adds	r3, #8
 8005510:	881b      	ldrh	r3, [r3, #0]
 8005512:	4619      	mov	r1, r3
 8005514:	f002 fa8b 	bl	8007a2e <HAL_GPIO_TogglePin>
 8005518:	e01f      	b.n	800555a <Screen_HandleSwitches+0x1f2>
            }

            /* ---- Short press for others ---- */
            else {
                HAL_GPIO_TogglePin(switchMap[i].port, switchMap[i].ledPin);
 800551a:	4916      	ldr	r1, [pc, #88]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	4613      	mov	r3, r2
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	4413      	add	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	440b      	add	r3, r1
 8005528:	6818      	ldr	r0, [r3, #0]
 800552a:	4912      	ldr	r1, [pc, #72]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	4613      	mov	r3, r2
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	440b      	add	r3, r1
 8005538:	3308      	adds	r3, #8
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	4619      	mov	r1, r3
 800553e:	f002 fa76 	bl	8007a2e <HAL_GPIO_TogglePin>
                Screen_HandleButton(switchMap[i].btn);
 8005542:	490c      	ldr	r1, [pc, #48]	@ (8005574 <Screen_HandleSwitches+0x20c>)
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	4613      	mov	r3, r2
 8005548:	005b      	lsls	r3, r3, #1
 800554a:	4413      	add	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	440b      	add	r3, r1
 8005550:	3306      	adds	r3, #6
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	4618      	mov	r0, r3
 8005556:	f7ff fc6f 	bl	8004e38 <Screen_HandleButton>
    for (int i=0; i<4; i++){
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	3301      	adds	r3, #1
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2b03      	cmp	r3, #3
 8005564:	f77f af06 	ble.w	8005374 <Screen_HandleSwitches+0xc>
            }
        }
    }
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	0800fbf4 	.word	0x0800fbf4
 8005578:	2000002c 	.word	0x2000002c
 800557c:	20000598 	.word	0x20000598
 8005580:	0800fa3c 	.word	0x0800fa3c
 8005584:	0800fa4c 	.word	0x0800fa4c
 8005588:	20000580 	.word	0x20000580
 800558c:	20000581 	.word	0x20000581

08005590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005596:	4b15      	ldr	r3, [pc, #84]	@ (80055ec <HAL_MspInit+0x5c>)
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	4a14      	ldr	r2, [pc, #80]	@ (80055ec <HAL_MspInit+0x5c>)
 800559c:	f043 0301 	orr.w	r3, r3, #1
 80055a0:	6193      	str	r3, [r2, #24]
 80055a2:	4b12      	ldr	r3, [pc, #72]	@ (80055ec <HAL_MspInit+0x5c>)
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	60bb      	str	r3, [r7, #8]
 80055ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055ae:	4b0f      	ldr	r3, [pc, #60]	@ (80055ec <HAL_MspInit+0x5c>)
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	4a0e      	ldr	r2, [pc, #56]	@ (80055ec <HAL_MspInit+0x5c>)
 80055b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055b8:	61d3      	str	r3, [r2, #28]
 80055ba:	4b0c      	ldr	r3, [pc, #48]	@ (80055ec <HAL_MspInit+0x5c>)
 80055bc:	69db      	ldr	r3, [r3, #28]
 80055be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c2:	607b      	str	r3, [r7, #4]
 80055c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80055c6:	4b0a      	ldr	r3, [pc, #40]	@ (80055f0 <HAL_MspInit+0x60>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80055da:	60fb      	str	r3, [r7, #12]
 80055dc:	4a04      	ldr	r2, [pc, #16]	@ (80055f0 <HAL_MspInit+0x60>)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80055e2:	bf00      	nop
 80055e4:	3714      	adds	r7, #20
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr
 80055ec:	40021000 	.word	0x40021000
 80055f0:	40010000 	.word	0x40010000

080055f4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b088      	sub	sp, #32
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055fc:	f107 0310 	add.w	r3, r7, #16
 8005600:	2200      	movs	r2, #0
 8005602:	601a      	str	r2, [r3, #0]
 8005604:	605a      	str	r2, [r3, #4]
 8005606:	609a      	str	r2, [r3, #8]
 8005608:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a18      	ldr	r2, [pc, #96]	@ (8005670 <HAL_ADC_MspInit+0x7c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d129      	bne.n	8005668 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005614:	4b17      	ldr	r3, [pc, #92]	@ (8005674 <HAL_ADC_MspInit+0x80>)
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	4a16      	ldr	r2, [pc, #88]	@ (8005674 <HAL_ADC_MspInit+0x80>)
 800561a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800561e:	6193      	str	r3, [r2, #24]
 8005620:	4b14      	ldr	r3, [pc, #80]	@ (8005674 <HAL_ADC_MspInit+0x80>)
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800562c:	4b11      	ldr	r3, [pc, #68]	@ (8005674 <HAL_ADC_MspInit+0x80>)
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	4a10      	ldr	r2, [pc, #64]	@ (8005674 <HAL_ADC_MspInit+0x80>)
 8005632:	f043 0304 	orr.w	r3, r3, #4
 8005636:	6193      	str	r3, [r2, #24]
 8005638:	4b0e      	ldr	r3, [pc, #56]	@ (8005674 <HAL_ADC_MspInit+0x80>)
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	60bb      	str	r3, [r7, #8]
 8005642:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005644:	23ff      	movs	r3, #255	@ 0xff
 8005646:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005648:	2303      	movs	r3, #3
 800564a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800564c:	f107 0310 	add.w	r3, r7, #16
 8005650:	4619      	mov	r1, r3
 8005652:	4809      	ldr	r0, [pc, #36]	@ (8005678 <HAL_ADC_MspInit+0x84>)
 8005654:	f002 f838 	bl	80076c8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005658:	2200      	movs	r2, #0
 800565a:	2100      	movs	r1, #0
 800565c:	2012      	movs	r0, #18
 800565e:	f001 ff4a 	bl	80074f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8005662:	2012      	movs	r0, #18
 8005664:	f001 ff63 	bl	800752e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005668:	bf00      	nop
 800566a:	3720      	adds	r7, #32
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40012400 	.word	0x40012400
 8005674:	40021000 	.word	0x40021000
 8005678:	40010800 	.word	0x40010800

0800567c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b088      	sub	sp, #32
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005684:	f107 0310 	add.w	r3, r7, #16
 8005688:	2200      	movs	r2, #0
 800568a:	601a      	str	r2, [r3, #0]
 800568c:	605a      	str	r2, [r3, #4]
 800568e:	609a      	str	r2, [r3, #8]
 8005690:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a16      	ldr	r2, [pc, #88]	@ (80056f0 <HAL_I2C_MspInit+0x74>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d124      	bne.n	80056e6 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800569c:	4b15      	ldr	r3, [pc, #84]	@ (80056f4 <HAL_I2C_MspInit+0x78>)
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	4a14      	ldr	r2, [pc, #80]	@ (80056f4 <HAL_I2C_MspInit+0x78>)
 80056a2:	f043 0308 	orr.w	r3, r3, #8
 80056a6:	6193      	str	r3, [r2, #24]
 80056a8:	4b12      	ldr	r3, [pc, #72]	@ (80056f4 <HAL_I2C_MspInit+0x78>)
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	60fb      	str	r3, [r7, #12]
 80056b2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80056b4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80056b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056ba:	2312      	movs	r3, #18
 80056bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80056be:	2303      	movs	r3, #3
 80056c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056c2:	f107 0310 	add.w	r3, r7, #16
 80056c6:	4619      	mov	r1, r3
 80056c8:	480b      	ldr	r0, [pc, #44]	@ (80056f8 <HAL_I2C_MspInit+0x7c>)
 80056ca:	f001 fffd 	bl	80076c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80056ce:	4b09      	ldr	r3, [pc, #36]	@ (80056f4 <HAL_I2C_MspInit+0x78>)
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	4a08      	ldr	r2, [pc, #32]	@ (80056f4 <HAL_I2C_MspInit+0x78>)
 80056d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056d8:	61d3      	str	r3, [r2, #28]
 80056da:	4b06      	ldr	r3, [pc, #24]	@ (80056f4 <HAL_I2C_MspInit+0x78>)
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056e2:	60bb      	str	r3, [r7, #8]
 80056e4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80056e6:	bf00      	nop
 80056e8:	3720      	adds	r7, #32
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	40005800 	.word	0x40005800
 80056f4:	40021000 	.word	0x40021000
 80056f8:	40010c00 	.word	0x40010c00

080056fc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a0f      	ldr	r2, [pc, #60]	@ (8005748 <HAL_RTC_MspInit+0x4c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d118      	bne.n	8005740 <HAL_RTC_MspInit+0x44>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800570e:	f003 fcbb 	bl	8009088 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8005712:	4b0e      	ldr	r3, [pc, #56]	@ (800574c <HAL_RTC_MspInit+0x50>)
 8005714:	69db      	ldr	r3, [r3, #28]
 8005716:	4a0d      	ldr	r2, [pc, #52]	@ (800574c <HAL_RTC_MspInit+0x50>)
 8005718:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800571c:	61d3      	str	r3, [r2, #28]
 800571e:	4b0b      	ldr	r3, [pc, #44]	@ (800574c <HAL_RTC_MspInit+0x50>)
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800572a:	4b09      	ldr	r3, [pc, #36]	@ (8005750 <HAL_RTC_MspInit+0x54>)
 800572c:	2201      	movs	r2, #1
 800572e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8005730:	2200      	movs	r2, #0
 8005732:	2100      	movs	r1, #0
 8005734:	2029      	movs	r0, #41	@ 0x29
 8005736:	f001 fede 	bl	80074f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800573a:	2029      	movs	r0, #41	@ 0x29
 800573c:	f001 fef7 	bl	800752e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8005740:	bf00      	nop
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	40002800 	.word	0x40002800
 800574c:	40021000 	.word	0x40021000
 8005750:	4242043c 	.word	0x4242043c

08005754 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b08a      	sub	sp, #40	@ 0x28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800575c:	f107 0314 	add.w	r3, r7, #20
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]
 8005764:	605a      	str	r2, [r3, #4]
 8005766:	609a      	str	r2, [r3, #8]
 8005768:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a22      	ldr	r2, [pc, #136]	@ (80057f8 <HAL_SPI_MspInit+0xa4>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d13d      	bne.n	80057f0 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005774:	4b21      	ldr	r3, [pc, #132]	@ (80057fc <HAL_SPI_MspInit+0xa8>)
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	4a20      	ldr	r2, [pc, #128]	@ (80057fc <HAL_SPI_MspInit+0xa8>)
 800577a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800577e:	6193      	str	r3, [r2, #24]
 8005780:	4b1e      	ldr	r3, [pc, #120]	@ (80057fc <HAL_SPI_MspInit+0xa8>)
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800578c:	4b1b      	ldr	r3, [pc, #108]	@ (80057fc <HAL_SPI_MspInit+0xa8>)
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	4a1a      	ldr	r2, [pc, #104]	@ (80057fc <HAL_SPI_MspInit+0xa8>)
 8005792:	f043 0308 	orr.w	r3, r3, #8
 8005796:	6193      	str	r3, [r2, #24]
 8005798:	4b18      	ldr	r3, [pc, #96]	@ (80057fc <HAL_SPI_MspInit+0xa8>)
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	f003 0308 	and.w	r3, r3, #8
 80057a0:	60fb      	str	r3, [r7, #12]
 80057a2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80057a4:	2328      	movs	r3, #40	@ 0x28
 80057a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057a8:	2302      	movs	r3, #2
 80057aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80057ac:	2303      	movs	r3, #3
 80057ae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057b0:	f107 0314 	add.w	r3, r7, #20
 80057b4:	4619      	mov	r1, r3
 80057b6:	4812      	ldr	r0, [pc, #72]	@ (8005800 <HAL_SPI_MspInit+0xac>)
 80057b8:	f001 ff86 	bl	80076c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80057bc:	2310      	movs	r3, #16
 80057be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057c0:	2300      	movs	r3, #0
 80057c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057c4:	2300      	movs	r3, #0
 80057c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057c8:	f107 0314 	add.w	r3, r7, #20
 80057cc:	4619      	mov	r1, r3
 80057ce:	480c      	ldr	r0, [pc, #48]	@ (8005800 <HAL_SPI_MspInit+0xac>)
 80057d0:	f001 ff7a 	bl	80076c8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80057d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005804 <HAL_SPI_MspInit+0xb0>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80057e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80057e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e4:	f043 0301 	orr.w	r3, r3, #1
 80057e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057ea:	4a06      	ldr	r2, [pc, #24]	@ (8005804 <HAL_SPI_MspInit+0xb0>)
 80057ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ee:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80057f0:	bf00      	nop
 80057f2:	3728      	adds	r7, #40	@ 0x28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	40013000 	.word	0x40013000
 80057fc:	40021000 	.word	0x40021000
 8005800:	40010c00 	.word	0x40010c00
 8005804:	40010000 	.word	0x40010000

08005808 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a09      	ldr	r2, [pc, #36]	@ (800583c <HAL_TIM_Base_MspInit+0x34>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d10b      	bne.n	8005832 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800581a:	4b09      	ldr	r3, [pc, #36]	@ (8005840 <HAL_TIM_Base_MspInit+0x38>)
 800581c:	69db      	ldr	r3, [r3, #28]
 800581e:	4a08      	ldr	r2, [pc, #32]	@ (8005840 <HAL_TIM_Base_MspInit+0x38>)
 8005820:	f043 0302 	orr.w	r3, r3, #2
 8005824:	61d3      	str	r3, [r2, #28]
 8005826:	4b06      	ldr	r3, [pc, #24]	@ (8005840 <HAL_TIM_Base_MspInit+0x38>)
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8005832:	bf00      	nop
 8005834:	3714      	adds	r7, #20
 8005836:	46bd      	mov	sp, r7
 8005838:	bc80      	pop	{r7}
 800583a:	4770      	bx	lr
 800583c:	40000400 	.word	0x40000400
 8005840:	40021000 	.word	0x40021000

08005844 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800584c:	f107 0310 	add.w	r3, r7, #16
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]
 8005854:	605a      	str	r2, [r3, #4]
 8005856:	609a      	str	r2, [r3, #8]
 8005858:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a20      	ldr	r2, [pc, #128]	@ (80058e0 <HAL_UART_MspInit+0x9c>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d139      	bne.n	80058d8 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005864:	4b1f      	ldr	r3, [pc, #124]	@ (80058e4 <HAL_UART_MspInit+0xa0>)
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	4a1e      	ldr	r2, [pc, #120]	@ (80058e4 <HAL_UART_MspInit+0xa0>)
 800586a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800586e:	6193      	str	r3, [r2, #24]
 8005870:	4b1c      	ldr	r3, [pc, #112]	@ (80058e4 <HAL_UART_MspInit+0xa0>)
 8005872:	699b      	ldr	r3, [r3, #24]
 8005874:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800587c:	4b19      	ldr	r3, [pc, #100]	@ (80058e4 <HAL_UART_MspInit+0xa0>)
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	4a18      	ldr	r2, [pc, #96]	@ (80058e4 <HAL_UART_MspInit+0xa0>)
 8005882:	f043 0304 	orr.w	r3, r3, #4
 8005886:	6193      	str	r3, [r2, #24]
 8005888:	4b16      	ldr	r3, [pc, #88]	@ (80058e4 <HAL_UART_MspInit+0xa0>)
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	60bb      	str	r3, [r7, #8]
 8005892:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005894:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005898:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800589a:	2302      	movs	r3, #2
 800589c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800589e:	2303      	movs	r3, #3
 80058a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058a2:	f107 0310 	add.w	r3, r7, #16
 80058a6:	4619      	mov	r1, r3
 80058a8:	480f      	ldr	r0, [pc, #60]	@ (80058e8 <HAL_UART_MspInit+0xa4>)
 80058aa:	f001 ff0d 	bl	80076c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80058ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80058b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80058b4:	2300      	movs	r3, #0
 80058b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b8:	2300      	movs	r3, #0
 80058ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058bc:	f107 0310 	add.w	r3, r7, #16
 80058c0:	4619      	mov	r1, r3
 80058c2:	4809      	ldr	r0, [pc, #36]	@ (80058e8 <HAL_UART_MspInit+0xa4>)
 80058c4:	f001 ff00 	bl	80076c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80058c8:	2200      	movs	r2, #0
 80058ca:	2100      	movs	r1, #0
 80058cc:	2025      	movs	r0, #37	@ 0x25
 80058ce:	f001 fe12 	bl	80074f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80058d2:	2025      	movs	r0, #37	@ 0x25
 80058d4:	f001 fe2b 	bl	800752e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80058d8:	bf00      	nop
 80058da:	3720      	adds	r7, #32
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	40013800 	.word	0x40013800
 80058e4:	40021000 	.word	0x40021000
 80058e8:	40010800 	.word	0x40010800

080058ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80058f0:	bf00      	nop
 80058f2:	e7fd      	b.n	80058f0 <NMI_Handler+0x4>

080058f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058f8:	bf00      	nop
 80058fa:	e7fd      	b.n	80058f8 <HardFault_Handler+0x4>

080058fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80058fc:	b480      	push	{r7}
 80058fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005900:	bf00      	nop
 8005902:	e7fd      	b.n	8005900 <MemManage_Handler+0x4>

08005904 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005904:	b480      	push	{r7}
 8005906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005908:	bf00      	nop
 800590a:	e7fd      	b.n	8005908 <BusFault_Handler+0x4>

0800590c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005910:	bf00      	nop
 8005912:	e7fd      	b.n	8005910 <UsageFault_Handler+0x4>

08005914 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005914:	b480      	push	{r7}
 8005916:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005918:	bf00      	nop
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005920:	b480      	push	{r7}
 8005922:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005924:	bf00      	nop
 8005926:	46bd      	mov	sp, r7
 8005928:	bc80      	pop	{r7}
 800592a:	4770      	bx	lr

0800592c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800592c:	b480      	push	{r7}
 800592e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005930:	bf00      	nop
 8005932:	46bd      	mov	sp, r7
 8005934:	bc80      	pop	{r7}
 8005936:	4770      	bx	lr

08005938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800593c:	f000 feec 	bl	8006718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005940:	bf00      	nop
 8005942:	bd80      	pop	{r7, pc}

08005944 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005948:	4802      	ldr	r0, [pc, #8]	@ (8005954 <ADC1_2_IRQHandler+0x10>)
 800594a:	f001 f9e9 	bl	8006d20 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800594e:	bf00      	nop
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	20000304 	.word	0x20000304

08005958 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800595c:	4802      	ldr	r0, [pc, #8]	@ (8005968 <USART1_IRQHandler+0x10>)
 800595e:	f006 f8b1 	bl	800bac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005962:	bf00      	nop
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	2000043c 	.word	0x2000043c

0800596c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8005970:	4802      	ldr	r0, [pc, #8]	@ (800597c <RTC_Alarm_IRQHandler+0x10>)
 8005972:	f004 fc7b 	bl	800a26c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8005976:	bf00      	nop
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	20000388 	.word	0x20000388

08005980 <now_ms>:
static GPIO_PinState last_raw[SWITCH_COUNT];       // last sampled raw pin

static uint32_t      press_start_ms[SWITCH_COUNT]; // for long press
static bool          long_fired[SWITCH_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8005980:	b580      	push	{r7, lr}
 8005982:	af00      	add	r7, sp, #0
 8005984:	f000 feda 	bl	800673c <HAL_GetTick>
 8005988:	4603      	mov	r3, r0
 800598a:	4618      	mov	r0, r3
 800598c:	bd80      	pop	{r7, pc}
	...

08005990 <Switches_Init>:
    }
}

/* --- Init all switches as input pullup --- */
void Switches_Init(void)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005996:	1d3b      	adds	r3, r7, #4
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	605a      	str	r2, [r3, #4]
 800599e:	609a      	str	r2, [r3, #8]
 80059a0:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059a2:	4b20      	ldr	r3, [pc, #128]	@ (8005a24 <Switches_Init+0x94>)
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005a24 <Switches_Init+0x94>)
 80059a8:	f043 0308 	orr.w	r3, r3, #8
 80059ac:	6193      	str	r3, [r2, #24]
 80059ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005a24 <Switches_Init+0x94>)
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	f003 0308 	and.w	r3, r3, #8
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80059ba:	2300      	movs	r3, #0
 80059bc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80059be:	2301      	movs	r3, #1
 80059c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pin  = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 80059c2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80059c6:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(SWITCH1_GPIO_Port, &GPIO_InitStruct);
 80059c8:	1d3b      	adds	r3, r7, #4
 80059ca:	4619      	mov	r1, r3
 80059cc:	4816      	ldr	r0, [pc, #88]	@ (8005a28 <Switches_Init+0x98>)
 80059ce:	f001 fe7b 	bl	80076c8 <HAL_GPIO_Init>

    for (int i = 0; i < SWITCH_COUNT; ++i) {
 80059d2:	2300      	movs	r3, #0
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	e01d      	b.n	8005a14 <Switches_Init+0x84>
        stable_state[i]   = GPIO_PIN_SET;  // released
 80059d8:	4a14      	ldr	r2, [pc, #80]	@ (8005a2c <Switches_Init+0x9c>)
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	4413      	add	r3, r2
 80059de:	2201      	movs	r2, #1
 80059e0:	701a      	strb	r2, [r3, #0]
        last_raw[i]       = GPIO_PIN_SET;
 80059e2:	4a13      	ldr	r2, [pc, #76]	@ (8005a30 <Switches_Init+0xa0>)
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	4413      	add	r3, r2
 80059e8:	2201      	movs	r2, #1
 80059ea:	701a      	strb	r2, [r3, #0]
        last_change[i]    = now_ms();
 80059ec:	f7ff ffc8 	bl	8005980 <now_ms>
 80059f0:	4602      	mov	r2, r0
 80059f2:	4910      	ldr	r1, [pc, #64]	@ (8005a34 <Switches_Init+0xa4>)
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        press_start_ms[i] = 0;
 80059fa:	4a0f      	ldr	r2, [pc, #60]	@ (8005a38 <Switches_Init+0xa8>)
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2100      	movs	r1, #0
 8005a00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        long_fired[i]     = false;
 8005a04:	4a0d      	ldr	r2, [pc, #52]	@ (8005a3c <Switches_Init+0xac>)
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	4413      	add	r3, r2
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	3301      	adds	r3, #1
 8005a12:	617b      	str	r3, [r7, #20]
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	2b03      	cmp	r3, #3
 8005a18:	ddde      	ble.n	80059d8 <Switches_Init+0x48>
    }
}
 8005a1a:	bf00      	nop
 8005a1c:	bf00      	nop
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40021000 	.word	0x40021000
 8005a28:	40010c00 	.word	0x40010c00
 8005a2c:	200005a8 	.word	0x200005a8
 8005a30:	200005bc 	.word	0x200005bc
 8005a34:	200005ac 	.word	0x200005ac
 8005a38:	200005c0 	.word	0x200005c0
 8005a3c:	200005d0 	.word	0x200005d0

08005a40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  return 1;
 8005a44:	2301      	movs	r3, #1
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bc80      	pop	{r7}
 8005a4c:	4770      	bx	lr

08005a4e <_kill>:

int _kill(int pid, int sig)
{
 8005a4e:	b580      	push	{r7, lr}
 8005a50:	b082      	sub	sp, #8
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
 8005a56:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005a58:	f007 fd60 	bl	800d51c <__errno>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	2216      	movs	r2, #22
 8005a60:	601a      	str	r2, [r3, #0]
  return -1;
 8005a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <_exit>:

void _exit (int status)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b082      	sub	sp, #8
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005a76:	f04f 31ff 	mov.w	r1, #4294967295
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f7ff ffe7 	bl	8005a4e <_kill>
  while (1) {}    /* Make sure we hang here */
 8005a80:	bf00      	nop
 8005a82:	e7fd      	b.n	8005a80 <_exit+0x12>

08005a84 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a90:	2300      	movs	r3, #0
 8005a92:	617b      	str	r3, [r7, #20]
 8005a94:	e00a      	b.n	8005aac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005a96:	f3af 8000 	nop.w
 8005a9a:	4601      	mov	r1, r0
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	60ba      	str	r2, [r7, #8]
 8005aa2:	b2ca      	uxtb	r2, r1
 8005aa4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	617b      	str	r3, [r7, #20]
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	dbf0      	blt.n	8005a96 <_read+0x12>
  }

  return len;
 8005ab4:	687b      	ldr	r3, [r7, #4]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3718      	adds	r7, #24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b086      	sub	sp, #24
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	60b9      	str	r1, [r7, #8]
 8005ac8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005aca:	2300      	movs	r3, #0
 8005acc:	617b      	str	r3, [r7, #20]
 8005ace:	e009      	b.n	8005ae4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	60ba      	str	r2, [r7, #8]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	617b      	str	r3, [r7, #20]
 8005ae4:	697a      	ldr	r2, [r7, #20]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	dbf1      	blt.n	8005ad0 <_write+0x12>
  }
  return len;
 8005aec:	687b      	ldr	r3, [r7, #4]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3718      	adds	r7, #24
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <_close>:

int _close(int file)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005afe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bc80      	pop	{r7}
 8005b0a:	4770      	bx	lr

08005b0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b1c:	605a      	str	r2, [r3, #4]
  return 0;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bc80      	pop	{r7}
 8005b28:	4770      	bx	lr

08005b2a <_isatty>:

int _isatty(int file)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b083      	sub	sp, #12
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005b32:	2301      	movs	r3, #1
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bc80      	pop	{r7}
 8005b3c:	4770      	bx	lr

08005b3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b085      	sub	sp, #20
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	60f8      	str	r0, [r7, #12]
 8005b46:	60b9      	str	r1, [r7, #8]
 8005b48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bc80      	pop	{r7}
 8005b54:	4770      	bx	lr
	...

08005b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b086      	sub	sp, #24
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005b60:	4a14      	ldr	r2, [pc, #80]	@ (8005bb4 <_sbrk+0x5c>)
 8005b62:	4b15      	ldr	r3, [pc, #84]	@ (8005bb8 <_sbrk+0x60>)
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005b6c:	4b13      	ldr	r3, [pc, #76]	@ (8005bbc <_sbrk+0x64>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d102      	bne.n	8005b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005b74:	4b11      	ldr	r3, [pc, #68]	@ (8005bbc <_sbrk+0x64>)
 8005b76:	4a12      	ldr	r2, [pc, #72]	@ (8005bc0 <_sbrk+0x68>)
 8005b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005b7a:	4b10      	ldr	r3, [pc, #64]	@ (8005bbc <_sbrk+0x64>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4413      	add	r3, r2
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d207      	bcs.n	8005b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005b88:	f007 fcc8 	bl	800d51c <__errno>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	220c      	movs	r2, #12
 8005b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005b92:	f04f 33ff 	mov.w	r3, #4294967295
 8005b96:	e009      	b.n	8005bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005b98:	4b08      	ldr	r3, [pc, #32]	@ (8005bbc <_sbrk+0x64>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005b9e:	4b07      	ldr	r3, [pc, #28]	@ (8005bbc <_sbrk+0x64>)
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	4a05      	ldr	r2, [pc, #20]	@ (8005bbc <_sbrk+0x64>)
 8005ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005baa:	68fb      	ldr	r3, [r7, #12]
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3718      	adds	r7, #24
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	20005000 	.word	0x20005000
 8005bb8:	00000400 	.word	0x00000400
 8005bbc:	200005d4 	.word	0x200005d4
 8005bc0:	200007e8 	.word	0x200007e8

08005bc4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005bc8:	bf00      	nop
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr

08005bd0 <UART_Init>:
static uint16_t rxIndex = 0;
static volatile bool packetReady = false;
static volatile bool inPacket = false;

void UART_Init(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	af00      	add	r7, sp, #0
    memset(rxBuffer, 0, sizeof(rxBuffer));
 8005bd4:	2240      	movs	r2, #64	@ 0x40
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	480b      	ldr	r0, [pc, #44]	@ (8005c08 <UART_Init+0x38>)
 8005bda:	f007 fc19 	bl	800d410 <memset>
    memset(rxReadyBuffer, 0, sizeof(rxReadyBuffer));
 8005bde:	2240      	movs	r2, #64	@ 0x40
 8005be0:	2100      	movs	r1, #0
 8005be2:	480a      	ldr	r0, [pc, #40]	@ (8005c0c <UART_Init+0x3c>)
 8005be4:	f007 fc14 	bl	800d410 <memset>
    rxIndex = 0;
 8005be8:	4b09      	ldr	r3, [pc, #36]	@ (8005c10 <UART_Init+0x40>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	801a      	strh	r2, [r3, #0]
    packetReady = false;
 8005bee:	4b09      	ldr	r3, [pc, #36]	@ (8005c14 <UART_Init+0x44>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	701a      	strb	r2, [r3, #0]
    inPacket = false;
 8005bf4:	4b08      	ldr	r3, [pc, #32]	@ (8005c18 <UART_Init+0x48>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	4907      	ldr	r1, [pc, #28]	@ (8005c1c <UART_Init+0x4c>)
 8005bfe:	4808      	ldr	r0, [pc, #32]	@ (8005c20 <UART_Init+0x50>)
 8005c00:	f005 ff3b 	bl	800ba7a <HAL_UART_Receive_IT>
}
 8005c04:	bf00      	nop
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	200005dc 	.word	0x200005dc
 8005c0c:	2000061c 	.word	0x2000061c
 8005c10:	2000065c 	.word	0x2000065c
 8005c14:	2000065e 	.word	0x2000065e
 8005c18:	2000065f 	.word	0x2000065f
 8005c1c:	200005d8 	.word	0x200005d8
 8005c20:	2000043c 	.word	0x2000043c

08005c24 <UART_TransmitString>:

void UART_TransmitString(UART_HandleTypeDef *huart, const char *s)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
    if (s && *s)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00d      	beq.n	8005c50 <UART_TransmitString+0x2c>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d009      	beq.n	8005c50 <UART_TransmitString+0x2c>
        HAL_UART_Transmit(huart, (uint8_t*)s, strlen(s), 100);
 8005c3c:	6838      	ldr	r0, [r7, #0]
 8005c3e:	f7fa fa91 	bl	8000164 <strlen>
 8005c42:	4603      	mov	r3, r0
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	2364      	movs	r3, #100	@ 0x64
 8005c48:	6839      	ldr	r1, [r7, #0]
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f005 fe8a 	bl	800b964 <HAL_UART_Transmit>
}
 8005c50:	bf00      	nop
 8005c52:	3708      	adds	r7, #8
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <UART_TransmitPacket>:

void UART_TransmitPacket(const char *payload)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
    static char out[48];  // small, static TX buffer
    if (!payload || !*payload) return;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d013      	beq.n	8005c8e <UART_TransmitPacket+0x36>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00f      	beq.n	8005c8e <UART_TransmitPacket+0x36>

    size_t len = snprintf(out, sizeof(out), "@%s#", payload);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a09      	ldr	r2, [pc, #36]	@ (8005c98 <UART_TransmitPacket+0x40>)
 8005c72:	2130      	movs	r1, #48	@ 0x30
 8005c74:	4809      	ldr	r0, [pc, #36]	@ (8005c9c <UART_TransmitPacket+0x44>)
 8005c76:	f007 faa3 	bl	800d1c0 <sniprintf>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, (uint8_t*)out, len, 100);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	2364      	movs	r3, #100	@ 0x64
 8005c84:	4905      	ldr	r1, [pc, #20]	@ (8005c9c <UART_TransmitPacket+0x44>)
 8005c86:	4806      	ldr	r0, [pc, #24]	@ (8005ca0 <UART_TransmitPacket+0x48>)
 8005c88:	f005 fe6c 	bl	800b964 <HAL_UART_Transmit>
 8005c8c:	e000      	b.n	8005c90 <UART_TransmitPacket+0x38>
    if (!payload || !*payload) return;
 8005c8e:	bf00      	nop
}
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	0800fa5c 	.word	0x0800fa5c
 8005c9c:	20000660 	.word	0x20000660
 8005ca0:	2000043c 	.word	0x2000043c

08005ca4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1) return;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8005d6c <HAL_UART_RxCpltCallback+0xc8>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d156      	bne.n	8005d64 <HAL_UART_RxCpltCallback+0xc0>

    uint8_t b = rxByte;
 8005cb6:	4b2e      	ldr	r3, [pc, #184]	@ (8005d70 <HAL_UART_RxCpltCallback+0xcc>)
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	73fb      	strb	r3, [r7, #15]

    if (!packetReady)
 8005cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8005d74 <HAL_UART_RxCpltCallback+0xd0>)
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	f083 0301 	eor.w	r3, r3, #1
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d045      	beq.n	8005d58 <HAL_UART_RxCpltCallback+0xb4>
    {
        if (b == UART_START_MARKER) {
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
 8005cce:	2b40      	cmp	r3, #64	@ 0x40
 8005cd0:	d106      	bne.n	8005ce0 <HAL_UART_RxCpltCallback+0x3c>
            inPacket = true;
 8005cd2:	4b29      	ldr	r3, [pc, #164]	@ (8005d78 <HAL_UART_RxCpltCallback+0xd4>)
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8005cd8:	4b28      	ldr	r3, [pc, #160]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	801a      	strh	r2, [r3, #0]
 8005cde:	e03b      	b.n	8005d58 <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && b == UART_END_MARKER) {
 8005ce0:	4b25      	ldr	r3, [pc, #148]	@ (8005d78 <HAL_UART_RxCpltCallback+0xd4>)
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d017      	beq.n	8005d1a <HAL_UART_RxCpltCallback+0x76>
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
 8005cec:	2b23      	cmp	r3, #35	@ 0x23
 8005cee:	d114      	bne.n	8005d1a <HAL_UART_RxCpltCallback+0x76>
            rxBuffer[rxIndex] = '\0';
 8005cf0:	4b22      	ldr	r3, [pc, #136]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005cf2:	881b      	ldrh	r3, [r3, #0]
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	4b22      	ldr	r3, [pc, #136]	@ (8005d80 <HAL_UART_RxCpltCallback+0xdc>)
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	5499      	strb	r1, [r3, r2]
            strncpy(rxReadyBuffer, rxBuffer, sizeof(rxReadyBuffer) - 1);
 8005cfc:	223f      	movs	r2, #63	@ 0x3f
 8005cfe:	4920      	ldr	r1, [pc, #128]	@ (8005d80 <HAL_UART_RxCpltCallback+0xdc>)
 8005d00:	4820      	ldr	r0, [pc, #128]	@ (8005d84 <HAL_UART_RxCpltCallback+0xe0>)
 8005d02:	f007 fbad 	bl	800d460 <strncpy>
            packetReady = true;
 8005d06:	4b1b      	ldr	r3, [pc, #108]	@ (8005d74 <HAL_UART_RxCpltCallback+0xd0>)
 8005d08:	2201      	movs	r2, #1
 8005d0a:	701a      	strb	r2, [r3, #0]
            inPacket = false;
 8005d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8005d78 <HAL_UART_RxCpltCallback+0xd4>)
 8005d0e:	2200      	movs	r2, #0
 8005d10:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8005d12:	4b1a      	ldr	r3, [pc, #104]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005d14:	2200      	movs	r2, #0
 8005d16:	801a      	strh	r2, [r3, #0]
 8005d18:	e01e      	b.n	8005d58 <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && rxIndex < (sizeof(rxBuffer) - 2)) {
 8005d1a:	4b17      	ldr	r3, [pc, #92]	@ (8005d78 <HAL_UART_RxCpltCallback+0xd4>)
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00e      	beq.n	8005d42 <HAL_UART_RxCpltCallback+0x9e>
 8005d24:	4b15      	ldr	r3, [pc, #84]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005d26:	881b      	ldrh	r3, [r3, #0]
 8005d28:	2b3d      	cmp	r3, #61	@ 0x3d
 8005d2a:	d80a      	bhi.n	8005d42 <HAL_UART_RxCpltCallback+0x9e>
            rxBuffer[rxIndex++] = b;
 8005d2c:	4b13      	ldr	r3, [pc, #76]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005d2e:	881b      	ldrh	r3, [r3, #0]
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	b291      	uxth	r1, r2
 8005d34:	4a11      	ldr	r2, [pc, #68]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005d36:	8011      	strh	r1, [r2, #0]
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4a11      	ldr	r2, [pc, #68]	@ (8005d80 <HAL_UART_RxCpltCallback+0xdc>)
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
 8005d3e:	5453      	strb	r3, [r2, r1]
 8005d40:	e00a      	b.n	8005d58 <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket) {
 8005d42:	4b0d      	ldr	r3, [pc, #52]	@ (8005d78 <HAL_UART_RxCpltCallback+0xd4>)
 8005d44:	781b      	ldrb	r3, [r3, #0]
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_UART_RxCpltCallback+0xb4>
            // overflow  reset
            inPacket = false;
 8005d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d78 <HAL_UART_RxCpltCallback+0xd4>)
 8005d4e:	2200      	movs	r2, #0
 8005d50:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8005d52:	4b0a      	ldr	r3, [pc, #40]	@ (8005d7c <HAL_UART_RxCpltCallback+0xd8>)
 8005d54:	2200      	movs	r2, #0
 8005d56:	801a      	strh	r2, [r3, #0]
        }
    }

    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8005d58:	2201      	movs	r2, #1
 8005d5a:	4905      	ldr	r1, [pc, #20]	@ (8005d70 <HAL_UART_RxCpltCallback+0xcc>)
 8005d5c:	480a      	ldr	r0, [pc, #40]	@ (8005d88 <HAL_UART_RxCpltCallback+0xe4>)
 8005d5e:	f005 fe8c 	bl	800ba7a <HAL_UART_Receive_IT>
 8005d62:	e000      	b.n	8005d66 <HAL_UART_RxCpltCallback+0xc2>
    if (huart->Instance != USART1) return;
 8005d64:	bf00      	nop
}
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	40013800 	.word	0x40013800
 8005d70:	200005d8 	.word	0x200005d8
 8005d74:	2000065e 	.word	0x2000065e
 8005d78:	2000065f 	.word	0x2000065f
 8005d7c:	2000065c 	.word	0x2000065c
 8005d80:	200005dc 	.word	0x200005dc
 8005d84:	2000061c 	.word	0x2000061c
 8005d88:	2000043c 	.word	0x2000043c

08005d8c <UART_GetReceivedPacket>:

bool UART_GetReceivedPacket(char *buffer, size_t buffer_size)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
    if (!packetReady) return false;
 8005d96:	4b11      	ldr	r3, [pc, #68]	@ (8005ddc <UART_GetReceivedPacket+0x50>)
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	f083 0301 	eor.w	r3, r3, #1
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <UART_GetReceivedPacket+0x1e>
 8005da6:	2300      	movs	r3, #0
 8005da8:	e014      	b.n	8005dd4 <UART_GetReceivedPacket+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 8005daa:	b672      	cpsid	i
}
 8005dac:	bf00      	nop
    __disable_irq();
    strncpy(buffer, rxReadyBuffer, buffer_size - 1);
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	461a      	mov	r2, r3
 8005db4:	490a      	ldr	r1, [pc, #40]	@ (8005de0 <UART_GetReceivedPacket+0x54>)
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f007 fb52 	bl	800d460 <strncpy>
    buffer[buffer_size - 1] = '\0';
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	701a      	strb	r2, [r3, #0]
    packetReady = false;
 8005dc8:	4b04      	ldr	r3, [pc, #16]	@ (8005ddc <UART_GetReceivedPacket+0x50>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005dce:	b662      	cpsie	i
}
 8005dd0:	bf00      	nop
    __enable_irq();
    return true;
 8005dd2:	2301      	movs	r3, #1
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3708      	adds	r7, #8
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	2000065e 	.word	0x2000065e
 8005de0:	2000061c 	.word	0x2000061c

08005de4 <ack>:
#include <string.h>

extern bool g_screenUpdatePending;
extern TimerSlot timerSlots[5];

static inline void ack(const char *msg) { UART_TransmitPacket(msg); }
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f7ff ff33 	bl	8005c58 <UART_TransmitPacket>
 8005df2:	bf00      	nop
 8005df4:	3708      	adds	r7, #8
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <err>:
static inline void err(const char *msg) { UART_TransmitPacket(msg); }
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b082      	sub	sp, #8
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7ff ff28 	bl	8005c58 <UART_TransmitPacket>
 8005e08:	bf00      	nop
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <next_token>:
} StatusSnapshot;

static StatusSnapshot lastSent = {255, 255, "INIT"};

/* Simple ':'-based tokenizer (no strtok) */
static char* next_token(char** ctx) {
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b084      	sub	sp, #16
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
    char* s = *ctx;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	60fb      	str	r3, [r7, #12]
    if (!s) return NULL;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d101      	bne.n	8005e28 <next_token+0x18>
 8005e24:	2300      	movs	r3, #0
 8005e26:	e013      	b.n	8005e50 <next_token+0x40>
    char* colon = strchr(s, ':');
 8005e28:	213a      	movs	r1, #58	@ 0x3a
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f007 faf8 	bl	800d420 <strchr>
 8005e30:	60b8      	str	r0, [r7, #8]
    if (colon) { *colon = '\0'; *ctx = colon + 1; }
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d007      	beq.n	8005e48 <next_token+0x38>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	701a      	strb	r2, [r3, #0]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	e002      	b.n	8005e4e <next_token+0x3e>
    else { *ctx = NULL; }
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	601a      	str	r2, [r3, #0]
    return s;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <UART_SendStatusPacket>:

/* =========================
   STATUS PACKET
   ========================= */
void UART_SendStatusPacket(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b09a      	sub	sp, #104	@ 0x68
 8005e5c:	af02      	add	r7, sp, #8
    extern volatile bool timerActive;
    extern volatile bool searchActive;
    extern volatile bool countdownActive;
    extern volatile bool twistActive;

    int submerged = 0;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 8005e62:	2300      	movs	r3, #0
 8005e64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e66:	e012      	b.n	8005e8e <UART_SendStatusPacket+0x36>
        if (adcData.voltages[i] < 0.1f) submerged++;
 8005e68:	4a4a      	ldr	r2, [pc, #296]	@ (8005f94 <UART_SendStatusPacket+0x13c>)
 8005e6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	4413      	add	r3, r2
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	4948      	ldr	r1, [pc, #288]	@ (8005f98 <UART_SendStatusPacket+0x140>)
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7fb f8bc 	bl	8000ff4 <__aeabi_fcmplt>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d002      	beq.n	8005e88 <UART_SendStatusPacket+0x30>
 8005e82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e84:	3301      	adds	r3, #1
 8005e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 8005e88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e90:	2b04      	cmp	r3, #4
 8005e92:	dde9      	ble.n	8005e68 <UART_SendStatusPacket+0x10>
    }

    const char *mode = "IDLE";
 8005e94:	4b41      	ldr	r3, [pc, #260]	@ (8005f9c <UART_SendStatusPacket+0x144>)
 8005e96:	657b      	str	r3, [r7, #84]	@ 0x54
    if (manualActive)         mode = "MANUAL";
 8005e98:	4b41      	ldr	r3, [pc, #260]	@ (8005fa0 <UART_SendStatusPacket+0x148>)
 8005e9a:	781b      	ldrb	r3, [r3, #0]
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d002      	beq.n	8005ea8 <UART_SendStatusPacket+0x50>
 8005ea2:	4b40      	ldr	r3, [pc, #256]	@ (8005fa4 <UART_SendStatusPacket+0x14c>)
 8005ea4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ea6:	e026      	b.n	8005ef6 <UART_SendStatusPacket+0x9e>
    else if (semiAutoActive)  mode = "SEMIAUTO";
 8005ea8:	4b3f      	ldr	r3, [pc, #252]	@ (8005fa8 <UART_SendStatusPacket+0x150>)
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d002      	beq.n	8005eb8 <UART_SendStatusPacket+0x60>
 8005eb2:	4b3e      	ldr	r3, [pc, #248]	@ (8005fac <UART_SendStatusPacket+0x154>)
 8005eb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eb6:	e01e      	b.n	8005ef6 <UART_SendStatusPacket+0x9e>
    else if (timerActive)     mode = "TIMER";
 8005eb8:	4b3d      	ldr	r3, [pc, #244]	@ (8005fb0 <UART_SendStatusPacket+0x158>)
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <UART_SendStatusPacket+0x70>
 8005ec2:	4b3c      	ldr	r3, [pc, #240]	@ (8005fb4 <UART_SendStatusPacket+0x15c>)
 8005ec4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ec6:	e016      	b.n	8005ef6 <UART_SendStatusPacket+0x9e>
    else if (searchActive)    mode = "SEARCH";
 8005ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb8 <UART_SendStatusPacket+0x160>)
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <UART_SendStatusPacket+0x80>
 8005ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8005fbc <UART_SendStatusPacket+0x164>)
 8005ed4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ed6:	e00e      	b.n	8005ef6 <UART_SendStatusPacket+0x9e>
    else if (countdownActive) mode = "COUNTDOWN";
 8005ed8:	4b39      	ldr	r3, [pc, #228]	@ (8005fc0 <UART_SendStatusPacket+0x168>)
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <UART_SendStatusPacket+0x90>
 8005ee2:	4b38      	ldr	r3, [pc, #224]	@ (8005fc4 <UART_SendStatusPacket+0x16c>)
 8005ee4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ee6:	e006      	b.n	8005ef6 <UART_SendStatusPacket+0x9e>
    else if (twistActive)     mode = "TWIST";
 8005ee8:	4b37      	ldr	r3, [pc, #220]	@ (8005fc8 <UART_SendStatusPacket+0x170>)
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <UART_SendStatusPacket+0x9e>
 8005ef2:	4b36      	ldr	r3, [pc, #216]	@ (8005fcc <UART_SendStatusPacket+0x174>)
 8005ef4:	657b      	str	r3, [r7, #84]	@ 0x54

    bool changed =
        (lastSent.level != submerged) ||
 8005ef6:	4b36      	ldr	r3, [pc, #216]	@ (8005fd0 <UART_SendStatusPacket+0x178>)
 8005ef8:	781b      	ldrb	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
        (lastSent.motorStatus != motorStatus) ||
 8005efc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d10d      	bne.n	8005f1e <UART_SendStatusPacket+0xc6>
 8005f02:	4b33      	ldr	r3, [pc, #204]	@ (8005fd0 <UART_SendStatusPacket+0x178>)
 8005f04:	785a      	ldrb	r2, [r3, #1]
 8005f06:	4b33      	ldr	r3, [pc, #204]	@ (8005fd4 <UART_SendStatusPacket+0x17c>)
 8005f08:	781b      	ldrb	r3, [r3, #0]
 8005f0a:	b2db      	uxtb	r3, r3
        (lastSent.level != submerged) ||
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d106      	bne.n	8005f1e <UART_SendStatusPacket+0xc6>
        (strcmp(lastSent.mode, mode) != 0);
 8005f10:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f12:	4831      	ldr	r0, [pc, #196]	@ (8005fd8 <UART_SendStatusPacket+0x180>)
 8005f14:	f7fa f91c 	bl	8000150 <strcmp>
 8005f18:	4603      	mov	r3, r0
        (lastSent.motorStatus != motorStatus) ||
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <UART_SendStatusPacket+0xca>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e000      	b.n	8005f24 <UART_SendStatusPacket+0xcc>
 8005f22:	2300      	movs	r3, #0
    bool changed =
 8005f24:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8005f28:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005f2c:	f003 0301 	and.w	r3, r3, #1
 8005f30:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

    if (!changed) return;
 8005f34:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005f38:	f083 0301 	eor.w	r3, r3, #1
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d124      	bne.n	8005f8c <UART_SendStatusPacket+0x134>

    lastSent.level = submerged;
 8005f42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	4b22      	ldr	r3, [pc, #136]	@ (8005fd0 <UART_SendStatusPacket+0x178>)
 8005f48:	701a      	strb	r2, [r3, #0]
    lastSent.motorStatus = motorStatus;
 8005f4a:	4b22      	ldr	r3, [pc, #136]	@ (8005fd4 <UART_SendStatusPacket+0x17c>)
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	4b1f      	ldr	r3, [pc, #124]	@ (8005fd0 <UART_SendStatusPacket+0x178>)
 8005f52:	705a      	strb	r2, [r3, #1]
    strncpy(lastSent.mode, mode, sizeof(lastSent.mode) - 1);
 8005f54:	220b      	movs	r2, #11
 8005f56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f58:	481f      	ldr	r0, [pc, #124]	@ (8005fd8 <UART_SendStatusPacket+0x180>)
 8005f5a:	f007 fa81 	bl	800d460 <strncpy>

    char buf[80];
    snprintf(buf, sizeof(buf),
             "STATUS:MOTOR:%s:LEVEL:%d:MODE:%s",
             motorStatus ? "ON" : "OFF",
 8005f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005fd4 <UART_SendStatusPacket+0x17c>)
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	b2db      	uxtb	r3, r3
    snprintf(buf, sizeof(buf),
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d001      	beq.n	8005f6c <UART_SendStatusPacket+0x114>
 8005f68:	4a1c      	ldr	r2, [pc, #112]	@ (8005fdc <UART_SendStatusPacket+0x184>)
 8005f6a:	e000      	b.n	8005f6e <UART_SendStatusPacket+0x116>
 8005f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8005fe0 <UART_SendStatusPacket+0x188>)
 8005f6e:	4638      	mov	r0, r7
 8005f70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f72:	9301      	str	r3, [sp, #4]
 8005f74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe4 <UART_SendStatusPacket+0x18c>)
 8005f7c:	2150      	movs	r1, #80	@ 0x50
 8005f7e:	f007 f91f 	bl	800d1c0 <sniprintf>
             submerged, mode);

    UART_TransmitPacket(buf);
 8005f82:	463b      	mov	r3, r7
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7ff fe67 	bl	8005c58 <UART_TransmitPacket>
 8005f8a:	e000      	b.n	8005f8e <UART_SendStatusPacket+0x136>
    if (!changed) return;
 8005f8c:	bf00      	nop
}
 8005f8e:	3760      	adds	r7, #96	@ 0x60
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}
 8005f94:	20000484 	.word	0x20000484
 8005f98:	3dcccccd 	.word	0x3dcccccd
 8005f9c:	0800fa64 	.word	0x0800fa64
 8005fa0:	200004f6 	.word	0x200004f6
 8005fa4:	0800fa6c 	.word	0x0800fa6c
 8005fa8:	200004f7 	.word	0x200004f7
 8005fac:	0800fa74 	.word	0x0800fa74
 8005fb0:	200004fb 	.word	0x200004fb
 8005fb4:	0800fa80 	.word	0x0800fa80
 8005fb8:	200004fa 	.word	0x200004fa
 8005fbc:	0800fa88 	.word	0x0800fa88
 8005fc0:	200004f8 	.word	0x200004f8
 8005fc4:	0800fa90 	.word	0x0800fa90
 8005fc8:	200004f9 	.word	0x200004f9
 8005fcc:	0800fa9c 	.word	0x0800fa9c
 8005fd0:	20000034 	.word	0x20000034
 8005fd4:	200004f5 	.word	0x200004f5
 8005fd8:	20000036 	.word	0x20000036
 8005fdc:	0800faa4 	.word	0x0800faa4
 8005fe0:	0800faa8 	.word	0x0800faa8
 8005fe4:	0800faac 	.word	0x0800faac

08005fe8 <UART_HandleCommand>:

/* =========================
   COMMAND HANDLER
   ========================= */
void UART_HandleCommand(const char *pkt)
{
 8005fe8:	b590      	push	{r4, r7, lr}
 8005fea:	b0ab      	sub	sp, #172	@ 0xac
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
    if (!pkt || !*pkt) return;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 82f8 	beq.w	80065e8 <UART_HandleCommand+0x600>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 82f3 	beq.w	80065e8 <UART_HandleCommand+0x600>

    char buf[UART_RX_BUFFER_SIZE];
    strncpy(buf, pkt, sizeof(buf) - 1);
 8006002:	f107 0310 	add.w	r3, r7, #16
 8006006:	223f      	movs	r2, #63	@ 0x3f
 8006008:	6879      	ldr	r1, [r7, #4]
 800600a:	4618      	mov	r0, r3
 800600c:	f007 fa28 	bl	800d460 <strncpy>
    buf[sizeof(buf) - 1] = '\0';
 8006010:	2300      	movs	r3, #0
 8006012:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    /* remove wrappers like '@' and '#' */
    if (buf[0] == '@') memmove(buf, buf + 1, strlen(buf));
 8006016:	7c3b      	ldrb	r3, [r7, #16]
 8006018:	2b40      	cmp	r3, #64	@ 0x40
 800601a:	d10e      	bne.n	800603a <UART_HandleCommand+0x52>
 800601c:	f107 0410 	add.w	r4, r7, #16
 8006020:	3401      	adds	r4, #1
 8006022:	f107 0310 	add.w	r3, r7, #16
 8006026:	4618      	mov	r0, r3
 8006028:	f7fa f89c 	bl	8000164 <strlen>
 800602c:	4602      	mov	r2, r0
 800602e:	f107 0310 	add.w	r3, r7, #16
 8006032:	4621      	mov	r1, r4
 8006034:	4618      	mov	r0, r3
 8006036:	f007 f9d1 	bl	800d3dc <memmove>
    char *end = strchr(buf, '#');
 800603a:	f107 0310 	add.w	r3, r7, #16
 800603e:	2123      	movs	r1, #35	@ 0x23
 8006040:	4618      	mov	r0, r3
 8006042:	f007 f9ed 	bl	800d420 <strchr>
 8006046:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    if (end) *end = '\0';
 800604a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <UART_HandleCommand+0x72>
 8006052:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006056:	2200      	movs	r2, #0
 8006058:	701a      	strb	r2, [r3, #0]

    char *ctx = buf;
 800605a:	f107 0310 	add.w	r3, r7, #16
 800605e:	60fb      	str	r3, [r7, #12]
    char *cmd = next_token(&ctx);
 8006060:	f107 030c 	add.w	r3, r7, #12
 8006064:	4618      	mov	r0, r3
 8006066:	f7ff fed3 	bl	8005e10 <next_token>
 800606a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if (!cmd) return;
 800606e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006072:	2b00      	cmp	r3, #0
 8006074:	f000 82ba 	beq.w	80065ec <UART_HandleCommand+0x604>

    /* ---- BASIC ---- */
    if (!strcmp(cmd, "PING")) { ack("PONG"); return; }
 8006078:	49ac      	ldr	r1, [pc, #688]	@ (800632c <UART_HandleCommand+0x344>)
 800607a:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800607e:	f7fa f867 	bl	8000150 <strcmp>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d103      	bne.n	8006090 <UART_HandleCommand+0xa8>
 8006088:	48a9      	ldr	r0, [pc, #676]	@ (8006330 <UART_HandleCommand+0x348>)
 800608a:	f7ff feab 	bl	8005de4 <ack>
 800608e:	e2b2      	b.n	80065f6 <UART_HandleCommand+0x60e>

    /* ---- MANUAL ---- */
    else if (!strcmp(cmd, "MANUAL")) {
 8006090:	49a8      	ldr	r1, [pc, #672]	@ (8006334 <UART_HandleCommand+0x34c>)
 8006092:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8006096:	f7fa f85b 	bl	8000150 <strcmp>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d128      	bne.n	80060f2 <UART_HandleCommand+0x10a>
        char *state = next_token(&ctx);
 80060a0:	f107 030c 	add.w	r3, r7, #12
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff feb3 	bl	8005e10 <next_token>
 80060aa:	6538      	str	r0, [r7, #80]	@ 0x50
        if (!state) { err("PARAM"); return; }
 80060ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d103      	bne.n	80060ba <UART_HandleCommand+0xd2>
 80060b2:	48a1      	ldr	r0, [pc, #644]	@ (8006338 <UART_HandleCommand+0x350>)
 80060b4:	f7ff fea1 	bl	8005dfa <err>
 80060b8:	e29d      	b.n	80065f6 <UART_HandleCommand+0x60e>
        if (!strcmp(state, "ON"))  ModelHandle_ToggleManual();
 80060ba:	49a0      	ldr	r1, [pc, #640]	@ (800633c <UART_HandleCommand+0x354>)
 80060bc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80060be:	f7fa f847 	bl	8000150 <strcmp>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d102      	bne.n	80060ce <UART_HandleCommand+0xe6>
 80060c8:	f7fc fdfa 	bl	8002cc0 <ModelHandle_ToggleManual>
 80060cc:	e00d      	b.n	80060ea <UART_HandleCommand+0x102>
        else if (!strcmp(state, "OFF")) ModelHandle_StopAllModesAndMotor();
 80060ce:	499c      	ldr	r1, [pc, #624]	@ (8006340 <UART_HandleCommand+0x358>)
 80060d0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80060d2:	f7fa f83d 	bl	8000150 <strcmp>
 80060d6:	4603      	mov	r3, r0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d102      	bne.n	80060e2 <UART_HandleCommand+0xfa>
 80060dc:	f7fc fe14 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
 80060e0:	e003      	b.n	80060ea <UART_HandleCommand+0x102>
        else { err("FORMAT"); return; }
 80060e2:	4898      	ldr	r0, [pc, #608]	@ (8006344 <UART_HandleCommand+0x35c>)
 80060e4:	f7ff fe89 	bl	8005dfa <err>
 80060e8:	e285      	b.n	80065f6 <UART_HandleCommand+0x60e>
        ack("MANUAL_OK");
 80060ea:	4897      	ldr	r0, [pc, #604]	@ (8006348 <UART_HandleCommand+0x360>)
 80060ec:	f7ff fe7a 	bl	8005de4 <ack>
 80060f0:	e276      	b.n	80065e0 <UART_HandleCommand+0x5f8>
    }

    /* ---- TWIST ---- */
    else if (!strcmp(cmd, "TWIST")) {
 80060f2:	4996      	ldr	r1, [pc, #600]	@ (800634c <UART_HandleCommand+0x364>)
 80060f4:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80060f8:	f7fa f82a 	bl	8000150 <strcmp>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d147      	bne.n	8006192 <UART_HandleCommand+0x1aa>
        char *sub = next_token(&ctx);
 8006102:	f107 030c 	add.w	r3, r7, #12
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff fe82 	bl	8005e10 <next_token>
 800610c:	65b8      	str	r0, [r7, #88]	@ 0x58
        if (sub && !strcmp(sub, "SET")) {
 800610e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006110:	2b00      	cmp	r3, #0
 8006112:	d02a      	beq.n	800616a <UART_HandleCommand+0x182>
 8006114:	498e      	ldr	r1, [pc, #568]	@ (8006350 <UART_HandleCommand+0x368>)
 8006116:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006118:	f7fa f81a 	bl	8000150 <strcmp>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d123      	bne.n	800616a <UART_HandleCommand+0x182>
            uint16_t on = atoi(next_token(&ctx));
 8006122:	f107 030c 	add.w	r3, r7, #12
 8006126:	4618      	mov	r0, r3
 8006128:	f7ff fe72 	bl	8005e10 <next_token>
 800612c:	4603      	mov	r3, r0
 800612e:	4618      	mov	r0, r3
 8006130:	f006 fa32 	bl	800c598 <atoi>
 8006134:	4603      	mov	r3, r0
 8006136:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            uint16_t off = atoi(next_token(&ctx));
 800613a:	f107 030c 	add.w	r3, r7, #12
 800613e:	4618      	mov	r0, r3
 8006140:	f7ff fe66 	bl	8005e10 <next_token>
 8006144:	4603      	mov	r3, r0
 8006146:	4618      	mov	r0, r3
 8006148:	f006 fa26 	bl	800c598 <atoi>
 800614c:	4603      	mov	r3, r0
 800614e:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
            ModelHandle_StartTwist(on, off);
 8006152:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006156:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800615a:	4611      	mov	r1, r2
 800615c:	4618      	mov	r0, r3
 800615e:	f7fc ffb7 	bl	80030d0 <ModelHandle_StartTwist>
            ack("TWIST_OK");
 8006162:	487c      	ldr	r0, [pc, #496]	@ (8006354 <UART_HandleCommand+0x36c>)
 8006164:	f7ff fe3e 	bl	8005de4 <ack>
        if (sub && !strcmp(sub, "SET")) {
 8006168:	e23a      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        } else if (sub && !strcmp(sub, "STOP")) {
 800616a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00c      	beq.n	800618a <UART_HandleCommand+0x1a2>
 8006170:	4979      	ldr	r1, [pc, #484]	@ (8006358 <UART_HandleCommand+0x370>)
 8006172:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006174:	f7f9 ffec 	bl	8000150 <strcmp>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d105      	bne.n	800618a <UART_HandleCommand+0x1a2>
            ModelHandle_StopTwist();
 800617e:	f7fc ffe1 	bl	8003144 <ModelHandle_StopTwist>
            ack("TWIST_STOP");
 8006182:	4876      	ldr	r0, [pc, #472]	@ (800635c <UART_HandleCommand+0x374>)
 8006184:	f7ff fe2e 	bl	8005de4 <ack>
        } else if (sub && !strcmp(sub, "STOP")) {
 8006188:	e22a      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        } else err("FORMAT");
 800618a:	486e      	ldr	r0, [pc, #440]	@ (8006344 <UART_HandleCommand+0x35c>)
 800618c:	f7ff fe35 	bl	8005dfa <err>
 8006190:	e226      	b.n	80065e0 <UART_HandleCommand+0x5f8>
    }

    /* ---- SEARCH ---- */
    else if (!strcmp(cmd, "SEARCH")) {
 8006192:	4973      	ldr	r1, [pc, #460]	@ (8006360 <UART_HandleCommand+0x378>)
 8006194:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8006198:	f7f9 ffda 	bl	8000150 <strcmp>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d147      	bne.n	8006232 <UART_HandleCommand+0x24a>
        char *sub = next_token(&ctx);
 80061a2:	f107 030c 	add.w	r3, r7, #12
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7ff fe32 	bl	8005e10 <next_token>
 80061ac:	6638      	str	r0, [r7, #96]	@ 0x60
        if (sub && !strcmp(sub, "SET")) {
 80061ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d02a      	beq.n	800620a <UART_HandleCommand+0x222>
 80061b4:	4966      	ldr	r1, [pc, #408]	@ (8006350 <UART_HandleCommand+0x368>)
 80061b6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80061b8:	f7f9 ffca 	bl	8000150 <strcmp>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d123      	bne.n	800620a <UART_HandleCommand+0x222>
            uint16_t gap = atoi(next_token(&ctx));
 80061c2:	f107 030c 	add.w	r3, r7, #12
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff fe22 	bl	8005e10 <next_token>
 80061cc:	4603      	mov	r3, r0
 80061ce:	4618      	mov	r0, r3
 80061d0:	f006 f9e2 	bl	800c598 <atoi>
 80061d4:	4603      	mov	r3, r0
 80061d6:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
            uint16_t probe = atoi(next_token(&ctx));
 80061da:	f107 030c 	add.w	r3, r7, #12
 80061de:	4618      	mov	r0, r3
 80061e0:	f7ff fe16 	bl	8005e10 <next_token>
 80061e4:	4603      	mov	r3, r0
 80061e6:	4618      	mov	r0, r3
 80061e8:	f006 f9d6 	bl	800c598 <atoi>
 80061ec:	4603      	mov	r3, r0
 80061ee:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
            ModelHandle_StartSearch(gap, probe);
 80061f2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80061f6:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 80061fa:	4611      	mov	r1, r2
 80061fc:	4618      	mov	r0, r3
 80061fe:	f7fd f833 	bl	8003268 <ModelHandle_StartSearch>
            ack("SEARCH_OK");
 8006202:	4858      	ldr	r0, [pc, #352]	@ (8006364 <UART_HandleCommand+0x37c>)
 8006204:	f7ff fdee 	bl	8005de4 <ack>
        if (sub && !strcmp(sub, "SET")) {
 8006208:	e1ea      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        } else if (sub && !strcmp(sub, "STOP")) {
 800620a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00c      	beq.n	800622a <UART_HandleCommand+0x242>
 8006210:	4951      	ldr	r1, [pc, #324]	@ (8006358 <UART_HandleCommand+0x370>)
 8006212:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8006214:	f7f9 ff9c 	bl	8000150 <strcmp>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d105      	bne.n	800622a <UART_HandleCommand+0x242>
            ModelHandle_StopSearch();
 800621e:	f7fd f85f 	bl	80032e0 <ModelHandle_StopSearch>
            ack("SEARCH_STOP");
 8006222:	4851      	ldr	r0, [pc, #324]	@ (8006368 <UART_HandleCommand+0x380>)
 8006224:	f7ff fdde 	bl	8005de4 <ack>
        } else if (sub && !strcmp(sub, "STOP")) {
 8006228:	e1da      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        } else err("FORMAT");
 800622a:	4846      	ldr	r0, [pc, #280]	@ (8006344 <UART_HandleCommand+0x35c>)
 800622c:	f7ff fde5 	bl	8005dfa <err>
 8006230:	e1d6      	b.n	80065e0 <UART_HandleCommand+0x5f8>
    }

    /* ---- TIMER (multi-slot support) ---- */
    else if (!strcmp(cmd, "TIMER")) {
 8006232:	494e      	ldr	r1, [pc, #312]	@ (800636c <UART_HandleCommand+0x384>)
 8006234:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8006238:	f7f9 ff8a 	bl	8000150 <strcmp>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	f040 8126 	bne.w	8006490 <UART_HandleCommand+0x4a8>
        char *sub = next_token(&ctx);
 8006244:	f107 030c 	add.w	r3, r7, #12
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff fde1 	bl	8005e10 <next_token>
 800624e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
        if (sub && !strcmp(sub, "SET")) {
 8006252:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006256:	2b00      	cmp	r3, #0
 8006258:	f000 80ee 	beq.w	8006438 <UART_HandleCommand+0x450>
 800625c:	493c      	ldr	r1, [pc, #240]	@ (8006350 <UART_HandleCommand+0x368>)
 800625e:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8006262:	f7f9 ff75 	bl	8000150 <strcmp>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	f040 80e5 	bne.w	8006438 <UART_HandleCommand+0x450>
            uint8_t slotIndex = 0;
 800626e:	2300      	movs	r3, #0
 8006270:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
            bool ok = true;
 8006274:	2301      	movs	r3, #1
 8006276:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6

            // Loop through multiple timer packets in the input buffer
            while (slotIndex < 5) {
 800627a:	e0b7      	b.n	80063ec <UART_HandleCommand+0x404>
                char *h1s = next_token(&ctx);
 800627c:	f107 030c 	add.w	r3, r7, #12
 8006280:	4618      	mov	r0, r3
 8006282:	f7ff fdc5 	bl	8005e10 <next_token>
 8006286:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
                char *m1s = next_token(&ctx);
 800628a:	f107 030c 	add.w	r3, r7, #12
 800628e:	4618      	mov	r0, r3
 8006290:	f7ff fdbe 	bl	8005e10 <next_token>
 8006294:	67f8      	str	r0, [r7, #124]	@ 0x7c
                char *h2s = next_token(&ctx);
 8006296:	f107 030c 	add.w	r3, r7, #12
 800629a:	4618      	mov	r0, r3
 800629c:	f7ff fdb8 	bl	8005e10 <next_token>
 80062a0:	67b8      	str	r0, [r7, #120]	@ 0x78
                char *m2s = next_token(&ctx);
 80062a2:	f107 030c 	add.w	r3, r7, #12
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7ff fdb2 	bl	8005e10 <next_token>
 80062ac:	6778      	str	r0, [r7, #116]	@ 0x74

                if (!h1s || !m1s || !h2s || !m2s)
 80062ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f000 80ae 	beq.w	8006414 <UART_HandleCommand+0x42c>
 80062b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 80aa 	beq.w	8006414 <UART_HandleCommand+0x42c>
 80062c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 80a6 	beq.w	8006414 <UART_HandleCommand+0x42c>
 80062c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 80a2 	beq.w	8006414 <UART_HandleCommand+0x42c>
                    break; // no more slots

                int h1 = atoi(h1s);
 80062d0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80062d4:	f006 f960 	bl	800c598 <atoi>
 80062d8:	6738      	str	r0, [r7, #112]	@ 0x70
                int m1 = atoi(m1s);
 80062da:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80062dc:	f006 f95c 	bl	800c598 <atoi>
 80062e0:	66f8      	str	r0, [r7, #108]	@ 0x6c
                int h2 = atoi(h2s);
 80062e2:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80062e4:	f006 f958 	bl	800c598 <atoi>
 80062e8:	66b8      	str	r0, [r7, #104]	@ 0x68
                int m2 = atoi(m2s);
 80062ea:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 80062ec:	f006 f954 	bl	800c598 <atoi>
 80062f0:	6678      	str	r0, [r7, #100]	@ 0x64

                if (h1 < 0 || h1 > 23 || h2 < 0 || h2 > 23 ||
 80062f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	db14      	blt.n	8006322 <UART_HandleCommand+0x33a>
 80062f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062fa:	2b17      	cmp	r3, #23
 80062fc:	dc11      	bgt.n	8006322 <UART_HandleCommand+0x33a>
 80062fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006300:	2b00      	cmp	r3, #0
 8006302:	db0e      	blt.n	8006322 <UART_HandleCommand+0x33a>
 8006304:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006306:	2b17      	cmp	r3, #23
 8006308:	dc0b      	bgt.n	8006322 <UART_HandleCommand+0x33a>
 800630a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800630c:	2b00      	cmp	r3, #0
 800630e:	db08      	blt.n	8006322 <UART_HandleCommand+0x33a>
                    m1 < 0 || m1 > 59 || m2 < 0 || m2 > 59)
 8006310:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006312:	2b3b      	cmp	r3, #59	@ 0x3b
 8006314:	dc05      	bgt.n	8006322 <UART_HandleCommand+0x33a>
 8006316:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006318:	2b00      	cmp	r3, #0
 800631a:	db02      	blt.n	8006322 <UART_HandleCommand+0x33a>
 800631c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800631e:	2b3b      	cmp	r3, #59	@ 0x3b
 8006320:	dd26      	ble.n	8006370 <UART_HandleCommand+0x388>
                {
                    ok = false;
 8006322:	2300      	movs	r3, #0
 8006324:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
                    break;
 8006328:	e065      	b.n	80063f6 <UART_HandleCommand+0x40e>
 800632a:	bf00      	nop
 800632c:	0800fad0 	.word	0x0800fad0
 8006330:	0800fad8 	.word	0x0800fad8
 8006334:	0800fa6c 	.word	0x0800fa6c
 8006338:	0800fae0 	.word	0x0800fae0
 800633c:	0800faa4 	.word	0x0800faa4
 8006340:	0800faa8 	.word	0x0800faa8
 8006344:	0800fae8 	.word	0x0800fae8
 8006348:	0800faf0 	.word	0x0800faf0
 800634c:	0800fa9c 	.word	0x0800fa9c
 8006350:	0800fafc 	.word	0x0800fafc
 8006354:	0800fb00 	.word	0x0800fb00
 8006358:	0800fb0c 	.word	0x0800fb0c
 800635c:	0800fb14 	.word	0x0800fb14
 8006360:	0800fa88 	.word	0x0800fa88
 8006364:	0800fb20 	.word	0x0800fb20
 8006368:	0800fb2c 	.word	0x0800fb2c
 800636c:	0800fa80 	.word	0x0800fa80
                }

                timerSlots[slotIndex].enabled = true;
 8006370:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006374:	49a1      	ldr	r1, [pc, #644]	@ (80065fc <UART_HandleCommand+0x614>)
 8006376:	4613      	mov	r3, r2
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	440b      	add	r3, r1
 800637e:	2201      	movs	r2, #1
 8006380:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onHour  = h1;
 8006382:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006386:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006388:	b2d8      	uxtb	r0, r3
 800638a:	499c      	ldr	r1, [pc, #624]	@ (80065fc <UART_HandleCommand+0x614>)
 800638c:	4613      	mov	r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	4413      	add	r3, r2
 8006392:	440b      	add	r3, r1
 8006394:	3301      	adds	r3, #1
 8006396:	4602      	mov	r2, r0
 8006398:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onMinute = m1;
 800639a:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800639e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80063a0:	b2d8      	uxtb	r0, r3
 80063a2:	4996      	ldr	r1, [pc, #600]	@ (80065fc <UART_HandleCommand+0x614>)
 80063a4:	4613      	mov	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	4413      	add	r3, r2
 80063aa:	440b      	add	r3, r1
 80063ac:	3302      	adds	r3, #2
 80063ae:	4602      	mov	r2, r0
 80063b0:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offHour  = h2;
 80063b2:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80063b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063b8:	b2d8      	uxtb	r0, r3
 80063ba:	4990      	ldr	r1, [pc, #576]	@ (80065fc <UART_HandleCommand+0x614>)
 80063bc:	4613      	mov	r3, r2
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	4413      	add	r3, r2
 80063c2:	440b      	add	r3, r1
 80063c4:	3303      	adds	r3, #3
 80063c6:	4602      	mov	r2, r0
 80063c8:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offMinute = m2;
 80063ca:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80063ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063d0:	b2d8      	uxtb	r0, r3
 80063d2:	498a      	ldr	r1, [pc, #552]	@ (80065fc <UART_HandleCommand+0x614>)
 80063d4:	4613      	mov	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	4413      	add	r3, r2
 80063da:	440b      	add	r3, r1
 80063dc:	3304      	adds	r3, #4
 80063de:	4602      	mov	r2, r0
 80063e0:	701a      	strb	r2, [r3, #0]
                slotIndex++;
 80063e2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80063e6:	3301      	adds	r3, #1
 80063e8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
            while (slotIndex < 5) {
 80063ec:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80063f0:	2b04      	cmp	r3, #4
 80063f2:	f67f af43 	bls.w	800627c <UART_HandleCommand+0x294>
            }

            // Disable remaining slots
            for (; slotIndex < 5; slotIndex++) {
 80063f6:	e00d      	b.n	8006414 <UART_HandleCommand+0x42c>
                timerSlots[slotIndex].enabled = false;
 80063f8:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 80063fc:	497f      	ldr	r1, [pc, #508]	@ (80065fc <UART_HandleCommand+0x614>)
 80063fe:	4613      	mov	r3, r2
 8006400:	009b      	lsls	r3, r3, #2
 8006402:	4413      	add	r3, r2
 8006404:	440b      	add	r3, r1
 8006406:	2200      	movs	r2, #0
 8006408:	701a      	strb	r2, [r3, #0]
            for (; slotIndex < 5; slotIndex++) {
 800640a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800640e:	3301      	adds	r3, #1
 8006410:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 8006414:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006418:	2b04      	cmp	r3, #4
 800641a:	d9ed      	bls.n	80063f8 <UART_HandleCommand+0x410>
            }

            if (ok){
 800641c:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8006420:	2b00      	cmp	r3, #0
 8006422:	d005      	beq.n	8006430 <UART_HandleCommand+0x448>
            	ack("TIMER_OK");
 8006424:	4876      	ldr	r0, [pc, #472]	@ (8006600 <UART_HandleCommand+0x618>)
 8006426:	f7ff fcdd 	bl	8005de4 <ack>
            	ModelHandle_StartTimer();
 800642a:	f7fd f887 	bl	800353c <ModelHandle_StartTimer>
        if (sub && !strcmp(sub, "SET")) {
 800642e:	e0d7      	b.n	80065e0 <UART_HandleCommand+0x5f8>
            }


            else
                err("TIMER_FORMAT");
 8006430:	4874      	ldr	r0, [pc, #464]	@ (8006604 <UART_HandleCommand+0x61c>)
 8006432:	f7ff fce2 	bl	8005dfa <err>
        if (sub && !strcmp(sub, "SET")) {
 8006436:	e0d3      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        }

        else if (sub && !strcmp(sub, "STOP")) {
 8006438:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800643c:	2b00      	cmp	r3, #0
 800643e:	d023      	beq.n	8006488 <UART_HandleCommand+0x4a0>
 8006440:	4971      	ldr	r1, [pc, #452]	@ (8006608 <UART_HandleCommand+0x620>)
 8006442:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8006446:	f7f9 fe83 	bl	8000150 <strcmp>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d11b      	bne.n	8006488 <UART_HandleCommand+0x4a0>
            for (int i=0; i<5; i++)
 8006450:	2300      	movs	r3, #0
 8006452:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006456:	e00d      	b.n	8006474 <UART_HandleCommand+0x48c>
                timerSlots[i].enabled = false;
 8006458:	4968      	ldr	r1, [pc, #416]	@ (80065fc <UART_HandleCommand+0x614>)
 800645a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800645e:	4613      	mov	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4413      	add	r3, r2
 8006464:	440b      	add	r3, r1
 8006466:	2200      	movs	r2, #0
 8006468:	701a      	strb	r2, [r3, #0]
            for (int i=0; i<5; i++)
 800646a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800646e:	3301      	adds	r3, #1
 8006470:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006474:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006478:	2b04      	cmp	r3, #4
 800647a:	dded      	ble.n	8006458 <UART_HandleCommand+0x470>
            ModelHandle_StopAllModesAndMotor();
 800647c:	f7fc fc44 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
            ack("TIMER_STOP");
 8006480:	4862      	ldr	r0, [pc, #392]	@ (800660c <UART_HandleCommand+0x624>)
 8006482:	f7ff fcaf 	bl	8005de4 <ack>
        else if (sub && !strcmp(sub, "STOP")) {
 8006486:	e0ab      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        }

        else err("FORMAT");
 8006488:	4861      	ldr	r0, [pc, #388]	@ (8006610 <UART_HandleCommand+0x628>)
 800648a:	f7ff fcb6 	bl	8005dfa <err>
 800648e:	e0a7      	b.n	80065e0 <UART_HandleCommand+0x5f8>
    }


    /* ---- SEMIAUTO ---- */
    else if (!strcmp(cmd, "SEMIAUTO")) {
 8006490:	4960      	ldr	r1, [pc, #384]	@ (8006614 <UART_HandleCommand+0x62c>)
 8006492:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8006496:	f7f9 fe5b 	bl	8000150 <strcmp>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d131      	bne.n	8006504 <UART_HandleCommand+0x51c>
        char *sub = next_token(&ctx);
 80064a0:	f107 030c 	add.w	r3, r7, #12
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7ff fcb3 	bl	8005e10 <next_token>
 80064aa:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        if (sub && !strcmp(sub, "ON")) {
 80064ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00d      	beq.n	80064d2 <UART_HandleCommand+0x4ea>
 80064b6:	4958      	ldr	r1, [pc, #352]	@ (8006618 <UART_HandleCommand+0x630>)
 80064b8:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80064bc:	f7f9 fe48 	bl	8000150 <strcmp>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d105      	bne.n	80064d2 <UART_HandleCommand+0x4ea>
            ModelHandle_StartSemiAuto();
 80064c6:	f7fd f87f 	bl	80035c8 <ModelHandle_StartSemiAuto>
            ack("SEMIAUTO_ON");
 80064ca:	4854      	ldr	r0, [pc, #336]	@ (800661c <UART_HandleCommand+0x634>)
 80064cc:	f7ff fc8a 	bl	8005de4 <ack>
 80064d0:	e014      	b.n	80064fc <UART_HandleCommand+0x514>
        }
        else if (sub && !strcmp(sub, "OFF")) {
 80064d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d00d      	beq.n	80064f6 <UART_HandleCommand+0x50e>
 80064da:	4951      	ldr	r1, [pc, #324]	@ (8006620 <UART_HandleCommand+0x638>)
 80064dc:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80064e0:	f7f9 fe36 	bl	8000150 <strcmp>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d105      	bne.n	80064f6 <UART_HandleCommand+0x50e>
            ModelHandle_StopAllModesAndMotor();
 80064ea:	f7fc fc0d 	bl	8002d08 <ModelHandle_StopAllModesAndMotor>
            ack("SEMIAUTO_OFF");
 80064ee:	484d      	ldr	r0, [pc, #308]	@ (8006624 <UART_HandleCommand+0x63c>)
 80064f0:	f7ff fc78 	bl	8005de4 <ack>
        else if (sub && !strcmp(sub, "OFF")) {
 80064f4:	e002      	b.n	80064fc <UART_HandleCommand+0x514>
        }
        else err("FORMAT");
 80064f6:	4846      	ldr	r0, [pc, #280]	@ (8006610 <UART_HandleCommand+0x628>)
 80064f8:	f7ff fc7f 	bl	8005dfa <err>
        g_screenUpdatePending = true;
 80064fc:	4b4a      	ldr	r3, [pc, #296]	@ (8006628 <UART_HandleCommand+0x640>)
 80064fe:	2201      	movs	r2, #1
 8006500:	701a      	strb	r2, [r3, #0]
        return;
 8006502:	e078      	b.n	80065f6 <UART_HandleCommand+0x60e>
    }

    /* ---- COUNTDOWN ---- */
    else if (!strcmp(cmd, "COUNTDOWN")) {
 8006504:	4949      	ldr	r1, [pc, #292]	@ (800662c <UART_HandleCommand+0x644>)
 8006506:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800650a:	f7f9 fe21 	bl	8000150 <strcmp>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d149      	bne.n	80065a8 <UART_HandleCommand+0x5c0>
        char *sub = next_token(&ctx);
 8006514:	f107 030c 	add.w	r3, r7, #12
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff fc79 	bl	8005e10 <next_token>
 800651e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
        if (sub && !strcmp(sub, "ON")) {
 8006522:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d028      	beq.n	800657c <UART_HandleCommand+0x594>
 800652a:	493b      	ldr	r1, [pc, #236]	@ (8006618 <UART_HandleCommand+0x630>)
 800652c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006530:	f7f9 fe0e 	bl	8000150 <strcmp>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d120      	bne.n	800657c <UART_HandleCommand+0x594>
            uint16_t min = atoi(next_token(&ctx));
 800653a:	f107 030c 	add.w	r3, r7, #12
 800653e:	4618      	mov	r0, r3
 8006540:	f7ff fc66 	bl	8005e10 <next_token>
 8006544:	4603      	mov	r3, r0
 8006546:	4618      	mov	r0, r3
 8006548:	f006 f826 	bl	800c598 <atoi>
 800654c:	4603      	mov	r3, r0
 800654e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
            if (!min) min = 1;
 8006552:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006556:	2b00      	cmp	r3, #0
 8006558:	d102      	bne.n	8006560 <UART_HandleCommand+0x578>
 800655a:	2301      	movs	r3, #1
 800655c:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
            ModelHandle_StartCountdown(min * 60, 1);
 8006560:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8006564:	4613      	mov	r3, r2
 8006566:	011b      	lsls	r3, r3, #4
 8006568:	1a9b      	subs	r3, r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	2101      	movs	r1, #1
 800656e:	4618      	mov	r0, r3
 8006570:	f7fc fd36 	bl	8002fe0 <ModelHandle_StartCountdown>
            ack("COUNTDOWN_ON");
 8006574:	482e      	ldr	r0, [pc, #184]	@ (8006630 <UART_HandleCommand+0x648>)
 8006576:	f7ff fc35 	bl	8005de4 <ack>
        if (sub && !strcmp(sub, "ON")) {
 800657a:	e031      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        } else if (sub && !strcmp(sub, "OFF")) {
 800657c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00d      	beq.n	80065a0 <UART_HandleCommand+0x5b8>
 8006584:	4926      	ldr	r1, [pc, #152]	@ (8006620 <UART_HandleCommand+0x638>)
 8006586:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800658a:	f7f9 fde1 	bl	8000150 <strcmp>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d105      	bne.n	80065a0 <UART_HandleCommand+0x5b8>
            ModelHandle_StopCountdown();
 8006594:	f7fc fd04 	bl	8002fa0 <ModelHandle_StopCountdown>
            ack("COUNTDOWN_OFF");
 8006598:	4826      	ldr	r0, [pc, #152]	@ (8006634 <UART_HandleCommand+0x64c>)
 800659a:	f7ff fc23 	bl	8005de4 <ack>
        } else if (sub && !strcmp(sub, "OFF")) {
 800659e:	e01f      	b.n	80065e0 <UART_HandleCommand+0x5f8>
        } else err("FORMAT");
 80065a0:	481b      	ldr	r0, [pc, #108]	@ (8006610 <UART_HandleCommand+0x628>)
 80065a2:	f7ff fc2a 	bl	8005dfa <err>
 80065a6:	e01b      	b.n	80065e0 <UART_HandleCommand+0x5f8>
    }

    /* ---- STATUS ---- */
    else if (!strcmp(cmd, "STATUS")) {
 80065a8:	4923      	ldr	r1, [pc, #140]	@ (8006638 <UART_HandleCommand+0x650>)
 80065aa:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80065ae:	f7f9 fdcf 	bl	8000150 <strcmp>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d11b      	bne.n	80065f0 <UART_HandleCommand+0x608>
        static uint32_t lastReply = 0;
        uint32_t now = HAL_GetTick();
 80065b8:	f000 f8c0 	bl	800673c <HAL_GetTick>
 80065bc:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
        if (now - lastReply >= 5000) {   // reply only once every 5 s
 80065c0:	4b1e      	ldr	r3, [pc, #120]	@ (800663c <UART_HandleCommand+0x654>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	f241 3287 	movw	r2, #4999	@ 0x1387
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d910      	bls.n	80065f4 <UART_HandleCommand+0x60c>
            UART_SendStatusPacket();
 80065d2:	f7ff fc41 	bl	8005e58 <UART_SendStatusPacket>
            lastReply = now;
 80065d6:	4a19      	ldr	r2, [pc, #100]	@ (800663c <UART_HandleCommand+0x654>)
 80065d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80065dc:	6013      	str	r3, [r2, #0]
        }
        return;
 80065de:	e009      	b.n	80065f4 <UART_HandleCommand+0x60c>
    else {
//        err("UNKNOWN");
        return;
    }

    g_screenUpdatePending = true;
 80065e0:	4b11      	ldr	r3, [pc, #68]	@ (8006628 <UART_HandleCommand+0x640>)
 80065e2:	2201      	movs	r2, #1
 80065e4:	701a      	strb	r2, [r3, #0]
 80065e6:	e006      	b.n	80065f6 <UART_HandleCommand+0x60e>
    if (!pkt || !*pkt) return;
 80065e8:	bf00      	nop
 80065ea:	e004      	b.n	80065f6 <UART_HandleCommand+0x60e>
    if (!cmd) return;
 80065ec:	bf00      	nop
 80065ee:	e002      	b.n	80065f6 <UART_HandleCommand+0x60e>
        return;
 80065f0:	bf00      	nop
 80065f2:	e000      	b.n	80065f6 <UART_HandleCommand+0x60e>
        return;
 80065f4:	bf00      	nop
}
 80065f6:	37ac      	adds	r7, #172	@ 0xac
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd90      	pop	{r4, r7, pc}
 80065fc:	20000544 	.word	0x20000544
 8006600:	0800fb38 	.word	0x0800fb38
 8006604:	0800fb44 	.word	0x0800fb44
 8006608:	0800fb0c 	.word	0x0800fb0c
 800660c:	0800fb54 	.word	0x0800fb54
 8006610:	0800fae8 	.word	0x0800fae8
 8006614:	0800fa74 	.word	0x0800fa74
 8006618:	0800faa4 	.word	0x0800faa4
 800661c:	0800fb60 	.word	0x0800fb60
 8006620:	0800faa8 	.word	0x0800faa8
 8006624:	0800fb6c 	.word	0x0800fb6c
 8006628:	200004f4 	.word	0x200004f4
 800662c:	0800fa90 	.word	0x0800fa90
 8006630:	0800fb7c 	.word	0x0800fb7c
 8006634:	0800fb8c 	.word	0x0800fb8c
 8006638:	0800fb9c 	.word	0x0800fb9c
 800663c:	20000690 	.word	0x20000690

08006640 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006640:	f7ff fac0 	bl	8005bc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006644:	480b      	ldr	r0, [pc, #44]	@ (8006674 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8006646:	490c      	ldr	r1, [pc, #48]	@ (8006678 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006648:	4a0c      	ldr	r2, [pc, #48]	@ (800667c <LoopFillZerobss+0x16>)
  movs r3, #0
 800664a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800664c:	e002      	b.n	8006654 <LoopCopyDataInit>

0800664e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800664e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006652:	3304      	adds	r3, #4

08006654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006658:	d3f9      	bcc.n	800664e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800665a:	4a09      	ldr	r2, [pc, #36]	@ (8006680 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800665c:	4c09      	ldr	r4, [pc, #36]	@ (8006684 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800665e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006660:	e001      	b.n	8006666 <LoopFillZerobss>

08006662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006664:	3204      	adds	r2, #4

08006666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006668:	d3fb      	bcc.n	8006662 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800666a:	f006 ff5d 	bl	800d528 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800666e:	f7fb fe7d 	bl	800236c <main>
  bx lr
 8006672:	4770      	bx	lr
  ldr r0, =_sdata
 8006674:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006678:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 800667c:	0800ffe0 	.word	0x0800ffe0
  ldr r2, =_sbss
 8006680:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8006684:	200007e4 	.word	0x200007e4

08006688 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006688:	e7fe      	b.n	8006688 <CAN1_RX1_IRQHandler>
	...

0800668c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006690:	4b08      	ldr	r3, [pc, #32]	@ (80066b4 <HAL_Init+0x28>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a07      	ldr	r2, [pc, #28]	@ (80066b4 <HAL_Init+0x28>)
 8006696:	f043 0310 	orr.w	r3, r3, #16
 800669a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800669c:	2003      	movs	r0, #3
 800669e:	f000 ff1f 	bl	80074e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80066a2:	2000      	movs	r0, #0
 80066a4:	f000 f808 	bl	80066b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80066a8:	f7fe ff72 	bl	8005590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	bd80      	pop	{r7, pc}
 80066b2:	bf00      	nop
 80066b4:	40022000 	.word	0x40022000

080066b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80066c0:	4b12      	ldr	r3, [pc, #72]	@ (800670c <HAL_InitTick+0x54>)
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	4b12      	ldr	r3, [pc, #72]	@ (8006710 <HAL_InitTick+0x58>)
 80066c6:	781b      	ldrb	r3, [r3, #0]
 80066c8:	4619      	mov	r1, r3
 80066ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80066ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80066d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80066d6:	4618      	mov	r0, r3
 80066d8:	f000 ff37 	bl	800754a <HAL_SYSTICK_Config>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d001      	beq.n	80066e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e00e      	b.n	8006704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b0f      	cmp	r3, #15
 80066ea:	d80a      	bhi.n	8006702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80066ec:	2200      	movs	r2, #0
 80066ee:	6879      	ldr	r1, [r7, #4]
 80066f0:	f04f 30ff 	mov.w	r0, #4294967295
 80066f4:	f000 feff 	bl	80074f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80066f8:	4a06      	ldr	r2, [pc, #24]	@ (8006714 <HAL_InitTick+0x5c>)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80066fe:	2300      	movs	r3, #0
 8006700:	e000      	b.n	8006704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
}
 8006704:	4618      	mov	r0, r3
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	20000030 	.word	0x20000030
 8006710:	20000048 	.word	0x20000048
 8006714:	20000044 	.word	0x20000044

08006718 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006718:	b480      	push	{r7}
 800671a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800671c:	4b05      	ldr	r3, [pc, #20]	@ (8006734 <HAL_IncTick+0x1c>)
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	461a      	mov	r2, r3
 8006722:	4b05      	ldr	r3, [pc, #20]	@ (8006738 <HAL_IncTick+0x20>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4413      	add	r3, r2
 8006728:	4a03      	ldr	r2, [pc, #12]	@ (8006738 <HAL_IncTick+0x20>)
 800672a:	6013      	str	r3, [r2, #0]
}
 800672c:	bf00      	nop
 800672e:	46bd      	mov	sp, r7
 8006730:	bc80      	pop	{r7}
 8006732:	4770      	bx	lr
 8006734:	20000048 	.word	0x20000048
 8006738:	20000694 	.word	0x20000694

0800673c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800673c:	b480      	push	{r7}
 800673e:	af00      	add	r7, sp, #0
  return uwTick;
 8006740:	4b02      	ldr	r3, [pc, #8]	@ (800674c <HAL_GetTick+0x10>)
 8006742:	681b      	ldr	r3, [r3, #0]
}
 8006744:	4618      	mov	r0, r3
 8006746:	46bd      	mov	sp, r7
 8006748:	bc80      	pop	{r7}
 800674a:	4770      	bx	lr
 800674c:	20000694 	.word	0x20000694

08006750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b084      	sub	sp, #16
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006758:	f7ff fff0 	bl	800673c <HAL_GetTick>
 800675c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006768:	d005      	beq.n	8006776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800676a:	4b0a      	ldr	r3, [pc, #40]	@ (8006794 <HAL_Delay+0x44>)
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	461a      	mov	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4413      	add	r3, r2
 8006774:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006776:	bf00      	nop
 8006778:	f7ff ffe0 	bl	800673c <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	429a      	cmp	r2, r3
 8006786:	d8f7      	bhi.n	8006778 <HAL_Delay+0x28>
  {
  }
}
 8006788:	bf00      	nop
 800678a:	bf00      	nop
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	20000048 	.word	0x20000048

08006798 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80067a8:	2300      	movs	r3, #0
 80067aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80067ac:	2300      	movs	r3, #0
 80067ae:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d101      	bne.n	80067ba <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	e0be      	b.n	8006938 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d109      	bne.n	80067dc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7fe ff0c 	bl	80055f4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f000 fcb9 	bl	8007154 <ADC_ConversionStop_Disable>
 80067e2:	4603      	mov	r3, r0
 80067e4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ea:	f003 0310 	and.w	r3, r3, #16
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f040 8099 	bne.w	8006926 <HAL_ADC_Init+0x18e>
 80067f4:	7dfb      	ldrb	r3, [r7, #23]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	f040 8095 	bne.w	8006926 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006800:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006804:	f023 0302 	bic.w	r3, r3, #2
 8006808:	f043 0202 	orr.w	r2, r3, #2
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006818:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	7b1b      	ldrb	r3, [r3, #12]
 800681e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006820:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006822:	68ba      	ldr	r2, [r7, #8]
 8006824:	4313      	orrs	r3, r2
 8006826:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006830:	d003      	beq.n	800683a <HAL_ADC_Init+0xa2>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d102      	bne.n	8006840 <HAL_ADC_Init+0xa8>
 800683a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800683e:	e000      	b.n	8006842 <HAL_ADC_Init+0xaa>
 8006840:	2300      	movs	r3, #0
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	4313      	orrs	r3, r2
 8006846:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	7d1b      	ldrb	r3, [r3, #20]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d119      	bne.n	8006884 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	7b1b      	ldrb	r3, [r3, #12]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d109      	bne.n	800686c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	3b01      	subs	r3, #1
 800685e:	035a      	lsls	r2, r3, #13
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	4313      	orrs	r3, r2
 8006864:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006868:	613b      	str	r3, [r7, #16]
 800686a:	e00b      	b.n	8006884 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006870:	f043 0220 	orr.w	r2, r3, #32
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	f043 0201 	orr.w	r2, r3, #1
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	430a      	orrs	r2, r1
 8006896:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689a      	ldr	r2, [r3, #8]
 800689e:	4b28      	ldr	r3, [pc, #160]	@ (8006940 <HAL_ADC_Init+0x1a8>)
 80068a0:	4013      	ands	r3, r2
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	6812      	ldr	r2, [r2, #0]
 80068a6:	68b9      	ldr	r1, [r7, #8]
 80068a8:	430b      	orrs	r3, r1
 80068aa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068b4:	d003      	beq.n	80068be <HAL_ADC_Init+0x126>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d104      	bne.n	80068c8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	3b01      	subs	r3, #1
 80068c4:	051b      	lsls	r3, r3, #20
 80068c6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ce:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	430a      	orrs	r2, r1
 80068da:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	4b18      	ldr	r3, [pc, #96]	@ (8006944 <HAL_ADC_Init+0x1ac>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d10b      	bne.n	8006904 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f6:	f023 0303 	bic.w	r3, r3, #3
 80068fa:	f043 0201 	orr.w	r2, r3, #1
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006902:	e018      	b.n	8006936 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006908:	f023 0312 	bic.w	r3, r3, #18
 800690c:	f043 0210 	orr.w	r2, r3, #16
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006918:	f043 0201 	orr.w	r2, r3, #1
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006920:	2301      	movs	r3, #1
 8006922:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006924:	e007      	b.n	8006936 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692a:	f043 0210 	orr.w	r2, r3, #16
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006936:	7dfb      	ldrb	r3, [r7, #23]
}
 8006938:	4618      	mov	r0, r3
 800693a:	3718      	adds	r7, #24
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}
 8006940:	ffe1f7fd 	.word	0xffe1f7fd
 8006944:	ff1f0efe 	.word	0xff1f0efe

08006948 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006950:	2300      	movs	r3, #0
 8006952:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800695a:	2b01      	cmp	r3, #1
 800695c:	d101      	bne.n	8006962 <HAL_ADC_Start+0x1a>
 800695e:	2302      	movs	r3, #2
 8006960:	e098      	b.n	8006a94 <HAL_ADC_Start+0x14c>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 fb98 	bl	80070a0 <ADC_Enable>
 8006970:	4603      	mov	r3, r0
 8006972:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	2b00      	cmp	r3, #0
 8006978:	f040 8087 	bne.w	8006a8a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006984:	f023 0301 	bic.w	r3, r3, #1
 8006988:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a41      	ldr	r2, [pc, #260]	@ (8006a9c <HAL_ADC_Start+0x154>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d105      	bne.n	80069a6 <HAL_ADC_Start+0x5e>
 800699a:	4b41      	ldr	r3, [pc, #260]	@ (8006aa0 <HAL_ADC_Start+0x158>)
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d115      	bne.n	80069d2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069aa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d026      	beq.n	8006a0e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80069c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80069d0:	e01d      	b.n	8006a0e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a2f      	ldr	r2, [pc, #188]	@ (8006aa0 <HAL_ADC_Start+0x158>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d004      	beq.n	80069f2 <HAL_ADC_Start+0xaa>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a2b      	ldr	r2, [pc, #172]	@ (8006a9c <HAL_ADC_Start+0x154>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d10d      	bne.n	8006a0e <HAL_ADC_Start+0xc6>
 80069f2:	4b2b      	ldr	r3, [pc, #172]	@ (8006aa0 <HAL_ADC_Start+0x158>)
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d007      	beq.n	8006a0e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a02:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006a06:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d006      	beq.n	8006a28 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1e:	f023 0206 	bic.w	r2, r3, #6
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006a26:	e002      	b.n	8006a2e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f06f 0202 	mvn.w	r2, #2
 8006a3e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006a4a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006a4e:	d113      	bne.n	8006a78 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006a54:	4a11      	ldr	r2, [pc, #68]	@ (8006a9c <HAL_ADC_Start+0x154>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d105      	bne.n	8006a66 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006a5a:	4b11      	ldr	r3, [pc, #68]	@ (8006aa0 <HAL_ADC_Start+0x158>)
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d108      	bne.n	8006a78 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8006a74:	609a      	str	r2, [r3, #8]
 8006a76:	e00c      	b.n	8006a92 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689a      	ldr	r2, [r3, #8]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006a86:	609a      	str	r2, [r3, #8]
 8006a88:	e003      	b.n	8006a92 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	40012800 	.word	0x40012800
 8006aa0:	40012400 	.word	0x40012400

08006aa4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006aac:	2300      	movs	r3, #0
 8006aae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d101      	bne.n	8006abe <HAL_ADC_Stop+0x1a>
 8006aba:	2302      	movs	r3, #2
 8006abc:	e01a      	b.n	8006af4 <HAL_ADC_Stop+0x50>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fb44 	bl	8007154 <ADC_ConversionStop_Disable>
 8006acc:	4603      	mov	r3, r0
 8006ace:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006ad0:	7bfb      	ldrb	r3, [r7, #15]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d109      	bne.n	8006aea <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ada:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006ade:	f023 0301 	bic.w	r3, r3, #1
 8006ae2:	f043 0201 	orr.w	r2, r3, #1
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006afc:	b590      	push	{r4, r7, lr}
 8006afe:	b087      	sub	sp, #28
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8006b12:	f7ff fe13 	bl	800673c <HAL_GetTick>
 8006b16:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00b      	beq.n	8006b3e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2a:	f043 0220 	orr.w	r2, r3, #32
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2200      	movs	r2, #0
 8006b36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e0d3      	b.n	8006ce6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d131      	bne.n	8006bb0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b52:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d12a      	bne.n	8006bb0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006b5a:	e021      	b.n	8006ba0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b62:	d01d      	beq.n	8006ba0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d007      	beq.n	8006b7a <HAL_ADC_PollForConversion+0x7e>
 8006b6a:	f7ff fde7 	bl	800673c <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d212      	bcs.n	8006ba0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0302 	and.w	r3, r3, #2
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d10b      	bne.n	8006ba0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8c:	f043 0204 	orr.w	r2, r3, #4
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e0a2      	b.n	8006ce6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f003 0302 	and.w	r3, r3, #2
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d0d6      	beq.n	8006b5c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006bae:	e070      	b.n	8006c92 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8006bb0:	4b4f      	ldr	r3, [pc, #316]	@ (8006cf0 <HAL_ADC_PollForConversion+0x1f4>)
 8006bb2:	681c      	ldr	r4, [r3, #0]
 8006bb4:	2002      	movs	r0, #2
 8006bb6:	f002 ff39 	bl	8009a2c <HAL_RCCEx_GetPeriphCLKFreq>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	6919      	ldr	r1, [r3, #16]
 8006bc6:	4b4b      	ldr	r3, [pc, #300]	@ (8006cf4 <HAL_ADC_PollForConversion+0x1f8>)
 8006bc8:	400b      	ands	r3, r1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d118      	bne.n	8006c00 <HAL_ADC_PollForConversion+0x104>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68d9      	ldr	r1, [r3, #12]
 8006bd4:	4b48      	ldr	r3, [pc, #288]	@ (8006cf8 <HAL_ADC_PollForConversion+0x1fc>)
 8006bd6:	400b      	ands	r3, r1
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d111      	bne.n	8006c00 <HAL_ADC_PollForConversion+0x104>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6919      	ldr	r1, [r3, #16]
 8006be2:	4b46      	ldr	r3, [pc, #280]	@ (8006cfc <HAL_ADC_PollForConversion+0x200>)
 8006be4:	400b      	ands	r3, r1
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d108      	bne.n	8006bfc <HAL_ADC_PollForConversion+0x100>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68d9      	ldr	r1, [r3, #12]
 8006bf0:	4b43      	ldr	r3, [pc, #268]	@ (8006d00 <HAL_ADC_PollForConversion+0x204>)
 8006bf2:	400b      	ands	r3, r1
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d101      	bne.n	8006bfc <HAL_ADC_PollForConversion+0x100>
 8006bf8:	2314      	movs	r3, #20
 8006bfa:	e020      	b.n	8006c3e <HAL_ADC_PollForConversion+0x142>
 8006bfc:	2329      	movs	r3, #41	@ 0x29
 8006bfe:	e01e      	b.n	8006c3e <HAL_ADC_PollForConversion+0x142>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6919      	ldr	r1, [r3, #16]
 8006c06:	4b3d      	ldr	r3, [pc, #244]	@ (8006cfc <HAL_ADC_PollForConversion+0x200>)
 8006c08:	400b      	ands	r3, r1
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d106      	bne.n	8006c1c <HAL_ADC_PollForConversion+0x120>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	68d9      	ldr	r1, [r3, #12]
 8006c14:	4b3a      	ldr	r3, [pc, #232]	@ (8006d00 <HAL_ADC_PollForConversion+0x204>)
 8006c16:	400b      	ands	r3, r1
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00d      	beq.n	8006c38 <HAL_ADC_PollForConversion+0x13c>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	6919      	ldr	r1, [r3, #16]
 8006c22:	4b38      	ldr	r3, [pc, #224]	@ (8006d04 <HAL_ADC_PollForConversion+0x208>)
 8006c24:	400b      	ands	r3, r1
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d108      	bne.n	8006c3c <HAL_ADC_PollForConversion+0x140>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68d9      	ldr	r1, [r3, #12]
 8006c30:	4b34      	ldr	r3, [pc, #208]	@ (8006d04 <HAL_ADC_PollForConversion+0x208>)
 8006c32:	400b      	ands	r3, r1
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <HAL_ADC_PollForConversion+0x140>
 8006c38:	2354      	movs	r3, #84	@ 0x54
 8006c3a:	e000      	b.n	8006c3e <HAL_ADC_PollForConversion+0x142>
 8006c3c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8006c3e:	fb02 f303 	mul.w	r3, r2, r3
 8006c42:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006c44:	e021      	b.n	8006c8a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4c:	d01a      	beq.n	8006c84 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d007      	beq.n	8006c64 <HAL_ADC_PollForConversion+0x168>
 8006c54:	f7ff fd72 	bl	800673c <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	683a      	ldr	r2, [r7, #0]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d20f      	bcs.n	8006c84 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d90b      	bls.n	8006c84 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c70:	f043 0204 	orr.w	r2, r3, #4
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8006c80:	2303      	movs	r3, #3
 8006c82:	e030      	b.n	8006ce6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	3301      	adds	r3, #1
 8006c88:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d8d9      	bhi.n	8006c46 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f06f 0212 	mvn.w	r2, #18
 8006c9a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006cb2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006cb6:	d115      	bne.n	8006ce4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d111      	bne.n	8006ce4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d105      	bne.n	8006ce4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cdc:	f043 0201 	orr.w	r2, r3, #1
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	371c      	adds	r7, #28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd90      	pop	{r4, r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	20000030 	.word	0x20000030
 8006cf4:	24924924 	.word	0x24924924
 8006cf8:	00924924 	.word	0x00924924
 8006cfc:	12492492 	.word	0x12492492
 8006d00:	00492492 	.word	0x00492492
 8006d04:	00249249 	.word	0x00249249

08006d08 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b083      	sub	sp, #12
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	370c      	adds	r7, #12
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bc80      	pop	{r7}
 8006d1e:	4770      	bx	lr

08006d20 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	f003 0320 	and.w	r3, r3, #32
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d03e      	beq.n	8006dc0 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f003 0302 	and.w	r3, r3, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d039      	beq.n	8006dc0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d50:	f003 0310 	and.w	r3, r3, #16
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d105      	bne.n	8006d64 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006d6e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006d72:	d11d      	bne.n	8006db0 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d119      	bne.n	8006db0 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	685a      	ldr	r2, [r3, #4]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f022 0220 	bic.w	r2, r2, #32
 8006d8a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d105      	bne.n	8006db0 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da8:	f043 0201 	orr.w	r2, r3, #1
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7fb fa85 	bl	80022c0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f06f 0212 	mvn.w	r2, #18
 8006dbe:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d04d      	beq.n	8006e66 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d048      	beq.n	8006e66 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd8:	f003 0310 	and.w	r3, r3, #16
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d105      	bne.n	8006dec <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006df6:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8006dfa:	d012      	beq.n	8006e22 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d125      	bne.n	8006e56 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006e14:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006e18:	d11d      	bne.n	8006e56 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d119      	bne.n	8006e56 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e30:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e36:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d105      	bne.n	8006e56 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e4e:	f043 0201 	orr.w	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 fa6c 	bl	8007334 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f06f 020c 	mvn.w	r2, #12
 8006e64:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d012      	beq.n	8006e96 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f003 0301 	and.w	r3, r3, #1
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00d      	beq.n	8006e96 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 f809 	bl	8006e9e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f06f 0201 	mvn.w	r2, #1
 8006e94:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8006e96:	bf00      	nop
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}

08006e9e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b083      	sub	sp, #12
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006ea6:	bf00      	nop
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bc80      	pop	{r7}
 8006eae:	4770      	bx	lr

08006eb0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d101      	bne.n	8006ed0 <HAL_ADC_ConfigChannel+0x20>
 8006ecc:	2302      	movs	r3, #2
 8006ece:	e0dc      	b.n	800708a <HAL_ADC_ConfigChannel+0x1da>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	2b06      	cmp	r3, #6
 8006ede:	d81c      	bhi.n	8006f1a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685a      	ldr	r2, [r3, #4]
 8006eea:	4613      	mov	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	4413      	add	r3, r2
 8006ef0:	3b05      	subs	r3, #5
 8006ef2:	221f      	movs	r2, #31
 8006ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef8:	43db      	mvns	r3, r3
 8006efa:	4019      	ands	r1, r3
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	6818      	ldr	r0, [r3, #0]
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	4613      	mov	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	3b05      	subs	r3, #5
 8006f0c:	fa00 f203 	lsl.w	r2, r0, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	635a      	str	r2, [r3, #52]	@ 0x34
 8006f18:	e03c      	b.n	8006f94 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	2b0c      	cmp	r3, #12
 8006f20:	d81c      	bhi.n	8006f5c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	685a      	ldr	r2, [r3, #4]
 8006f2c:	4613      	mov	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4413      	add	r3, r2
 8006f32:	3b23      	subs	r3, #35	@ 0x23
 8006f34:	221f      	movs	r2, #31
 8006f36:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3a:	43db      	mvns	r3, r3
 8006f3c:	4019      	ands	r1, r3
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	6818      	ldr	r0, [r3, #0]
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	685a      	ldr	r2, [r3, #4]
 8006f46:	4613      	mov	r3, r2
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	4413      	add	r3, r2
 8006f4c:	3b23      	subs	r3, #35	@ 0x23
 8006f4e:	fa00 f203 	lsl.w	r2, r0, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	631a      	str	r2, [r3, #48]	@ 0x30
 8006f5a:	e01b      	b.n	8006f94 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	3b41      	subs	r3, #65	@ 0x41
 8006f6e:	221f      	movs	r2, #31
 8006f70:	fa02 f303 	lsl.w	r3, r2, r3
 8006f74:	43db      	mvns	r3, r3
 8006f76:	4019      	ands	r1, r3
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	6818      	ldr	r0, [r3, #0]
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	685a      	ldr	r2, [r3, #4]
 8006f80:	4613      	mov	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	4413      	add	r3, r2
 8006f86:	3b41      	subs	r3, #65	@ 0x41
 8006f88:	fa00 f203 	lsl.w	r2, r0, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	430a      	orrs	r2, r1
 8006f92:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2b09      	cmp	r3, #9
 8006f9a:	d91c      	bls.n	8006fd6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	68d9      	ldr	r1, [r3, #12]
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	4413      	add	r3, r2
 8006fac:	3b1e      	subs	r3, #30
 8006fae:	2207      	movs	r2, #7
 8006fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fb4:	43db      	mvns	r3, r3
 8006fb6:	4019      	ands	r1, r3
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	6898      	ldr	r0, [r3, #8]
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	005b      	lsls	r3, r3, #1
 8006fc4:	4413      	add	r3, r2
 8006fc6:	3b1e      	subs	r3, #30
 8006fc8:	fa00 f203 	lsl.w	r2, r0, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	430a      	orrs	r2, r1
 8006fd2:	60da      	str	r2, [r3, #12]
 8006fd4:	e019      	b.n	800700a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	6919      	ldr	r1, [r3, #16]
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	4413      	add	r3, r2
 8006fe6:	2207      	movs	r2, #7
 8006fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fec:	43db      	mvns	r3, r3
 8006fee:	4019      	ands	r1, r3
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	6898      	ldr	r0, [r3, #8]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	005b      	lsls	r3, r3, #1
 8006ffc:	4413      	add	r3, r2
 8006ffe:	fa00 f203 	lsl.w	r2, r0, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b10      	cmp	r3, #16
 8007010:	d003      	beq.n	800701a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8007016:	2b11      	cmp	r3, #17
 8007018:	d132      	bne.n	8007080 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a1d      	ldr	r2, [pc, #116]	@ (8007094 <HAL_ADC_ConfigChannel+0x1e4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d125      	bne.n	8007070 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d126      	bne.n	8007080 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	689a      	ldr	r2, [r3, #8]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8007040:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2b10      	cmp	r3, #16
 8007048:	d11a      	bne.n	8007080 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800704a:	4b13      	ldr	r3, [pc, #76]	@ (8007098 <HAL_ADC_ConfigChannel+0x1e8>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a13      	ldr	r2, [pc, #76]	@ (800709c <HAL_ADC_ConfigChannel+0x1ec>)
 8007050:	fba2 2303 	umull	r2, r3, r2, r3
 8007054:	0c9a      	lsrs	r2, r3, #18
 8007056:	4613      	mov	r3, r2
 8007058:	009b      	lsls	r3, r3, #2
 800705a:	4413      	add	r3, r2
 800705c:	005b      	lsls	r3, r3, #1
 800705e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007060:	e002      	b.n	8007068 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	3b01      	subs	r3, #1
 8007066:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1f9      	bne.n	8007062 <HAL_ADC_ConfigChannel+0x1b2>
 800706e:	e007      	b.n	8007080 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007074:	f043 0220 	orr.w	r2, r3, #32
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007088:	7bfb      	ldrb	r3, [r7, #15]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr
 8007094:	40012400 	.word	0x40012400
 8007098:	20000030 	.word	0x20000030
 800709c:	431bde83 	.word	0x431bde83

080070a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80070a8:	2300      	movs	r3, #0
 80070aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80070ac:	2300      	movs	r3, #0
 80070ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	2b01      	cmp	r3, #1
 80070bc:	d040      	beq.n	8007140 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	689a      	ldr	r2, [r3, #8]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f042 0201 	orr.w	r2, r2, #1
 80070cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80070ce:	4b1f      	ldr	r3, [pc, #124]	@ (800714c <ADC_Enable+0xac>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a1f      	ldr	r2, [pc, #124]	@ (8007150 <ADC_Enable+0xb0>)
 80070d4:	fba2 2303 	umull	r2, r3, r2, r3
 80070d8:	0c9b      	lsrs	r3, r3, #18
 80070da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80070dc:	e002      	b.n	80070e4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	3b01      	subs	r3, #1
 80070e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1f9      	bne.n	80070de <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80070ea:	f7ff fb27 	bl	800673c <HAL_GetTick>
 80070ee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80070f0:	e01f      	b.n	8007132 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80070f2:	f7ff fb23 	bl	800673c <HAL_GetTick>
 80070f6:	4602      	mov	r2, r0
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d918      	bls.n	8007132 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	f003 0301 	and.w	r3, r3, #1
 800710a:	2b01      	cmp	r3, #1
 800710c:	d011      	beq.n	8007132 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007112:	f043 0210 	orr.w	r2, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800711e:	f043 0201 	orr.w	r2, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e007      	b.n	8007142 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f003 0301 	and.w	r3, r3, #1
 800713c:	2b01      	cmp	r3, #1
 800713e:	d1d8      	bne.n	80070f2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	20000030 	.word	0x20000030
 8007150:	431bde83 	.word	0x431bde83

08007154 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800715c:	2300      	movs	r3, #0
 800715e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b01      	cmp	r3, #1
 800716c:	d12e      	bne.n	80071cc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f022 0201 	bic.w	r2, r2, #1
 800717c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800717e:	f7ff fadd 	bl	800673c <HAL_GetTick>
 8007182:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007184:	e01b      	b.n	80071be <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007186:	f7ff fad9 	bl	800673c <HAL_GetTick>
 800718a:	4602      	mov	r2, r0
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	1ad3      	subs	r3, r2, r3
 8007190:	2b02      	cmp	r3, #2
 8007192:	d914      	bls.n	80071be <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d10d      	bne.n	80071be <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a6:	f043 0210 	orr.w	r2, r3, #16
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b2:	f043 0201 	orr.w	r2, r3, #1
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e007      	b.n	80071ce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d0dc      	beq.n	8007186 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80071cc:	2300      	movs	r3, #0
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
	...

080071d8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80071d8:	b590      	push	{r4, r7, lr}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80071e0:	2300      	movs	r3, #0
 80071e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d101      	bne.n	80071f6 <HAL_ADCEx_Calibration_Start+0x1e>
 80071f2:	2302      	movs	r3, #2
 80071f4:	e097      	b.n	8007326 <HAL_ADCEx_Calibration_Start+0x14e>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7ff ffa8 	bl	8007154 <ADC_ConversionStop_Disable>
 8007204:	4603      	mov	r3, r0
 8007206:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7ff ff49 	bl	80070a0 <ADC_Enable>
 800720e:	4603      	mov	r3, r0
 8007210:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8007212:	7dfb      	ldrb	r3, [r7, #23]
 8007214:	2b00      	cmp	r3, #0
 8007216:	f040 8081 	bne.w	800731c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007222:	f023 0302 	bic.w	r3, r3, #2
 8007226:	f043 0202 	orr.w	r2, r3, #2
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800722e:	4b40      	ldr	r3, [pc, #256]	@ (8007330 <HAL_ADCEx_Calibration_Start+0x158>)
 8007230:	681c      	ldr	r4, [r3, #0]
 8007232:	2002      	movs	r0, #2
 8007234:	f002 fbfa 	bl	8009a2c <HAL_RCCEx_GetPeriphCLKFreq>
 8007238:	4603      	mov	r3, r0
 800723a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800723e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8007240:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8007242:	e002      	b.n	800724a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	3b01      	subs	r3, #1
 8007248:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1f9      	bne.n	8007244 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	689a      	ldr	r2, [r3, #8]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f042 0208 	orr.w	r2, r2, #8
 800725e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8007260:	f7ff fa6c 	bl	800673c <HAL_GetTick>
 8007264:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007266:	e01b      	b.n	80072a0 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007268:	f7ff fa68 	bl	800673c <HAL_GetTick>
 800726c:	4602      	mov	r2, r0
 800726e:	693b      	ldr	r3, [r7, #16]
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	2b0a      	cmp	r3, #10
 8007274:	d914      	bls.n	80072a0 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0308 	and.w	r3, r3, #8
 8007280:	2b00      	cmp	r3, #0
 8007282:	d00d      	beq.n	80072a0 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007288:	f023 0312 	bic.w	r3, r3, #18
 800728c:	f043 0210 	orr.w	r2, r3, #16
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e042      	b.n	8007326 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	f003 0308 	and.w	r3, r3, #8
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1dc      	bne.n	8007268 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	689a      	ldr	r2, [r3, #8]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f042 0204 	orr.w	r2, r2, #4
 80072bc:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80072be:	f7ff fa3d 	bl	800673c <HAL_GetTick>
 80072c2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80072c4:	e01b      	b.n	80072fe <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80072c6:	f7ff fa39 	bl	800673c <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b0a      	cmp	r3, #10
 80072d2:	d914      	bls.n	80072fe <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f003 0304 	and.w	r3, r3, #4
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d00d      	beq.n	80072fe <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e6:	f023 0312 	bic.w	r3, r3, #18
 80072ea:	f043 0210 	orr.w	r2, r3, #16
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e013      	b.n	8007326 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1dc      	bne.n	80072c6 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007310:	f023 0303 	bic.w	r3, r3, #3
 8007314:	f043 0201 	orr.w	r2, r3, #1
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007324:	7dfb      	ldrb	r3, [r7, #23]
}
 8007326:	4618      	mov	r0, r3
 8007328:	371c      	adds	r7, #28
 800732a:	46bd      	mov	sp, r7
 800732c:	bd90      	pop	{r4, r7, pc}
 800732e:	bf00      	nop
 8007330:	20000030 	.word	0x20000030

08007334 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	bc80      	pop	{r7}
 8007344:	4770      	bx	lr
	...

08007348 <__NVIC_SetPriorityGrouping>:
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f003 0307 	and.w	r3, r3, #7
 8007356:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007358:	4b0c      	ldr	r3, [pc, #48]	@ (800738c <__NVIC_SetPriorityGrouping+0x44>)
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800735e:	68ba      	ldr	r2, [r7, #8]
 8007360:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007364:	4013      	ands	r3, r2
 8007366:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007370:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800737a:	4a04      	ldr	r2, [pc, #16]	@ (800738c <__NVIC_SetPriorityGrouping+0x44>)
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	60d3      	str	r3, [r2, #12]
}
 8007380:	bf00      	nop
 8007382:	3714      	adds	r7, #20
 8007384:	46bd      	mov	sp, r7
 8007386:	bc80      	pop	{r7}
 8007388:	4770      	bx	lr
 800738a:	bf00      	nop
 800738c:	e000ed00 	.word	0xe000ed00

08007390 <__NVIC_GetPriorityGrouping>:
{
 8007390:	b480      	push	{r7}
 8007392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007394:	4b04      	ldr	r3, [pc, #16]	@ (80073a8 <__NVIC_GetPriorityGrouping+0x18>)
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	0a1b      	lsrs	r3, r3, #8
 800739a:	f003 0307 	and.w	r3, r3, #7
}
 800739e:	4618      	mov	r0, r3
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bc80      	pop	{r7}
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	e000ed00 	.word	0xe000ed00

080073ac <__NVIC_EnableIRQ>:
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	4603      	mov	r3, r0
 80073b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	db0b      	blt.n	80073d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80073be:	79fb      	ldrb	r3, [r7, #7]
 80073c0:	f003 021f 	and.w	r2, r3, #31
 80073c4:	4906      	ldr	r1, [pc, #24]	@ (80073e0 <__NVIC_EnableIRQ+0x34>)
 80073c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ca:	095b      	lsrs	r3, r3, #5
 80073cc:	2001      	movs	r0, #1
 80073ce:	fa00 f202 	lsl.w	r2, r0, r2
 80073d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80073d6:	bf00      	nop
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	bc80      	pop	{r7}
 80073de:	4770      	bx	lr
 80073e0:	e000e100 	.word	0xe000e100

080073e4 <__NVIC_SetPriority>:
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	4603      	mov	r3, r0
 80073ec:	6039      	str	r1, [r7, #0]
 80073ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	db0a      	blt.n	800740e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	b2da      	uxtb	r2, r3
 80073fc:	490c      	ldr	r1, [pc, #48]	@ (8007430 <__NVIC_SetPriority+0x4c>)
 80073fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007402:	0112      	lsls	r2, r2, #4
 8007404:	b2d2      	uxtb	r2, r2
 8007406:	440b      	add	r3, r1
 8007408:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800740c:	e00a      	b.n	8007424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	b2da      	uxtb	r2, r3
 8007412:	4908      	ldr	r1, [pc, #32]	@ (8007434 <__NVIC_SetPriority+0x50>)
 8007414:	79fb      	ldrb	r3, [r7, #7]
 8007416:	f003 030f 	and.w	r3, r3, #15
 800741a:	3b04      	subs	r3, #4
 800741c:	0112      	lsls	r2, r2, #4
 800741e:	b2d2      	uxtb	r2, r2
 8007420:	440b      	add	r3, r1
 8007422:	761a      	strb	r2, [r3, #24]
}
 8007424:	bf00      	nop
 8007426:	370c      	adds	r7, #12
 8007428:	46bd      	mov	sp, r7
 800742a:	bc80      	pop	{r7}
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	e000e100 	.word	0xe000e100
 8007434:	e000ed00 	.word	0xe000ed00

08007438 <NVIC_EncodePriority>:
{
 8007438:	b480      	push	{r7}
 800743a:	b089      	sub	sp, #36	@ 0x24
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f003 0307 	and.w	r3, r3, #7
 800744a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	f1c3 0307 	rsb	r3, r3, #7
 8007452:	2b04      	cmp	r3, #4
 8007454:	bf28      	it	cs
 8007456:	2304      	movcs	r3, #4
 8007458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	3304      	adds	r3, #4
 800745e:	2b06      	cmp	r3, #6
 8007460:	d902      	bls.n	8007468 <NVIC_EncodePriority+0x30>
 8007462:	69fb      	ldr	r3, [r7, #28]
 8007464:	3b03      	subs	r3, #3
 8007466:	e000      	b.n	800746a <NVIC_EncodePriority+0x32>
 8007468:	2300      	movs	r3, #0
 800746a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800746c:	f04f 32ff 	mov.w	r2, #4294967295
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	fa02 f303 	lsl.w	r3, r2, r3
 8007476:	43da      	mvns	r2, r3
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	401a      	ands	r2, r3
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007480:	f04f 31ff 	mov.w	r1, #4294967295
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	fa01 f303 	lsl.w	r3, r1, r3
 800748a:	43d9      	mvns	r1, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007490:	4313      	orrs	r3, r2
}
 8007492:	4618      	mov	r0, r3
 8007494:	3724      	adds	r7, #36	@ 0x24
 8007496:	46bd      	mov	sp, r7
 8007498:	bc80      	pop	{r7}
 800749a:	4770      	bx	lr

0800749c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	3b01      	subs	r3, #1
 80074a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80074ac:	d301      	bcc.n	80074b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80074ae:	2301      	movs	r3, #1
 80074b0:	e00f      	b.n	80074d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80074b2:	4a0a      	ldr	r2, [pc, #40]	@ (80074dc <SysTick_Config+0x40>)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	3b01      	subs	r3, #1
 80074b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80074ba:	210f      	movs	r1, #15
 80074bc:	f04f 30ff 	mov.w	r0, #4294967295
 80074c0:	f7ff ff90 	bl	80073e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80074c4:	4b05      	ldr	r3, [pc, #20]	@ (80074dc <SysTick_Config+0x40>)
 80074c6:	2200      	movs	r2, #0
 80074c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80074ca:	4b04      	ldr	r3, [pc, #16]	@ (80074dc <SysTick_Config+0x40>)
 80074cc:	2207      	movs	r2, #7
 80074ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3708      	adds	r7, #8
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	e000e010 	.word	0xe000e010

080074e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7ff ff2d 	bl	8007348 <__NVIC_SetPriorityGrouping>
}
 80074ee:	bf00      	nop
 80074f0:	3708      	adds	r7, #8
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b086      	sub	sp, #24
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	4603      	mov	r3, r0
 80074fe:	60b9      	str	r1, [r7, #8]
 8007500:	607a      	str	r2, [r7, #4]
 8007502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007504:	2300      	movs	r3, #0
 8007506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007508:	f7ff ff42 	bl	8007390 <__NVIC_GetPriorityGrouping>
 800750c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	68b9      	ldr	r1, [r7, #8]
 8007512:	6978      	ldr	r0, [r7, #20]
 8007514:	f7ff ff90 	bl	8007438 <NVIC_EncodePriority>
 8007518:	4602      	mov	r2, r0
 800751a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800751e:	4611      	mov	r1, r2
 8007520:	4618      	mov	r0, r3
 8007522:	f7ff ff5f 	bl	80073e4 <__NVIC_SetPriority>
}
 8007526:	bf00      	nop
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b082      	sub	sp, #8
 8007532:	af00      	add	r7, sp, #0
 8007534:	4603      	mov	r3, r0
 8007536:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800753c:	4618      	mov	r0, r3
 800753e:	f7ff ff35 	bl	80073ac <__NVIC_EnableIRQ>
}
 8007542:	bf00      	nop
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}

0800754a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800754a:	b580      	push	{r7, lr}
 800754c:	b082      	sub	sp, #8
 800754e:	af00      	add	r7, sp, #0
 8007550:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f7ff ffa2 	bl	800749c <SysTick_Config>
 8007558:	4603      	mov	r3, r0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007562:	b480      	push	{r7}
 8007564:	b085      	sub	sp, #20
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b02      	cmp	r3, #2
 8007578:	d008      	beq.n	800758c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2204      	movs	r2, #4
 800757e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2200      	movs	r2, #0
 8007584:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e020      	b.n	80075ce <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 020e 	bic.w	r2, r2, #14
 800759a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f022 0201 	bic.w	r2, r2, #1
 80075aa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075b4:	2101      	movs	r1, #1
 80075b6:	fa01 f202 	lsl.w	r2, r1, r2
 80075ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3714      	adds	r7, #20
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bc80      	pop	{r7}
 80075d6:	4770      	bx	lr

080075d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075e0:	2300      	movs	r3, #0
 80075e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d005      	beq.n	80075fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2204      	movs	r2, #4
 80075f4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	73fb      	strb	r3, [r7, #15]
 80075fa:	e051      	b.n	80076a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f022 020e 	bic.w	r2, r2, #14
 800760a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f022 0201 	bic.w	r2, r2, #1
 800761a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a22      	ldr	r2, [pc, #136]	@ (80076ac <HAL_DMA_Abort_IT+0xd4>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d029      	beq.n	800767a <HAL_DMA_Abort_IT+0xa2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a21      	ldr	r2, [pc, #132]	@ (80076b0 <HAL_DMA_Abort_IT+0xd8>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d022      	beq.n	8007676 <HAL_DMA_Abort_IT+0x9e>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a1f      	ldr	r2, [pc, #124]	@ (80076b4 <HAL_DMA_Abort_IT+0xdc>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d01a      	beq.n	8007670 <HAL_DMA_Abort_IT+0x98>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a1e      	ldr	r2, [pc, #120]	@ (80076b8 <HAL_DMA_Abort_IT+0xe0>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d012      	beq.n	800766a <HAL_DMA_Abort_IT+0x92>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a1c      	ldr	r2, [pc, #112]	@ (80076bc <HAL_DMA_Abort_IT+0xe4>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00a      	beq.n	8007664 <HAL_DMA_Abort_IT+0x8c>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a1b      	ldr	r2, [pc, #108]	@ (80076c0 <HAL_DMA_Abort_IT+0xe8>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d102      	bne.n	800765e <HAL_DMA_Abort_IT+0x86>
 8007658:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800765c:	e00e      	b.n	800767c <HAL_DMA_Abort_IT+0xa4>
 800765e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007662:	e00b      	b.n	800767c <HAL_DMA_Abort_IT+0xa4>
 8007664:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007668:	e008      	b.n	800767c <HAL_DMA_Abort_IT+0xa4>
 800766a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800766e:	e005      	b.n	800767c <HAL_DMA_Abort_IT+0xa4>
 8007670:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007674:	e002      	b.n	800767c <HAL_DMA_Abort_IT+0xa4>
 8007676:	2310      	movs	r3, #16
 8007678:	e000      	b.n	800767c <HAL_DMA_Abort_IT+0xa4>
 800767a:	2301      	movs	r3, #1
 800767c:	4a11      	ldr	r2, [pc, #68]	@ (80076c4 <HAL_DMA_Abort_IT+0xec>)
 800767e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2201      	movs	r2, #1
 8007684:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007694:	2b00      	cmp	r3, #0
 8007696:	d003      	beq.n	80076a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	4798      	blx	r3
    } 
  }
  return status;
 80076a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	40020008 	.word	0x40020008
 80076b0:	4002001c 	.word	0x4002001c
 80076b4:	40020030 	.word	0x40020030
 80076b8:	40020044 	.word	0x40020044
 80076bc:	40020058 	.word	0x40020058
 80076c0:	4002006c 	.word	0x4002006c
 80076c4:	40020000 	.word	0x40020000

080076c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b08b      	sub	sp, #44	@ 0x2c
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80076d2:	2300      	movs	r3, #0
 80076d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80076d6:	2300      	movs	r3, #0
 80076d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80076da:	e169      	b.n	80079b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80076dc:	2201      	movs	r2, #1
 80076de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e0:	fa02 f303 	lsl.w	r3, r2, r3
 80076e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	4013      	ands	r3, r2
 80076ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80076f0:	69ba      	ldr	r2, [r7, #24]
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	429a      	cmp	r2, r3
 80076f6:	f040 8158 	bne.w	80079aa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	4a9a      	ldr	r2, [pc, #616]	@ (8007968 <HAL_GPIO_Init+0x2a0>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d05e      	beq.n	80077c2 <HAL_GPIO_Init+0xfa>
 8007704:	4a98      	ldr	r2, [pc, #608]	@ (8007968 <HAL_GPIO_Init+0x2a0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d875      	bhi.n	80077f6 <HAL_GPIO_Init+0x12e>
 800770a:	4a98      	ldr	r2, [pc, #608]	@ (800796c <HAL_GPIO_Init+0x2a4>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d058      	beq.n	80077c2 <HAL_GPIO_Init+0xfa>
 8007710:	4a96      	ldr	r2, [pc, #600]	@ (800796c <HAL_GPIO_Init+0x2a4>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d86f      	bhi.n	80077f6 <HAL_GPIO_Init+0x12e>
 8007716:	4a96      	ldr	r2, [pc, #600]	@ (8007970 <HAL_GPIO_Init+0x2a8>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d052      	beq.n	80077c2 <HAL_GPIO_Init+0xfa>
 800771c:	4a94      	ldr	r2, [pc, #592]	@ (8007970 <HAL_GPIO_Init+0x2a8>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d869      	bhi.n	80077f6 <HAL_GPIO_Init+0x12e>
 8007722:	4a94      	ldr	r2, [pc, #592]	@ (8007974 <HAL_GPIO_Init+0x2ac>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d04c      	beq.n	80077c2 <HAL_GPIO_Init+0xfa>
 8007728:	4a92      	ldr	r2, [pc, #584]	@ (8007974 <HAL_GPIO_Init+0x2ac>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d863      	bhi.n	80077f6 <HAL_GPIO_Init+0x12e>
 800772e:	4a92      	ldr	r2, [pc, #584]	@ (8007978 <HAL_GPIO_Init+0x2b0>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d046      	beq.n	80077c2 <HAL_GPIO_Init+0xfa>
 8007734:	4a90      	ldr	r2, [pc, #576]	@ (8007978 <HAL_GPIO_Init+0x2b0>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d85d      	bhi.n	80077f6 <HAL_GPIO_Init+0x12e>
 800773a:	2b12      	cmp	r3, #18
 800773c:	d82a      	bhi.n	8007794 <HAL_GPIO_Init+0xcc>
 800773e:	2b12      	cmp	r3, #18
 8007740:	d859      	bhi.n	80077f6 <HAL_GPIO_Init+0x12e>
 8007742:	a201      	add	r2, pc, #4	@ (adr r2, 8007748 <HAL_GPIO_Init+0x80>)
 8007744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007748:	080077c3 	.word	0x080077c3
 800774c:	0800779d 	.word	0x0800779d
 8007750:	080077af 	.word	0x080077af
 8007754:	080077f1 	.word	0x080077f1
 8007758:	080077f7 	.word	0x080077f7
 800775c:	080077f7 	.word	0x080077f7
 8007760:	080077f7 	.word	0x080077f7
 8007764:	080077f7 	.word	0x080077f7
 8007768:	080077f7 	.word	0x080077f7
 800776c:	080077f7 	.word	0x080077f7
 8007770:	080077f7 	.word	0x080077f7
 8007774:	080077f7 	.word	0x080077f7
 8007778:	080077f7 	.word	0x080077f7
 800777c:	080077f7 	.word	0x080077f7
 8007780:	080077f7 	.word	0x080077f7
 8007784:	080077f7 	.word	0x080077f7
 8007788:	080077f7 	.word	0x080077f7
 800778c:	080077a5 	.word	0x080077a5
 8007790:	080077b9 	.word	0x080077b9
 8007794:	4a79      	ldr	r2, [pc, #484]	@ (800797c <HAL_GPIO_Init+0x2b4>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d013      	beq.n	80077c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800779a:	e02c      	b.n	80077f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	623b      	str	r3, [r7, #32]
          break;
 80077a2:	e029      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	3304      	adds	r3, #4
 80077aa:	623b      	str	r3, [r7, #32]
          break;
 80077ac:	e024      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	3308      	adds	r3, #8
 80077b4:	623b      	str	r3, [r7, #32]
          break;
 80077b6:	e01f      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	330c      	adds	r3, #12
 80077be:	623b      	str	r3, [r7, #32]
          break;
 80077c0:	e01a      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d102      	bne.n	80077d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80077ca:	2304      	movs	r3, #4
 80077cc:	623b      	str	r3, [r7, #32]
          break;
 80077ce:	e013      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d105      	bne.n	80077e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80077d8:	2308      	movs	r3, #8
 80077da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	69fa      	ldr	r2, [r7, #28]
 80077e0:	611a      	str	r2, [r3, #16]
          break;
 80077e2:	e009      	b.n	80077f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80077e4:	2308      	movs	r3, #8
 80077e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	69fa      	ldr	r2, [r7, #28]
 80077ec:	615a      	str	r2, [r3, #20]
          break;
 80077ee:	e003      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80077f0:	2300      	movs	r3, #0
 80077f2:	623b      	str	r3, [r7, #32]
          break;
 80077f4:	e000      	b.n	80077f8 <HAL_GPIO_Init+0x130>
          break;
 80077f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	2bff      	cmp	r3, #255	@ 0xff
 80077fc:	d801      	bhi.n	8007802 <HAL_GPIO_Init+0x13a>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	e001      	b.n	8007806 <HAL_GPIO_Init+0x13e>
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	3304      	adds	r3, #4
 8007806:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	2bff      	cmp	r3, #255	@ 0xff
 800780c:	d802      	bhi.n	8007814 <HAL_GPIO_Init+0x14c>
 800780e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	e002      	b.n	800781a <HAL_GPIO_Init+0x152>
 8007814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007816:	3b08      	subs	r3, #8
 8007818:	009b      	lsls	r3, r3, #2
 800781a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	210f      	movs	r1, #15
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	fa01 f303 	lsl.w	r3, r1, r3
 8007828:	43db      	mvns	r3, r3
 800782a:	401a      	ands	r2, r3
 800782c:	6a39      	ldr	r1, [r7, #32]
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	fa01 f303 	lsl.w	r3, r1, r3
 8007834:	431a      	orrs	r2, r3
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 80b1 	beq.w	80079aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007848:	4b4d      	ldr	r3, [pc, #308]	@ (8007980 <HAL_GPIO_Init+0x2b8>)
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	4a4c      	ldr	r2, [pc, #304]	@ (8007980 <HAL_GPIO_Init+0x2b8>)
 800784e:	f043 0301 	orr.w	r3, r3, #1
 8007852:	6193      	str	r3, [r2, #24]
 8007854:	4b4a      	ldr	r3, [pc, #296]	@ (8007980 <HAL_GPIO_Init+0x2b8>)
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	60bb      	str	r3, [r7, #8]
 800785e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007860:	4a48      	ldr	r2, [pc, #288]	@ (8007984 <HAL_GPIO_Init+0x2bc>)
 8007862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007864:	089b      	lsrs	r3, r3, #2
 8007866:	3302      	adds	r3, #2
 8007868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800786c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800786e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007870:	f003 0303 	and.w	r3, r3, #3
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	220f      	movs	r2, #15
 8007878:	fa02 f303 	lsl.w	r3, r2, r3
 800787c:	43db      	mvns	r3, r3
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	4013      	ands	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a40      	ldr	r2, [pc, #256]	@ (8007988 <HAL_GPIO_Init+0x2c0>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d013      	beq.n	80078b4 <HAL_GPIO_Init+0x1ec>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a3f      	ldr	r2, [pc, #252]	@ (800798c <HAL_GPIO_Init+0x2c4>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d00d      	beq.n	80078b0 <HAL_GPIO_Init+0x1e8>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a3e      	ldr	r2, [pc, #248]	@ (8007990 <HAL_GPIO_Init+0x2c8>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d007      	beq.n	80078ac <HAL_GPIO_Init+0x1e4>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a3d      	ldr	r2, [pc, #244]	@ (8007994 <HAL_GPIO_Init+0x2cc>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d101      	bne.n	80078a8 <HAL_GPIO_Init+0x1e0>
 80078a4:	2303      	movs	r3, #3
 80078a6:	e006      	b.n	80078b6 <HAL_GPIO_Init+0x1ee>
 80078a8:	2304      	movs	r3, #4
 80078aa:	e004      	b.n	80078b6 <HAL_GPIO_Init+0x1ee>
 80078ac:	2302      	movs	r3, #2
 80078ae:	e002      	b.n	80078b6 <HAL_GPIO_Init+0x1ee>
 80078b0:	2301      	movs	r3, #1
 80078b2:	e000      	b.n	80078b6 <HAL_GPIO_Init+0x1ee>
 80078b4:	2300      	movs	r3, #0
 80078b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078b8:	f002 0203 	and.w	r2, r2, #3
 80078bc:	0092      	lsls	r2, r2, #2
 80078be:	4093      	lsls	r3, r2
 80078c0:	68fa      	ldr	r2, [r7, #12]
 80078c2:	4313      	orrs	r3, r2
 80078c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80078c6:	492f      	ldr	r1, [pc, #188]	@ (8007984 <HAL_GPIO_Init+0x2bc>)
 80078c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ca:	089b      	lsrs	r3, r3, #2
 80078cc:	3302      	adds	r3, #2
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d006      	beq.n	80078ee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80078e0:	4b2d      	ldr	r3, [pc, #180]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 80078e2:	689a      	ldr	r2, [r3, #8]
 80078e4:	492c      	ldr	r1, [pc, #176]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	608b      	str	r3, [r1, #8]
 80078ec:	e006      	b.n	80078fc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80078ee:	4b2a      	ldr	r3, [pc, #168]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 80078f0:	689a      	ldr	r2, [r3, #8]
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	43db      	mvns	r3, r3
 80078f6:	4928      	ldr	r1, [pc, #160]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 80078f8:	4013      	ands	r3, r2
 80078fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007904:	2b00      	cmp	r3, #0
 8007906:	d006      	beq.n	8007916 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007908:	4b23      	ldr	r3, [pc, #140]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 800790a:	68da      	ldr	r2, [r3, #12]
 800790c:	4922      	ldr	r1, [pc, #136]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	4313      	orrs	r3, r2
 8007912:	60cb      	str	r3, [r1, #12]
 8007914:	e006      	b.n	8007924 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007916:	4b20      	ldr	r3, [pc, #128]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 8007918:	68da      	ldr	r2, [r3, #12]
 800791a:	69bb      	ldr	r3, [r7, #24]
 800791c:	43db      	mvns	r3, r3
 800791e:	491e      	ldr	r1, [pc, #120]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 8007920:	4013      	ands	r3, r2
 8007922:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800792c:	2b00      	cmp	r3, #0
 800792e:	d006      	beq.n	800793e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007930:	4b19      	ldr	r3, [pc, #100]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	4918      	ldr	r1, [pc, #96]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	4313      	orrs	r3, r2
 800793a:	604b      	str	r3, [r1, #4]
 800793c:	e006      	b.n	800794c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800793e:	4b16      	ldr	r3, [pc, #88]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 8007940:	685a      	ldr	r2, [r3, #4]
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	43db      	mvns	r3, r3
 8007946:	4914      	ldr	r1, [pc, #80]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 8007948:	4013      	ands	r3, r2
 800794a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d021      	beq.n	800799c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007958:	4b0f      	ldr	r3, [pc, #60]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	490e      	ldr	r1, [pc, #56]	@ (8007998 <HAL_GPIO_Init+0x2d0>)
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	4313      	orrs	r3, r2
 8007962:	600b      	str	r3, [r1, #0]
 8007964:	e021      	b.n	80079aa <HAL_GPIO_Init+0x2e2>
 8007966:	bf00      	nop
 8007968:	10320000 	.word	0x10320000
 800796c:	10310000 	.word	0x10310000
 8007970:	10220000 	.word	0x10220000
 8007974:	10210000 	.word	0x10210000
 8007978:	10120000 	.word	0x10120000
 800797c:	10110000 	.word	0x10110000
 8007980:	40021000 	.word	0x40021000
 8007984:	40010000 	.word	0x40010000
 8007988:	40010800 	.word	0x40010800
 800798c:	40010c00 	.word	0x40010c00
 8007990:	40011000 	.word	0x40011000
 8007994:	40011400 	.word	0x40011400
 8007998:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800799c:	4b0b      	ldr	r3, [pc, #44]	@ (80079cc <HAL_GPIO_Init+0x304>)
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	43db      	mvns	r3, r3
 80079a4:	4909      	ldr	r1, [pc, #36]	@ (80079cc <HAL_GPIO_Init+0x304>)
 80079a6:	4013      	ands	r3, r2
 80079a8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80079aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ac:	3301      	adds	r3, #1
 80079ae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b6:	fa22 f303 	lsr.w	r3, r2, r3
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	f47f ae8e 	bne.w	80076dc <HAL_GPIO_Init+0x14>
  }
}
 80079c0:	bf00      	nop
 80079c2:	bf00      	nop
 80079c4:	372c      	adds	r7, #44	@ 0x2c
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bc80      	pop	{r7}
 80079ca:	4770      	bx	lr
 80079cc:	40010400 	.word	0x40010400

080079d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	460b      	mov	r3, r1
 80079da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689a      	ldr	r2, [r3, #8]
 80079e0:	887b      	ldrh	r3, [r7, #2]
 80079e2:	4013      	ands	r3, r2
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d002      	beq.n	80079ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80079e8:	2301      	movs	r3, #1
 80079ea:	73fb      	strb	r3, [r7, #15]
 80079ec:	e001      	b.n	80079f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80079ee:	2300      	movs	r3, #0
 80079f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3714      	adds	r7, #20
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bc80      	pop	{r7}
 80079fc:	4770      	bx	lr

080079fe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b083      	sub	sp, #12
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	460b      	mov	r3, r1
 8007a08:	807b      	strh	r3, [r7, #2]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007a0e:	787b      	ldrb	r3, [r7, #1]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d003      	beq.n	8007a1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007a14:	887a      	ldrh	r2, [r7, #2]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007a1a:	e003      	b.n	8007a24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007a1c:	887b      	ldrh	r3, [r7, #2]
 8007a1e:	041a      	lsls	r2, r3, #16
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	611a      	str	r2, [r3, #16]
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr

08007a2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b085      	sub	sp, #20
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
 8007a36:	460b      	mov	r3, r1
 8007a38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007a40:	887a      	ldrh	r2, [r7, #2]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4013      	ands	r3, r2
 8007a46:	041a      	lsls	r2, r3, #16
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	43d9      	mvns	r1, r3
 8007a4c:	887b      	ldrh	r3, [r7, #2]
 8007a4e:	400b      	ands	r3, r1
 8007a50:	431a      	orrs	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	611a      	str	r2, [r3, #16]
}
 8007a56:	bf00      	nop
 8007a58:	3714      	adds	r7, #20
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bc80      	pop	{r7}
 8007a5e:	4770      	bx	lr

08007a60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b084      	sub	sp, #16
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d101      	bne.n	8007a72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	e12b      	b.n	8007cca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d106      	bne.n	8007a8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f7fd fdf8 	bl	800567c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2224      	movs	r2, #36	@ 0x24
 8007a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f022 0201 	bic.w	r2, r2, #1
 8007aa2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007ab2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007ac2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007ac4:	f001 feb6 	bl	8009834 <HAL_RCC_GetPCLK1Freq>
 8007ac8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	4a81      	ldr	r2, [pc, #516]	@ (8007cd4 <HAL_I2C_Init+0x274>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d807      	bhi.n	8007ae4 <HAL_I2C_Init+0x84>
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	4a80      	ldr	r2, [pc, #512]	@ (8007cd8 <HAL_I2C_Init+0x278>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	bf94      	ite	ls
 8007adc:	2301      	movls	r3, #1
 8007ade:	2300      	movhi	r3, #0
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	e006      	b.n	8007af2 <HAL_I2C_Init+0x92>
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	4a7d      	ldr	r2, [pc, #500]	@ (8007cdc <HAL_I2C_Init+0x27c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	bf94      	ite	ls
 8007aec:	2301      	movls	r3, #1
 8007aee:	2300      	movhi	r3, #0
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e0e7      	b.n	8007cca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	4a78      	ldr	r2, [pc, #480]	@ (8007ce0 <HAL_I2C_Init+0x280>)
 8007afe:	fba2 2303 	umull	r2, r3, r2, r3
 8007b02:	0c9b      	lsrs	r3, r3, #18
 8007b04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	6a1b      	ldr	r3, [r3, #32]
 8007b20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	4a6a      	ldr	r2, [pc, #424]	@ (8007cd4 <HAL_I2C_Init+0x274>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d802      	bhi.n	8007b34 <HAL_I2C_Init+0xd4>
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	3301      	adds	r3, #1
 8007b32:	e009      	b.n	8007b48 <HAL_I2C_Init+0xe8>
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007b3a:	fb02 f303 	mul.w	r3, r2, r3
 8007b3e:	4a69      	ldr	r2, [pc, #420]	@ (8007ce4 <HAL_I2C_Init+0x284>)
 8007b40:	fba2 2303 	umull	r2, r3, r2, r3
 8007b44:	099b      	lsrs	r3, r3, #6
 8007b46:	3301      	adds	r3, #1
 8007b48:	687a      	ldr	r2, [r7, #4]
 8007b4a:	6812      	ldr	r2, [r2, #0]
 8007b4c:	430b      	orrs	r3, r1
 8007b4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	69db      	ldr	r3, [r3, #28]
 8007b56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007b5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	495c      	ldr	r1, [pc, #368]	@ (8007cd4 <HAL_I2C_Init+0x274>)
 8007b64:	428b      	cmp	r3, r1
 8007b66:	d819      	bhi.n	8007b9c <HAL_I2C_Init+0x13c>
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	1e59      	subs	r1, r3, #1
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	005b      	lsls	r3, r3, #1
 8007b72:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b76:	1c59      	adds	r1, r3, #1
 8007b78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007b7c:	400b      	ands	r3, r1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d00a      	beq.n	8007b98 <HAL_I2C_Init+0x138>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	1e59      	subs	r1, r3, #1
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	005b      	lsls	r3, r3, #1
 8007b8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b90:	3301      	adds	r3, #1
 8007b92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b96:	e051      	b.n	8007c3c <HAL_I2C_Init+0x1dc>
 8007b98:	2304      	movs	r3, #4
 8007b9a:	e04f      	b.n	8007c3c <HAL_I2C_Init+0x1dc>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d111      	bne.n	8007bc8 <HAL_I2C_Init+0x168>
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	1e58      	subs	r0, r3, #1
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6859      	ldr	r1, [r3, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	005b      	lsls	r3, r3, #1
 8007bb0:	440b      	add	r3, r1
 8007bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	bf0c      	ite	eq
 8007bc0:	2301      	moveq	r3, #1
 8007bc2:	2300      	movne	r3, #0
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	e012      	b.n	8007bee <HAL_I2C_Init+0x18e>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	1e58      	subs	r0, r3, #1
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6859      	ldr	r1, [r3, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	440b      	add	r3, r1
 8007bd6:	0099      	lsls	r1, r3, #2
 8007bd8:	440b      	add	r3, r1
 8007bda:	fbb0 f3f3 	udiv	r3, r0, r3
 8007bde:	3301      	adds	r3, #1
 8007be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	bf0c      	ite	eq
 8007be8:	2301      	moveq	r3, #1
 8007bea:	2300      	movne	r3, #0
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d001      	beq.n	8007bf6 <HAL_I2C_Init+0x196>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e022      	b.n	8007c3c <HAL_I2C_Init+0x1dc>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d10e      	bne.n	8007c1c <HAL_I2C_Init+0x1bc>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	1e58      	subs	r0, r3, #1
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6859      	ldr	r1, [r3, #4]
 8007c06:	460b      	mov	r3, r1
 8007c08:	005b      	lsls	r3, r3, #1
 8007c0a:	440b      	add	r3, r1
 8007c0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c10:	3301      	adds	r3, #1
 8007c12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c1a:	e00f      	b.n	8007c3c <HAL_I2C_Init+0x1dc>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	1e58      	subs	r0, r3, #1
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6859      	ldr	r1, [r3, #4]
 8007c24:	460b      	mov	r3, r1
 8007c26:	009b      	lsls	r3, r3, #2
 8007c28:	440b      	add	r3, r1
 8007c2a:	0099      	lsls	r1, r3, #2
 8007c2c:	440b      	add	r3, r1
 8007c2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007c32:	3301      	adds	r3, #1
 8007c34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c3c:	6879      	ldr	r1, [r7, #4]
 8007c3e:	6809      	ldr	r1, [r1, #0]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	69da      	ldr	r2, [r3, #28]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	431a      	orrs	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007c6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	6911      	ldr	r1, [r2, #16]
 8007c72:	687a      	ldr	r2, [r7, #4]
 8007c74:	68d2      	ldr	r2, [r2, #12]
 8007c76:	4311      	orrs	r1, r2
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	6812      	ldr	r2, [r2, #0]
 8007c7c:	430b      	orrs	r3, r1
 8007c7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	695a      	ldr	r2, [r3, #20]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	431a      	orrs	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f042 0201 	orr.w	r2, r2, #1
 8007caa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2220      	movs	r2, #32
 8007cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	000186a0 	.word	0x000186a0
 8007cd8:	001e847f 	.word	0x001e847f
 8007cdc:	003d08ff 	.word	0x003d08ff
 8007ce0:	431bde83 	.word	0x431bde83
 8007ce4:	10624dd3 	.word	0x10624dd3

08007ce8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b088      	sub	sp, #32
 8007cec:	af02      	add	r7, sp, #8
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	607a      	str	r2, [r7, #4]
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	817b      	strh	r3, [r7, #10]
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007cfc:	f7fe fd1e 	bl	800673c <HAL_GetTick>
 8007d00:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	2b20      	cmp	r3, #32
 8007d0c:	f040 80e0 	bne.w	8007ed0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	9300      	str	r3, [sp, #0]
 8007d14:	2319      	movs	r3, #25
 8007d16:	2201      	movs	r2, #1
 8007d18:	4970      	ldr	r1, [pc, #448]	@ (8007edc <HAL_I2C_Master_Transmit+0x1f4>)
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f000 ff7e 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d001      	beq.n	8007d2a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007d26:	2302      	movs	r3, #2
 8007d28:	e0d3      	b.n	8007ed2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d101      	bne.n	8007d38 <HAL_I2C_Master_Transmit+0x50>
 8007d34:	2302      	movs	r3, #2
 8007d36:	e0cc      	b.n	8007ed2 <HAL_I2C_Master_Transmit+0x1ea>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d007      	beq.n	8007d5e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f042 0201 	orr.w	r2, r2, #1
 8007d5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d6c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2221      	movs	r2, #33	@ 0x21
 8007d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2210      	movs	r2, #16
 8007d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2200      	movs	r2, #0
 8007d82:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	687a      	ldr	r2, [r7, #4]
 8007d88:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	893a      	ldrh	r2, [r7, #8]
 8007d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	4a50      	ldr	r2, [pc, #320]	@ (8007ee0 <HAL_I2C_Master_Transmit+0x1f8>)
 8007d9e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007da0:	8979      	ldrh	r1, [r7, #10]
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	6a3a      	ldr	r2, [r7, #32]
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f000 fd38 	bl	800881c <I2C_MasterRequestWrite>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e08d      	b.n	8007ed2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007db6:	2300      	movs	r3, #0
 8007db8:	613b      	str	r3, [r7, #16]
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	695b      	ldr	r3, [r3, #20]
 8007dc0:	613b      	str	r3, [r7, #16]
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	699b      	ldr	r3, [r3, #24]
 8007dc8:	613b      	str	r3, [r7, #16]
 8007dca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007dcc:	e066      	b.n	8007e9c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dce:	697a      	ldr	r2, [r7, #20]
 8007dd0:	6a39      	ldr	r1, [r7, #32]
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	f001 f83c 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00d      	beq.n	8007dfa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007de2:	2b04      	cmp	r3, #4
 8007de4:	d107      	bne.n	8007df6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007df4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	e06b      	b.n	8007ed2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dfe:	781a      	ldrb	r2, [r3, #0]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e0a:	1c5a      	adds	r2, r3, #1
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	3b01      	subs	r3, #1
 8007e18:	b29a      	uxth	r2, r3
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e22:	3b01      	subs	r3, #1
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	695b      	ldr	r3, [r3, #20]
 8007e30:	f003 0304 	and.w	r3, r3, #4
 8007e34:	2b04      	cmp	r3, #4
 8007e36:	d11b      	bne.n	8007e70 <HAL_I2C_Master_Transmit+0x188>
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d017      	beq.n	8007e70 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e44:	781a      	ldrb	r2, [r3, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e50:	1c5a      	adds	r2, r3, #1
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e68:	3b01      	subs	r3, #1
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e70:	697a      	ldr	r2, [r7, #20]
 8007e72:	6a39      	ldr	r1, [r7, #32]
 8007e74:	68f8      	ldr	r0, [r7, #12]
 8007e76:	f001 f833 	bl	8008ee0 <I2C_WaitOnBTFFlagUntilTimeout>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d00d      	beq.n	8007e9c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e84:	2b04      	cmp	r3, #4
 8007e86:	d107      	bne.n	8007e98 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e96:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e01a      	b.n	8007ed2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d194      	bne.n	8007dce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2220      	movs	r2, #32
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	e000      	b.n	8007ed2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007ed0:	2302      	movs	r3, #2
  }
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3718      	adds	r7, #24
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	00100002 	.word	0x00100002
 8007ee0:	ffff0000 	.word	0xffff0000

08007ee4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b088      	sub	sp, #32
 8007ee8:	af02      	add	r7, sp, #8
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	4608      	mov	r0, r1
 8007eee:	4611      	mov	r1, r2
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	817b      	strh	r3, [r7, #10]
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	813b      	strh	r3, [r7, #8]
 8007efa:	4613      	mov	r3, r2
 8007efc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007efe:	f7fe fc1d 	bl	800673c <HAL_GetTick>
 8007f02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	2b20      	cmp	r3, #32
 8007f0e:	f040 80d9 	bne.w	80080c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	9300      	str	r3, [sp, #0]
 8007f16:	2319      	movs	r3, #25
 8007f18:	2201      	movs	r2, #1
 8007f1a:	496d      	ldr	r1, [pc, #436]	@ (80080d0 <HAL_I2C_Mem_Write+0x1ec>)
 8007f1c:	68f8      	ldr	r0, [r7, #12]
 8007f1e:	f000 fe7d 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8007f22:	4603      	mov	r3, r0
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d001      	beq.n	8007f2c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007f28:	2302      	movs	r3, #2
 8007f2a:	e0cc      	b.n	80080c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d101      	bne.n	8007f3a <HAL_I2C_Mem_Write+0x56>
 8007f36:	2302      	movs	r3, #2
 8007f38:	e0c5      	b.n	80080c6 <HAL_I2C_Mem_Write+0x1e2>
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0301 	and.w	r3, r3, #1
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d007      	beq.n	8007f60 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f042 0201 	orr.w	r2, r2, #1
 8007f5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2221      	movs	r2, #33	@ 0x21
 8007f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2240      	movs	r2, #64	@ 0x40
 8007f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2200      	movs	r2, #0
 8007f84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6a3a      	ldr	r2, [r7, #32]
 8007f8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f96:	b29a      	uxth	r2, r3
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	4a4d      	ldr	r2, [pc, #308]	@ (80080d4 <HAL_I2C_Mem_Write+0x1f0>)
 8007fa0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007fa2:	88f8      	ldrh	r0, [r7, #6]
 8007fa4:	893a      	ldrh	r2, [r7, #8]
 8007fa6:	8979      	ldrh	r1, [r7, #10]
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	9301      	str	r3, [sp, #4]
 8007fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f000 fcb4 	bl	8008920 <I2C_RequestMemoryWrite>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d052      	beq.n	8008064 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e081      	b.n	80080c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007fc2:	697a      	ldr	r2, [r7, #20]
 8007fc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007fc6:	68f8      	ldr	r0, [r7, #12]
 8007fc8:	f000 ff42 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00d      	beq.n	8007fee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd6:	2b04      	cmp	r3, #4
 8007fd8:	d107      	bne.n	8007fea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fe8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e06b      	b.n	80080c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff2:	781a      	ldrb	r2, [r3, #0]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008008:	3b01      	subs	r3, #1
 800800a:	b29a      	uxth	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008014:	b29b      	uxth	r3, r3
 8008016:	3b01      	subs	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	695b      	ldr	r3, [r3, #20]
 8008024:	f003 0304 	and.w	r3, r3, #4
 8008028:	2b04      	cmp	r3, #4
 800802a:	d11b      	bne.n	8008064 <HAL_I2C_Mem_Write+0x180>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008030:	2b00      	cmp	r3, #0
 8008032:	d017      	beq.n	8008064 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008038:	781a      	ldrb	r2, [r3, #0]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008044:	1c5a      	adds	r2, r3, #1
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800804e:	3b01      	subs	r3, #1
 8008050:	b29a      	uxth	r2, r3
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800805a:	b29b      	uxth	r3, r3
 800805c:	3b01      	subs	r3, #1
 800805e:	b29a      	uxth	r2, r3
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1aa      	bne.n	8007fc2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800806c:	697a      	ldr	r2, [r7, #20]
 800806e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008070:	68f8      	ldr	r0, [r7, #12]
 8008072:	f000 ff35 	bl	8008ee0 <I2C_WaitOnBTFFlagUntilTimeout>
 8008076:	4603      	mov	r3, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00d      	beq.n	8008098 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008080:	2b04      	cmp	r3, #4
 8008082:	d107      	bne.n	8008094 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008092:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e016      	b.n	80080c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2220      	movs	r2, #32
 80080ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2200      	movs	r2, #0
 80080b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80080c0:	2300      	movs	r3, #0
 80080c2:	e000      	b.n	80080c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80080c4:	2302      	movs	r3, #2
  }
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3718      	adds	r7, #24
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	00100002 	.word	0x00100002
 80080d4:	ffff0000 	.word	0xffff0000

080080d8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08c      	sub	sp, #48	@ 0x30
 80080dc:	af02      	add	r7, sp, #8
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	4608      	mov	r0, r1
 80080e2:	4611      	mov	r1, r2
 80080e4:	461a      	mov	r2, r3
 80080e6:	4603      	mov	r3, r0
 80080e8:	817b      	strh	r3, [r7, #10]
 80080ea:	460b      	mov	r3, r1
 80080ec:	813b      	strh	r3, [r7, #8]
 80080ee:	4613      	mov	r3, r2
 80080f0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80080f2:	2300      	movs	r3, #0
 80080f4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80080f6:	f7fe fb21 	bl	800673c <HAL_GetTick>
 80080fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008102:	b2db      	uxtb	r3, r3
 8008104:	2b20      	cmp	r3, #32
 8008106:	f040 8250 	bne.w	80085aa <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800810a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800810c:	9300      	str	r3, [sp, #0]
 800810e:	2319      	movs	r3, #25
 8008110:	2201      	movs	r2, #1
 8008112:	4982      	ldr	r1, [pc, #520]	@ (800831c <HAL_I2C_Mem_Read+0x244>)
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f000 fd81 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 800811a:	4603      	mov	r3, r0
 800811c:	2b00      	cmp	r3, #0
 800811e:	d001      	beq.n	8008124 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8008120:	2302      	movs	r3, #2
 8008122:	e243      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800812a:	2b01      	cmp	r3, #1
 800812c:	d101      	bne.n	8008132 <HAL_I2C_Mem_Read+0x5a>
 800812e:	2302      	movs	r3, #2
 8008130:	e23c      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	2b01      	cmp	r3, #1
 8008146:	d007      	beq.n	8008158 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f042 0201 	orr.w	r2, r2, #1
 8008156:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008166:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2222      	movs	r2, #34	@ 0x22
 800816c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2240      	movs	r2, #64	@ 0x40
 8008174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2200      	movs	r2, #0
 800817c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008182:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008188:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800818e:	b29a      	uxth	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	4a62      	ldr	r2, [pc, #392]	@ (8008320 <HAL_I2C_Mem_Read+0x248>)
 8008198:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800819a:	88f8      	ldrh	r0, [r7, #6]
 800819c:	893a      	ldrh	r2, [r7, #8]
 800819e:	8979      	ldrh	r1, [r7, #10]
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	9301      	str	r3, [sp, #4]
 80081a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081a6:	9300      	str	r3, [sp, #0]
 80081a8:	4603      	mov	r3, r0
 80081aa:	68f8      	ldr	r0, [r7, #12]
 80081ac:	f000 fc4e 	bl	8008a4c <I2C_RequestMemoryRead>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d001      	beq.n	80081ba <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80081b6:	2301      	movs	r3, #1
 80081b8:	e1f8      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d113      	bne.n	80081ea <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081c2:	2300      	movs	r3, #0
 80081c4:	61fb      	str	r3, [r7, #28]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	695b      	ldr	r3, [r3, #20]
 80081cc:	61fb      	str	r3, [r7, #28]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	699b      	ldr	r3, [r3, #24]
 80081d4:	61fb      	str	r3, [r7, #28]
 80081d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081e6:	601a      	str	r2, [r3, #0]
 80081e8:	e1cc      	b.n	8008584 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d11e      	bne.n	8008230 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008200:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008202:	b672      	cpsid	i
}
 8008204:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008206:	2300      	movs	r3, #0
 8008208:	61bb      	str	r3, [r7, #24]
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	61bb      	str	r3, [r7, #24]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	699b      	ldr	r3, [r3, #24]
 8008218:	61bb      	str	r3, [r7, #24]
 800821a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800822a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800822c:	b662      	cpsie	i
}
 800822e:	e035      	b.n	800829c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008234:	2b02      	cmp	r3, #2
 8008236:	d11e      	bne.n	8008276 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008246:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008248:	b672      	cpsid	i
}
 800824a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800824c:	2300      	movs	r3, #0
 800824e:	617b      	str	r3, [r7, #20]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	695b      	ldr	r3, [r3, #20]
 8008256:	617b      	str	r3, [r7, #20]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	699b      	ldr	r3, [r3, #24]
 800825e:	617b      	str	r3, [r7, #20]
 8008260:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008270:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8008272:	b662      	cpsie	i
}
 8008274:	e012      	b.n	800829c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008284:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008286:	2300      	movs	r3, #0
 8008288:	613b      	str	r3, [r7, #16]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	695b      	ldr	r3, [r3, #20]
 8008290:	613b      	str	r3, [r7, #16]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	699b      	ldr	r3, [r3, #24]
 8008298:	613b      	str	r3, [r7, #16]
 800829a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800829c:	e172      	b.n	8008584 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082a2:	2b03      	cmp	r3, #3
 80082a4:	f200 811f 	bhi.w	80084e6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082ac:	2b01      	cmp	r3, #1
 80082ae:	d123      	bne.n	80082f8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80082b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f000 fe5b 	bl	8008f70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e173      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	691a      	ldr	r2, [r3, #16]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ce:	b2d2      	uxtb	r2, r2
 80082d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d6:	1c5a      	adds	r2, r3, #1
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082e0:	3b01      	subs	r3, #1
 80082e2:	b29a      	uxth	r2, r3
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	3b01      	subs	r3, #1
 80082f0:	b29a      	uxth	r2, r3
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80082f6:	e145      	b.n	8008584 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d152      	bne.n	80083a6 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008302:	9300      	str	r3, [sp, #0]
 8008304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008306:	2200      	movs	r2, #0
 8008308:	4906      	ldr	r1, [pc, #24]	@ (8008324 <HAL_I2C_Mem_Read+0x24c>)
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f000 fc86 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8008310:	4603      	mov	r3, r0
 8008312:	2b00      	cmp	r3, #0
 8008314:	d008      	beq.n	8008328 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8008316:	2301      	movs	r3, #1
 8008318:	e148      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
 800831a:	bf00      	nop
 800831c:	00100002 	.word	0x00100002
 8008320:	ffff0000 	.word	0xffff0000
 8008324:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8008328:	b672      	cpsid	i
}
 800832a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800833a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	691a      	ldr	r2, [r3, #16]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008346:	b2d2      	uxtb	r2, r2
 8008348:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800834e:	1c5a      	adds	r2, r3, #1
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008358:	3b01      	subs	r3, #1
 800835a:	b29a      	uxth	r2, r3
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008364:	b29b      	uxth	r3, r3
 8008366:	3b01      	subs	r3, #1
 8008368:	b29a      	uxth	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800836e:	b662      	cpsie	i
}
 8008370:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	691a      	ldr	r2, [r3, #16]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800837c:	b2d2      	uxtb	r2, r2
 800837e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008384:	1c5a      	adds	r2, r3, #1
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800838e:	3b01      	subs	r3, #1
 8008390:	b29a      	uxth	r2, r3
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800839a:	b29b      	uxth	r3, r3
 800839c:	3b01      	subs	r3, #1
 800839e:	b29a      	uxth	r2, r3
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80083a4:	e0ee      	b.n	8008584 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80083a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ac:	2200      	movs	r2, #0
 80083ae:	4981      	ldr	r1, [pc, #516]	@ (80085b4 <HAL_I2C_Mem_Read+0x4dc>)
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f000 fc33 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 80083b6:	4603      	mov	r3, r0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d001      	beq.n	80083c0 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e0f5      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80083d0:	b672      	cpsid	i
}
 80083d2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	691a      	ldr	r2, [r3, #16]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083de:	b2d2      	uxtb	r2, r2
 80083e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083e6:	1c5a      	adds	r2, r3, #1
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083f0:	3b01      	subs	r3, #1
 80083f2:	b29a      	uxth	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	3b01      	subs	r3, #1
 8008400:	b29a      	uxth	r2, r3
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008406:	4b6c      	ldr	r3, [pc, #432]	@ (80085b8 <HAL_I2C_Mem_Read+0x4e0>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	08db      	lsrs	r3, r3, #3
 800840c:	4a6b      	ldr	r2, [pc, #428]	@ (80085bc <HAL_I2C_Mem_Read+0x4e4>)
 800840e:	fba2 2303 	umull	r2, r3, r2, r3
 8008412:	0a1a      	lsrs	r2, r3, #8
 8008414:	4613      	mov	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	4413      	add	r3, r2
 800841a:	00da      	lsls	r2, r3, #3
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8008420:	6a3b      	ldr	r3, [r7, #32]
 8008422:	3b01      	subs	r3, #1
 8008424:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8008426:	6a3b      	ldr	r3, [r7, #32]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d118      	bne.n	800845e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2220      	movs	r2, #32
 8008436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008446:	f043 0220 	orr.w	r2, r3, #32
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800844e:	b662      	cpsie	i
}
 8008450:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	e0a6      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	f003 0304 	and.w	r3, r3, #4
 8008468:	2b04      	cmp	r3, #4
 800846a:	d1d9      	bne.n	8008420 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681a      	ldr	r2, [r3, #0]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800847a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	691a      	ldr	r2, [r3, #16]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008486:	b2d2      	uxtb	r2, r2
 8008488:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008498:	3b01      	subs	r3, #1
 800849a:	b29a      	uxth	r2, r3
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	3b01      	subs	r3, #1
 80084a8:	b29a      	uxth	r2, r3
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80084ae:	b662      	cpsie	i
}
 80084b0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	691a      	ldr	r2, [r3, #16]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084bc:	b2d2      	uxtb	r2, r2
 80084be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084c4:	1c5a      	adds	r2, r3, #1
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084ce:	3b01      	subs	r3, #1
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084da:	b29b      	uxth	r3, r3
 80084dc:	3b01      	subs	r3, #1
 80084de:	b29a      	uxth	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80084e4:	e04e      	b.n	8008584 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f000 fd40 	bl	8008f70 <I2C_WaitOnRXNEFlagUntilTimeout>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d001      	beq.n	80084fa <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e058      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	691a      	ldr	r2, [r3, #16]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008504:	b2d2      	uxtb	r2, r2
 8008506:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850c:	1c5a      	adds	r2, r3, #1
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008516:	3b01      	subs	r3, #1
 8008518:	b29a      	uxth	r2, r3
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008522:	b29b      	uxth	r3, r3
 8008524:	3b01      	subs	r3, #1
 8008526:	b29a      	uxth	r2, r3
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	695b      	ldr	r3, [r3, #20]
 8008532:	f003 0304 	and.w	r3, r3, #4
 8008536:	2b04      	cmp	r3, #4
 8008538:	d124      	bne.n	8008584 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800853e:	2b03      	cmp	r3, #3
 8008540:	d107      	bne.n	8008552 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008550:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	691a      	ldr	r2, [r3, #16]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800855c:	b2d2      	uxtb	r2, r2
 800855e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800856e:	3b01      	subs	r3, #1
 8008570:	b29a      	uxth	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800857a:	b29b      	uxth	r3, r3
 800857c:	3b01      	subs	r3, #1
 800857e:	b29a      	uxth	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008588:	2b00      	cmp	r3, #0
 800858a:	f47f ae88 	bne.w	800829e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2220      	movs	r2, #32
 8008592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	2200      	movs	r2, #0
 800859a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2200      	movs	r2, #0
 80085a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80085a6:	2300      	movs	r3, #0
 80085a8:	e000      	b.n	80085ac <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80085aa:	2302      	movs	r3, #2
  }
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3728      	adds	r7, #40	@ 0x28
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	00010004 	.word	0x00010004
 80085b8:	20000030 	.word	0x20000030
 80085bc:	14f8b589 	.word	0x14f8b589

080085c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b08a      	sub	sp, #40	@ 0x28
 80085c4:	af02      	add	r7, sp, #8
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	607a      	str	r2, [r7, #4]
 80085ca:	603b      	str	r3, [r7, #0]
 80085cc:	460b      	mov	r3, r1
 80085ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80085d0:	f7fe f8b4 	bl	800673c <HAL_GetTick>
 80085d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80085d6:	2300      	movs	r3, #0
 80085d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b20      	cmp	r3, #32
 80085e4:	f040 8111 	bne.w	800880a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	9300      	str	r3, [sp, #0]
 80085ec:	2319      	movs	r3, #25
 80085ee:	2201      	movs	r2, #1
 80085f0:	4988      	ldr	r1, [pc, #544]	@ (8008814 <HAL_I2C_IsDeviceReady+0x254>)
 80085f2:	68f8      	ldr	r0, [r7, #12]
 80085f4:	f000 fb12 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 80085f8:	4603      	mov	r3, r0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d001      	beq.n	8008602 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80085fe:	2302      	movs	r3, #2
 8008600:	e104      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008608:	2b01      	cmp	r3, #1
 800860a:	d101      	bne.n	8008610 <HAL_I2C_IsDeviceReady+0x50>
 800860c:	2302      	movs	r3, #2
 800860e:	e0fd      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2201      	movs	r2, #1
 8008614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f003 0301 	and.w	r3, r3, #1
 8008622:	2b01      	cmp	r3, #1
 8008624:	d007      	beq.n	8008636 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f042 0201 	orr.w	r2, r2, #1
 8008634:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008644:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2224      	movs	r2, #36	@ 0x24
 800864a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	4a70      	ldr	r2, [pc, #448]	@ (8008818 <HAL_I2C_IsDeviceReady+0x258>)
 8008658:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008668:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2200      	movs	r2, #0
 8008672:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f000 fad0 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 800867c:	4603      	mov	r3, r0
 800867e:	2b00      	cmp	r3, #0
 8008680:	d00d      	beq.n	800869e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800868c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008690:	d103      	bne.n	800869a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008698:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800869a:	2303      	movs	r3, #3
 800869c:	e0b6      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800869e:	897b      	ldrh	r3, [r7, #10]
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	461a      	mov	r2, r3
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80086ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80086ae:	f7fe f845 	bl	800673c <HAL_GetTick>
 80086b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	695b      	ldr	r3, [r3, #20]
 80086ba:	f003 0302 	and.w	r3, r3, #2
 80086be:	2b02      	cmp	r3, #2
 80086c0:	bf0c      	ite	eq
 80086c2:	2301      	moveq	r3, #1
 80086c4:	2300      	movne	r3, #0
 80086c6:	b2db      	uxtb	r3, r3
 80086c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	695b      	ldr	r3, [r3, #20]
 80086d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086d8:	bf0c      	ite	eq
 80086da:	2301      	moveq	r3, #1
 80086dc:	2300      	movne	r3, #0
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80086e2:	e025      	b.n	8008730 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80086e4:	f7fe f82a 	bl	800673c <HAL_GetTick>
 80086e8:	4602      	mov	r2, r0
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d302      	bcc.n	80086fa <HAL_I2C_IsDeviceReady+0x13a>
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d103      	bne.n	8008702 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	22a0      	movs	r2, #160	@ 0xa0
 80086fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	695b      	ldr	r3, [r3, #20]
 8008708:	f003 0302 	and.w	r3, r3, #2
 800870c:	2b02      	cmp	r3, #2
 800870e:	bf0c      	ite	eq
 8008710:	2301      	moveq	r3, #1
 8008712:	2300      	movne	r3, #0
 8008714:	b2db      	uxtb	r3, r3
 8008716:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	695b      	ldr	r3, [r3, #20]
 800871e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008722:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008726:	bf0c      	ite	eq
 8008728:	2301      	moveq	r3, #1
 800872a:	2300      	movne	r3, #0
 800872c:	b2db      	uxtb	r3, r3
 800872e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008736:	b2db      	uxtb	r3, r3
 8008738:	2ba0      	cmp	r3, #160	@ 0xa0
 800873a:	d005      	beq.n	8008748 <HAL_I2C_IsDeviceReady+0x188>
 800873c:	7dfb      	ldrb	r3, [r7, #23]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d102      	bne.n	8008748 <HAL_I2C_IsDeviceReady+0x188>
 8008742:	7dbb      	ldrb	r3, [r7, #22]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d0cd      	beq.n	80086e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2220      	movs	r2, #32
 800874c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	695b      	ldr	r3, [r3, #20]
 8008756:	f003 0302 	and.w	r3, r3, #2
 800875a:	2b02      	cmp	r3, #2
 800875c:	d129      	bne.n	80087b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800876c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800876e:	2300      	movs	r3, #0
 8008770:	613b      	str	r3, [r7, #16]
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	613b      	str	r3, [r7, #16]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	699b      	ldr	r3, [r3, #24]
 8008780:	613b      	str	r3, [r7, #16]
 8008782:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	2319      	movs	r3, #25
 800878a:	2201      	movs	r2, #1
 800878c:	4921      	ldr	r1, [pc, #132]	@ (8008814 <HAL_I2C_IsDeviceReady+0x254>)
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	f000 fa44 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e036      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2220      	movs	r2, #32
 80087a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80087ae:	2300      	movs	r3, #0
 80087b0:	e02c      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80087ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	2319      	movs	r3, #25
 80087d2:	2201      	movs	r2, #1
 80087d4:	490f      	ldr	r1, [pc, #60]	@ (8008814 <HAL_I2C_IsDeviceReady+0x254>)
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f000 fa20 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d001      	beq.n	80087e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	e012      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80087e6:	69bb      	ldr	r3, [r7, #24]
 80087e8:	3301      	adds	r3, #1
 80087ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80087ec:	69ba      	ldr	r2, [r7, #24]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	f4ff af32 	bcc.w	800865a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2220      	movs	r2, #32
 80087fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2200      	movs	r2, #0
 8008802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e000      	b.n	800880c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800880a:	2302      	movs	r3, #2
  }
}
 800880c:	4618      	mov	r0, r3
 800880e:	3720      	adds	r7, #32
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	00100002 	.word	0x00100002
 8008818:	ffff0000 	.word	0xffff0000

0800881c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b088      	sub	sp, #32
 8008820:	af02      	add	r7, sp, #8
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	607a      	str	r2, [r7, #4]
 8008826:	603b      	str	r3, [r7, #0]
 8008828:	460b      	mov	r3, r1
 800882a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008830:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	2b08      	cmp	r3, #8
 8008836:	d006      	beq.n	8008846 <I2C_MasterRequestWrite+0x2a>
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d003      	beq.n	8008846 <I2C_MasterRequestWrite+0x2a>
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8008844:	d108      	bne.n	8008858 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008854:	601a      	str	r2, [r3, #0]
 8008856:	e00b      	b.n	8008870 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800885c:	2b12      	cmp	r3, #18
 800885e:	d107      	bne.n	8008870 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800886e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800887c:	68f8      	ldr	r0, [r7, #12]
 800887e:	f000 f9cd 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00d      	beq.n	80088a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008896:	d103      	bne.n	80088a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800889e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80088a0:	2303      	movs	r3, #3
 80088a2:	e035      	b.n	8008910 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	691b      	ldr	r3, [r3, #16]
 80088a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80088ac:	d108      	bne.n	80088c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80088ae:	897b      	ldrh	r3, [r7, #10]
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	461a      	mov	r2, r3
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80088bc:	611a      	str	r2, [r3, #16]
 80088be:	e01b      	b.n	80088f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80088c0:	897b      	ldrh	r3, [r7, #10]
 80088c2:	11db      	asrs	r3, r3, #7
 80088c4:	b2db      	uxtb	r3, r3
 80088c6:	f003 0306 	and.w	r3, r3, #6
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	f063 030f 	orn	r3, r3, #15
 80088d0:	b2da      	uxtb	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	687a      	ldr	r2, [r7, #4]
 80088dc:	490e      	ldr	r1, [pc, #56]	@ (8008918 <I2C_MasterRequestWrite+0xfc>)
 80088de:	68f8      	ldr	r0, [r7, #12]
 80088e0:	f000 fa16 	bl	8008d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80088e4:	4603      	mov	r3, r0
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d001      	beq.n	80088ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80088ea:	2301      	movs	r3, #1
 80088ec:	e010      	b.n	8008910 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80088ee:	897b      	ldrh	r3, [r7, #10]
 80088f0:	b2da      	uxtb	r2, r3
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	4907      	ldr	r1, [pc, #28]	@ (800891c <I2C_MasterRequestWrite+0x100>)
 80088fe:	68f8      	ldr	r0, [r7, #12]
 8008900:	f000 fa06 	bl	8008d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	e000      	b.n	8008910 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3718      	adds	r7, #24
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	00010008 	.word	0x00010008
 800891c:	00010002 	.word	0x00010002

08008920 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b088      	sub	sp, #32
 8008924:	af02      	add	r7, sp, #8
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	4608      	mov	r0, r1
 800892a:	4611      	mov	r1, r2
 800892c:	461a      	mov	r2, r3
 800892e:	4603      	mov	r3, r0
 8008930:	817b      	strh	r3, [r7, #10]
 8008932:	460b      	mov	r3, r1
 8008934:	813b      	strh	r3, [r7, #8]
 8008936:	4613      	mov	r3, r2
 8008938:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	681a      	ldr	r2, [r3, #0]
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008948:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800894a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800894c:	9300      	str	r3, [sp, #0]
 800894e:	6a3b      	ldr	r3, [r7, #32]
 8008950:	2200      	movs	r2, #0
 8008952:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f000 f960 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00d      	beq.n	800897e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800896c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008970:	d103      	bne.n	800897a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008978:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e05f      	b.n	8008a3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800897e:	897b      	ldrh	r3, [r7, #10]
 8008980:	b2db      	uxtb	r3, r3
 8008982:	461a      	mov	r2, r3
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800898c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800898e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008990:	6a3a      	ldr	r2, [r7, #32]
 8008992:	492d      	ldr	r1, [pc, #180]	@ (8008a48 <I2C_RequestMemoryWrite+0x128>)
 8008994:	68f8      	ldr	r0, [r7, #12]
 8008996:	f000 f9bb 	bl	8008d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d001      	beq.n	80089a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	e04c      	b.n	8008a3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089a4:	2300      	movs	r3, #0
 80089a6:	617b      	str	r3, [r7, #20]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	695b      	ldr	r3, [r3, #20]
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	699b      	ldr	r3, [r3, #24]
 80089b6:	617b      	str	r3, [r7, #20]
 80089b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80089ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089bc:	6a39      	ldr	r1, [r7, #32]
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f000 fa46 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00d      	beq.n	80089e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d107      	bne.n	80089e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	681a      	ldr	r2, [r3, #0]
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80089e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e02b      	b.n	8008a3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80089e6:	88fb      	ldrh	r3, [r7, #6]
 80089e8:	2b01      	cmp	r3, #1
 80089ea:	d105      	bne.n	80089f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80089ec:	893b      	ldrh	r3, [r7, #8]
 80089ee:	b2da      	uxtb	r2, r3
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	611a      	str	r2, [r3, #16]
 80089f6:	e021      	b.n	8008a3c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80089f8:	893b      	ldrh	r3, [r7, #8]
 80089fa:	0a1b      	lsrs	r3, r3, #8
 80089fc:	b29b      	uxth	r3, r3
 80089fe:	b2da      	uxtb	r2, r3
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008a06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a08:	6a39      	ldr	r1, [r7, #32]
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f000 fa20 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00d      	beq.n	8008a32 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	d107      	bne.n	8008a2e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008a2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e005      	b.n	8008a3e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008a32:	893b      	ldrh	r3, [r7, #8]
 8008a34:	b2da      	uxtb	r2, r3
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008a3c:	2300      	movs	r3, #0
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3718      	adds	r7, #24
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	00010002 	.word	0x00010002

08008a4c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b088      	sub	sp, #32
 8008a50:	af02      	add	r7, sp, #8
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	4608      	mov	r0, r1
 8008a56:	4611      	mov	r1, r2
 8008a58:	461a      	mov	r2, r3
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	817b      	strh	r3, [r7, #10]
 8008a5e:	460b      	mov	r3, r1
 8008a60:	813b      	strh	r3, [r7, #8]
 8008a62:	4613      	mov	r3, r2
 8008a64:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008a74:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a88:	9300      	str	r3, [sp, #0]
 8008a8a:	6a3b      	ldr	r3, [r7, #32]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008a92:	68f8      	ldr	r0, [r7, #12]
 8008a94:	f000 f8c2 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d00d      	beq.n	8008aba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aac:	d103      	bne.n	8008ab6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ab4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e0aa      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008aba:	897b      	ldrh	r3, [r7, #10]
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	461a      	mov	r2, r3
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008ac8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008acc:	6a3a      	ldr	r2, [r7, #32]
 8008ace:	4952      	ldr	r1, [pc, #328]	@ (8008c18 <I2C_RequestMemoryRead+0x1cc>)
 8008ad0:	68f8      	ldr	r0, [r7, #12]
 8008ad2:	f000 f91d 	bl	8008d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d001      	beq.n	8008ae0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008adc:	2301      	movs	r3, #1
 8008ade:	e097      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	617b      	str	r3, [r7, #20]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	695b      	ldr	r3, [r3, #20]
 8008aea:	617b      	str	r3, [r7, #20]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	617b      	str	r3, [r7, #20]
 8008af4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008af8:	6a39      	ldr	r1, [r7, #32]
 8008afa:	68f8      	ldr	r0, [r7, #12]
 8008afc:	f000 f9a8 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00d      	beq.n	8008b22 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b0a:	2b04      	cmp	r3, #4
 8008b0c:	d107      	bne.n	8008b1e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008b1e:	2301      	movs	r3, #1
 8008b20:	e076      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b22:	88fb      	ldrh	r3, [r7, #6]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d105      	bne.n	8008b34 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b28:	893b      	ldrh	r3, [r7, #8]
 8008b2a:	b2da      	uxtb	r2, r3
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	611a      	str	r2, [r3, #16]
 8008b32:	e021      	b.n	8008b78 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008b34:	893b      	ldrh	r3, [r7, #8]
 8008b36:	0a1b      	lsrs	r3, r3, #8
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	b2da      	uxtb	r2, r3
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b44:	6a39      	ldr	r1, [r7, #32]
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f000 f982 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00d      	beq.n	8008b6e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b56:	2b04      	cmp	r3, #4
 8008b58:	d107      	bne.n	8008b6a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681a      	ldr	r2, [r3, #0]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e050      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b6e:	893b      	ldrh	r3, [r7, #8]
 8008b70:	b2da      	uxtb	r2, r3
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b7a:	6a39      	ldr	r1, [r7, #32]
 8008b7c:	68f8      	ldr	r0, [r7, #12]
 8008b7e:	f000 f967 	bl	8008e50 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b82:	4603      	mov	r3, r0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00d      	beq.n	8008ba4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8c:	2b04      	cmp	r3, #4
 8008b8e:	d107      	bne.n	8008ba0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e035      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bb2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	6a3b      	ldr	r3, [r7, #32]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008bc0:	68f8      	ldr	r0, [r7, #12]
 8008bc2:	f000 f82b 	bl	8008c1c <I2C_WaitOnFlagUntilTimeout>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00d      	beq.n	8008be8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bda:	d103      	bne.n	8008be4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008be2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008be4:	2303      	movs	r3, #3
 8008be6:	e013      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008be8:	897b      	ldrh	r3, [r7, #10]
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	f043 0301 	orr.w	r3, r3, #1
 8008bf0:	b2da      	uxtb	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfa:	6a3a      	ldr	r2, [r7, #32]
 8008bfc:	4906      	ldr	r1, [pc, #24]	@ (8008c18 <I2C_RequestMemoryRead+0x1cc>)
 8008bfe:	68f8      	ldr	r0, [r7, #12]
 8008c00:	f000 f886 	bl	8008d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d001      	beq.n	8008c0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e000      	b.n	8008c10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3718      	adds	r7, #24
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}
 8008c18:	00010002 	.word	0x00010002

08008c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b084      	sub	sp, #16
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	60b9      	str	r1, [r7, #8]
 8008c26:	603b      	str	r3, [r7, #0]
 8008c28:	4613      	mov	r3, r2
 8008c2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008c2c:	e048      	b.n	8008cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c34:	d044      	beq.n	8008cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c36:	f7fd fd81 	bl	800673c <HAL_GetTick>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	1ad3      	subs	r3, r2, r3
 8008c40:	683a      	ldr	r2, [r7, #0]
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d302      	bcc.n	8008c4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d139      	bne.n	8008cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	0c1b      	lsrs	r3, r3, #16
 8008c50:	b2db      	uxtb	r3, r3
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d10d      	bne.n	8008c72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	695b      	ldr	r3, [r3, #20]
 8008c5c:	43da      	mvns	r2, r3
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	4013      	ands	r3, r2
 8008c62:	b29b      	uxth	r3, r3
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	bf0c      	ite	eq
 8008c68:	2301      	moveq	r3, #1
 8008c6a:	2300      	movne	r3, #0
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	461a      	mov	r2, r3
 8008c70:	e00c      	b.n	8008c8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	699b      	ldr	r3, [r3, #24]
 8008c78:	43da      	mvns	r2, r3
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	bf0c      	ite	eq
 8008c84:	2301      	moveq	r3, #1
 8008c86:	2300      	movne	r3, #0
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	79fb      	ldrb	r3, [r7, #7]
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d116      	bne.n	8008cc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	2200      	movs	r2, #0
 8008c96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2220      	movs	r2, #32
 8008c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cac:	f043 0220 	orr.w	r2, r3, #32
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e023      	b.n	8008d08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	0c1b      	lsrs	r3, r3, #16
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	2b01      	cmp	r3, #1
 8008cc8:	d10d      	bne.n	8008ce6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	695b      	ldr	r3, [r3, #20]
 8008cd0:	43da      	mvns	r2, r3
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	4013      	ands	r3, r2
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	bf0c      	ite	eq
 8008cdc:	2301      	moveq	r3, #1
 8008cde:	2300      	movne	r3, #0
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	e00c      	b.n	8008d00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	699b      	ldr	r3, [r3, #24]
 8008cec:	43da      	mvns	r2, r3
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	4013      	ands	r3, r2
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	bf0c      	ite	eq
 8008cf8:	2301      	moveq	r3, #1
 8008cfa:	2300      	movne	r3, #0
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	461a      	mov	r2, r3
 8008d00:	79fb      	ldrb	r3, [r7, #7]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d093      	beq.n	8008c2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d06:	2300      	movs	r3, #0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3710      	adds	r7, #16
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
 8008d1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008d1e:	e071      	b.n	8008e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	695b      	ldr	r3, [r3, #20]
 8008d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d2e:	d123      	bne.n	8008d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681a      	ldr	r2, [r3, #0]
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008d48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2220      	movs	r2, #32
 8008d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d64:	f043 0204 	orr.w	r2, r3, #4
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008d74:	2301      	movs	r3, #1
 8008d76:	e067      	b.n	8008e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d7e:	d041      	beq.n	8008e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d80:	f7fd fcdc 	bl	800673c <HAL_GetTick>
 8008d84:	4602      	mov	r2, r0
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	1ad3      	subs	r3, r2, r3
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d302      	bcc.n	8008d96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d136      	bne.n	8008e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	0c1b      	lsrs	r3, r3, #16
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d10c      	bne.n	8008dba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	695b      	ldr	r3, [r3, #20]
 8008da6:	43da      	mvns	r2, r3
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	4013      	ands	r3, r2
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	bf14      	ite	ne
 8008db2:	2301      	movne	r3, #1
 8008db4:	2300      	moveq	r3, #0
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	e00b      	b.n	8008dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	43da      	mvns	r2, r3
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	bf14      	ite	ne
 8008dcc:	2301      	movne	r3, #1
 8008dce:	2300      	moveq	r3, #0
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d016      	beq.n	8008e04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2220      	movs	r2, #32
 8008de0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df0:	f043 0220 	orr.w	r2, r3, #32
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e021      	b.n	8008e48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	0c1b      	lsrs	r3, r3, #16
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	d10c      	bne.n	8008e28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	695b      	ldr	r3, [r3, #20]
 8008e14:	43da      	mvns	r2, r3
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	4013      	ands	r3, r2
 8008e1a:	b29b      	uxth	r3, r3
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	bf14      	ite	ne
 8008e20:	2301      	movne	r3, #1
 8008e22:	2300      	moveq	r3, #0
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	e00b      	b.n	8008e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	699b      	ldr	r3, [r3, #24]
 8008e2e:	43da      	mvns	r2, r3
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	4013      	ands	r3, r2
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	bf14      	ite	ne
 8008e3a:	2301      	movne	r3, #1
 8008e3c:	2300      	moveq	r3, #0
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f47f af6d 	bne.w	8008d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	60f8      	str	r0, [r7, #12]
 8008e58:	60b9      	str	r1, [r7, #8]
 8008e5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008e5c:	e034      	b.n	8008ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f000 f8e3 	bl	800902a <I2C_IsAcknowledgeFailed>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d001      	beq.n	8008e6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e034      	b.n	8008ed8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e74:	d028      	beq.n	8008ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e76:	f7fd fc61 	bl	800673c <HAL_GetTick>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	1ad3      	subs	r3, r2, r3
 8008e80:	68ba      	ldr	r2, [r7, #8]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d302      	bcc.n	8008e8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d11d      	bne.n	8008ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e96:	2b80      	cmp	r3, #128	@ 0x80
 8008e98:	d016      	beq.n	8008ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2220      	movs	r2, #32
 8008ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eb4:	f043 0220 	orr.w	r2, r3, #32
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e007      	b.n	8008ed8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	695b      	ldr	r3, [r3, #20]
 8008ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ed2:	2b80      	cmp	r3, #128	@ 0x80
 8008ed4:	d1c3      	bne.n	8008e5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008ed6:	2300      	movs	r3, #0
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3710      	adds	r7, #16
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}

08008ee0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008eec:	e034      	b.n	8008f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f000 f89b 	bl	800902a <I2C_IsAcknowledgeFailed>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d001      	beq.n	8008efe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e034      	b.n	8008f68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f04:	d028      	beq.n	8008f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f06:	f7fd fc19 	bl	800673c <HAL_GetTick>
 8008f0a:	4602      	mov	r2, r0
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	1ad3      	subs	r3, r2, r3
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d302      	bcc.n	8008f1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d11d      	bne.n	8008f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	695b      	ldr	r3, [r3, #20]
 8008f22:	f003 0304 	and.w	r3, r3, #4
 8008f26:	2b04      	cmp	r3, #4
 8008f28:	d016      	beq.n	8008f58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2220      	movs	r2, #32
 8008f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f44:	f043 0220 	orr.w	r2, r3, #32
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	e007      	b.n	8008f68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	695b      	ldr	r3, [r3, #20]
 8008f5e:	f003 0304 	and.w	r3, r3, #4
 8008f62:	2b04      	cmp	r3, #4
 8008f64:	d1c3      	bne.n	8008eee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008f66:	2300      	movs	r3, #0
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008f7c:	e049      	b.n	8009012 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	695b      	ldr	r3, [r3, #20]
 8008f84:	f003 0310 	and.w	r3, r3, #16
 8008f88:	2b10      	cmp	r3, #16
 8008f8a:	d119      	bne.n	8008fc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f06f 0210 	mvn.w	r2, #16
 8008f94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2220      	movs	r2, #32
 8008fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e030      	b.n	8009022 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fc0:	f7fd fbbc 	bl	800673c <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	68ba      	ldr	r2, [r7, #8]
 8008fcc:	429a      	cmp	r2, r3
 8008fce:	d302      	bcc.n	8008fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d11d      	bne.n	8009012 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	695b      	ldr	r3, [r3, #20]
 8008fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fe0:	2b40      	cmp	r3, #64	@ 0x40
 8008fe2:	d016      	beq.n	8009012 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2220      	movs	r2, #32
 8008fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ffe:	f043 0220 	orr.w	r2, r3, #32
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e007      	b.n	8009022 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	695b      	ldr	r3, [r3, #20]
 8009018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800901c:	2b40      	cmp	r3, #64	@ 0x40
 800901e:	d1ae      	bne.n	8008f7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009020:	2300      	movs	r3, #0
}
 8009022:	4618      	mov	r0, r3
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}

0800902a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800902a:	b480      	push	{r7}
 800902c:	b083      	sub	sp, #12
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	695b      	ldr	r3, [r3, #20]
 8009038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800903c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009040:	d11b      	bne.n	800907a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800904a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2220      	movs	r2, #32
 8009056:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2200      	movs	r2, #0
 800905e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009066:	f043 0204 	orr.w	r2, r3, #4
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8009076:	2301      	movs	r3, #1
 8009078:	e000      	b.n	800907c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	bc80      	pop	{r7}
 8009084:	4770      	bx	lr
	...

08009088 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009088:	b480      	push	{r7}
 800908a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800908c:	4b03      	ldr	r3, [pc, #12]	@ (800909c <HAL_PWR_EnableBkUpAccess+0x14>)
 800908e:	2201      	movs	r2, #1
 8009090:	601a      	str	r2, [r3, #0]
}
 8009092:	bf00      	nop
 8009094:	46bd      	mov	sp, r7
 8009096:	bc80      	pop	{r7}
 8009098:	4770      	bx	lr
 800909a:	bf00      	nop
 800909c:	420e0020 	.word	0x420e0020

080090a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b086      	sub	sp, #24
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d101      	bne.n	80090b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e272      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f003 0301 	and.w	r3, r3, #1
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f000 8087 	beq.w	80091ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80090c0:	4b92      	ldr	r3, [pc, #584]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	f003 030c 	and.w	r3, r3, #12
 80090c8:	2b04      	cmp	r3, #4
 80090ca:	d00c      	beq.n	80090e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80090cc:	4b8f      	ldr	r3, [pc, #572]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80090ce:	685b      	ldr	r3, [r3, #4]
 80090d0:	f003 030c 	and.w	r3, r3, #12
 80090d4:	2b08      	cmp	r3, #8
 80090d6:	d112      	bne.n	80090fe <HAL_RCC_OscConfig+0x5e>
 80090d8:	4b8c      	ldr	r3, [pc, #560]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80090da:	685b      	ldr	r3, [r3, #4]
 80090dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80090e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090e4:	d10b      	bne.n	80090fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090e6:	4b89      	ldr	r3, [pc, #548]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d06c      	beq.n	80091cc <HAL_RCC_OscConfig+0x12c>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d168      	bne.n	80091cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e24c      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009106:	d106      	bne.n	8009116 <HAL_RCC_OscConfig+0x76>
 8009108:	4b80      	ldr	r3, [pc, #512]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a7f      	ldr	r2, [pc, #508]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 800910e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009112:	6013      	str	r3, [r2, #0]
 8009114:	e02e      	b.n	8009174 <HAL_RCC_OscConfig+0xd4>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d10c      	bne.n	8009138 <HAL_RCC_OscConfig+0x98>
 800911e:	4b7b      	ldr	r3, [pc, #492]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a7a      	ldr	r2, [pc, #488]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009124:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009128:	6013      	str	r3, [r2, #0]
 800912a:	4b78      	ldr	r3, [pc, #480]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a77      	ldr	r2, [pc, #476]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009130:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009134:	6013      	str	r3, [r2, #0]
 8009136:	e01d      	b.n	8009174 <HAL_RCC_OscConfig+0xd4>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009140:	d10c      	bne.n	800915c <HAL_RCC_OscConfig+0xbc>
 8009142:	4b72      	ldr	r3, [pc, #456]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a71      	ldr	r2, [pc, #452]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800914c:	6013      	str	r3, [r2, #0]
 800914e:	4b6f      	ldr	r3, [pc, #444]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a6e      	ldr	r2, [pc, #440]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009158:	6013      	str	r3, [r2, #0]
 800915a:	e00b      	b.n	8009174 <HAL_RCC_OscConfig+0xd4>
 800915c:	4b6b      	ldr	r3, [pc, #428]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a6a      	ldr	r2, [pc, #424]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009166:	6013      	str	r3, [r2, #0]
 8009168:	4b68      	ldr	r3, [pc, #416]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a67      	ldr	r2, [pc, #412]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 800916e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009172:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d013      	beq.n	80091a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800917c:	f7fd fade 	bl	800673c <HAL_GetTick>
 8009180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009182:	e008      	b.n	8009196 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009184:	f7fd fada 	bl	800673c <HAL_GetTick>
 8009188:	4602      	mov	r2, r0
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	2b64      	cmp	r3, #100	@ 0x64
 8009190:	d901      	bls.n	8009196 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e200      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009196:	4b5d      	ldr	r3, [pc, #372]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d0f0      	beq.n	8009184 <HAL_RCC_OscConfig+0xe4>
 80091a2:	e014      	b.n	80091ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091a4:	f7fd faca 	bl	800673c <HAL_GetTick>
 80091a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091aa:	e008      	b.n	80091be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80091ac:	f7fd fac6 	bl	800673c <HAL_GetTick>
 80091b0:	4602      	mov	r2, r0
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	1ad3      	subs	r3, r2, r3
 80091b6:	2b64      	cmp	r3, #100	@ 0x64
 80091b8:	d901      	bls.n	80091be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80091ba:	2303      	movs	r3, #3
 80091bc:	e1ec      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80091be:	4b53      	ldr	r3, [pc, #332]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1f0      	bne.n	80091ac <HAL_RCC_OscConfig+0x10c>
 80091ca:	e000      	b.n	80091ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 0302 	and.w	r3, r3, #2
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d063      	beq.n	80092a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80091da:	4b4c      	ldr	r3, [pc, #304]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	f003 030c 	and.w	r3, r3, #12
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00b      	beq.n	80091fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80091e6:	4b49      	ldr	r3, [pc, #292]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	f003 030c 	and.w	r3, r3, #12
 80091ee:	2b08      	cmp	r3, #8
 80091f0:	d11c      	bne.n	800922c <HAL_RCC_OscConfig+0x18c>
 80091f2:	4b46      	ldr	r3, [pc, #280]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d116      	bne.n	800922c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091fe:	4b43      	ldr	r3, [pc, #268]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f003 0302 	and.w	r3, r3, #2
 8009206:	2b00      	cmp	r3, #0
 8009208:	d005      	beq.n	8009216 <HAL_RCC_OscConfig+0x176>
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	691b      	ldr	r3, [r3, #16]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d001      	beq.n	8009216 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	e1c0      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009216:	4b3d      	ldr	r3, [pc, #244]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	695b      	ldr	r3, [r3, #20]
 8009222:	00db      	lsls	r3, r3, #3
 8009224:	4939      	ldr	r1, [pc, #228]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009226:	4313      	orrs	r3, r2
 8009228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800922a:	e03a      	b.n	80092a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d020      	beq.n	8009276 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009234:	4b36      	ldr	r3, [pc, #216]	@ (8009310 <HAL_RCC_OscConfig+0x270>)
 8009236:	2201      	movs	r2, #1
 8009238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800923a:	f7fd fa7f 	bl	800673c <HAL_GetTick>
 800923e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009240:	e008      	b.n	8009254 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009242:	f7fd fa7b 	bl	800673c <HAL_GetTick>
 8009246:	4602      	mov	r2, r0
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	2b02      	cmp	r3, #2
 800924e:	d901      	bls.n	8009254 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8009250:	2303      	movs	r3, #3
 8009252:	e1a1      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009254:	4b2d      	ldr	r3, [pc, #180]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f003 0302 	and.w	r3, r3, #2
 800925c:	2b00      	cmp	r3, #0
 800925e:	d0f0      	beq.n	8009242 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009260:	4b2a      	ldr	r3, [pc, #168]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	695b      	ldr	r3, [r3, #20]
 800926c:	00db      	lsls	r3, r3, #3
 800926e:	4927      	ldr	r1, [pc, #156]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009270:	4313      	orrs	r3, r2
 8009272:	600b      	str	r3, [r1, #0]
 8009274:	e015      	b.n	80092a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009276:	4b26      	ldr	r3, [pc, #152]	@ (8009310 <HAL_RCC_OscConfig+0x270>)
 8009278:	2200      	movs	r2, #0
 800927a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800927c:	f7fd fa5e 	bl	800673c <HAL_GetTick>
 8009280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009282:	e008      	b.n	8009296 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009284:	f7fd fa5a 	bl	800673c <HAL_GetTick>
 8009288:	4602      	mov	r2, r0
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	1ad3      	subs	r3, r2, r3
 800928e:	2b02      	cmp	r3, #2
 8009290:	d901      	bls.n	8009296 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009292:	2303      	movs	r3, #3
 8009294:	e180      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009296:	4b1d      	ldr	r3, [pc, #116]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1f0      	bne.n	8009284 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 0308 	and.w	r3, r3, #8
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d03a      	beq.n	8009324 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	699b      	ldr	r3, [r3, #24]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d019      	beq.n	80092ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80092b6:	4b17      	ldr	r3, [pc, #92]	@ (8009314 <HAL_RCC_OscConfig+0x274>)
 80092b8:	2201      	movs	r2, #1
 80092ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092bc:	f7fd fa3e 	bl	800673c <HAL_GetTick>
 80092c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092c2:	e008      	b.n	80092d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80092c4:	f7fd fa3a 	bl	800673c <HAL_GetTick>
 80092c8:	4602      	mov	r2, r0
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	1ad3      	subs	r3, r2, r3
 80092ce:	2b02      	cmp	r3, #2
 80092d0:	d901      	bls.n	80092d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80092d2:	2303      	movs	r3, #3
 80092d4:	e160      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80092d6:	4b0d      	ldr	r3, [pc, #52]	@ (800930c <HAL_RCC_OscConfig+0x26c>)
 80092d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092da:	f003 0302 	and.w	r3, r3, #2
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d0f0      	beq.n	80092c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80092e2:	2001      	movs	r0, #1
 80092e4:	f000 face 	bl	8009884 <RCC_Delay>
 80092e8:	e01c      	b.n	8009324 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80092ea:	4b0a      	ldr	r3, [pc, #40]	@ (8009314 <HAL_RCC_OscConfig+0x274>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092f0:	f7fd fa24 	bl	800673c <HAL_GetTick>
 80092f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092f6:	e00f      	b.n	8009318 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80092f8:	f7fd fa20 	bl	800673c <HAL_GetTick>
 80092fc:	4602      	mov	r2, r0
 80092fe:	693b      	ldr	r3, [r7, #16]
 8009300:	1ad3      	subs	r3, r2, r3
 8009302:	2b02      	cmp	r3, #2
 8009304:	d908      	bls.n	8009318 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8009306:	2303      	movs	r3, #3
 8009308:	e146      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
 800930a:	bf00      	nop
 800930c:	40021000 	.word	0x40021000
 8009310:	42420000 	.word	0x42420000
 8009314:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009318:	4b92      	ldr	r3, [pc, #584]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 800931a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800931c:	f003 0302 	and.w	r3, r3, #2
 8009320:	2b00      	cmp	r3, #0
 8009322:	d1e9      	bne.n	80092f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 0304 	and.w	r3, r3, #4
 800932c:	2b00      	cmp	r3, #0
 800932e:	f000 80a6 	beq.w	800947e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009332:	2300      	movs	r3, #0
 8009334:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009336:	4b8b      	ldr	r3, [pc, #556]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009338:	69db      	ldr	r3, [r3, #28]
 800933a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800933e:	2b00      	cmp	r3, #0
 8009340:	d10d      	bne.n	800935e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009342:	4b88      	ldr	r3, [pc, #544]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009344:	69db      	ldr	r3, [r3, #28]
 8009346:	4a87      	ldr	r2, [pc, #540]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009348:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800934c:	61d3      	str	r3, [r2, #28]
 800934e:	4b85      	ldr	r3, [pc, #532]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009350:	69db      	ldr	r3, [r3, #28]
 8009352:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009356:	60bb      	str	r3, [r7, #8]
 8009358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800935a:	2301      	movs	r3, #1
 800935c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800935e:	4b82      	ldr	r3, [pc, #520]	@ (8009568 <HAL_RCC_OscConfig+0x4c8>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009366:	2b00      	cmp	r3, #0
 8009368:	d118      	bne.n	800939c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800936a:	4b7f      	ldr	r3, [pc, #508]	@ (8009568 <HAL_RCC_OscConfig+0x4c8>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a7e      	ldr	r2, [pc, #504]	@ (8009568 <HAL_RCC_OscConfig+0x4c8>)
 8009370:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009376:	f7fd f9e1 	bl	800673c <HAL_GetTick>
 800937a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800937c:	e008      	b.n	8009390 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800937e:	f7fd f9dd 	bl	800673c <HAL_GetTick>
 8009382:	4602      	mov	r2, r0
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	1ad3      	subs	r3, r2, r3
 8009388:	2b64      	cmp	r3, #100	@ 0x64
 800938a:	d901      	bls.n	8009390 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800938c:	2303      	movs	r3, #3
 800938e:	e103      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009390:	4b75      	ldr	r3, [pc, #468]	@ (8009568 <HAL_RCC_OscConfig+0x4c8>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009398:	2b00      	cmp	r3, #0
 800939a:	d0f0      	beq.n	800937e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d106      	bne.n	80093b2 <HAL_RCC_OscConfig+0x312>
 80093a4:	4b6f      	ldr	r3, [pc, #444]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093a6:	6a1b      	ldr	r3, [r3, #32]
 80093a8:	4a6e      	ldr	r2, [pc, #440]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093aa:	f043 0301 	orr.w	r3, r3, #1
 80093ae:	6213      	str	r3, [r2, #32]
 80093b0:	e02d      	b.n	800940e <HAL_RCC_OscConfig+0x36e>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d10c      	bne.n	80093d4 <HAL_RCC_OscConfig+0x334>
 80093ba:	4b6a      	ldr	r3, [pc, #424]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093bc:	6a1b      	ldr	r3, [r3, #32]
 80093be:	4a69      	ldr	r2, [pc, #420]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093c0:	f023 0301 	bic.w	r3, r3, #1
 80093c4:	6213      	str	r3, [r2, #32]
 80093c6:	4b67      	ldr	r3, [pc, #412]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093c8:	6a1b      	ldr	r3, [r3, #32]
 80093ca:	4a66      	ldr	r2, [pc, #408]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093cc:	f023 0304 	bic.w	r3, r3, #4
 80093d0:	6213      	str	r3, [r2, #32]
 80093d2:	e01c      	b.n	800940e <HAL_RCC_OscConfig+0x36e>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	2b05      	cmp	r3, #5
 80093da:	d10c      	bne.n	80093f6 <HAL_RCC_OscConfig+0x356>
 80093dc:	4b61      	ldr	r3, [pc, #388]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093de:	6a1b      	ldr	r3, [r3, #32]
 80093e0:	4a60      	ldr	r2, [pc, #384]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093e2:	f043 0304 	orr.w	r3, r3, #4
 80093e6:	6213      	str	r3, [r2, #32]
 80093e8:	4b5e      	ldr	r3, [pc, #376]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093ea:	6a1b      	ldr	r3, [r3, #32]
 80093ec:	4a5d      	ldr	r2, [pc, #372]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093ee:	f043 0301 	orr.w	r3, r3, #1
 80093f2:	6213      	str	r3, [r2, #32]
 80093f4:	e00b      	b.n	800940e <HAL_RCC_OscConfig+0x36e>
 80093f6:	4b5b      	ldr	r3, [pc, #364]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	4a5a      	ldr	r2, [pc, #360]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80093fc:	f023 0301 	bic.w	r3, r3, #1
 8009400:	6213      	str	r3, [r2, #32]
 8009402:	4b58      	ldr	r3, [pc, #352]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009404:	6a1b      	ldr	r3, [r3, #32]
 8009406:	4a57      	ldr	r2, [pc, #348]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009408:	f023 0304 	bic.w	r3, r3, #4
 800940c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	68db      	ldr	r3, [r3, #12]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d015      	beq.n	8009442 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009416:	f7fd f991 	bl	800673c <HAL_GetTick>
 800941a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800941c:	e00a      	b.n	8009434 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800941e:	f7fd f98d 	bl	800673c <HAL_GetTick>
 8009422:	4602      	mov	r2, r0
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	1ad3      	subs	r3, r2, r3
 8009428:	f241 3288 	movw	r2, #5000	@ 0x1388
 800942c:	4293      	cmp	r3, r2
 800942e:	d901      	bls.n	8009434 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8009430:	2303      	movs	r3, #3
 8009432:	e0b1      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009434:	4b4b      	ldr	r3, [pc, #300]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009436:	6a1b      	ldr	r3, [r3, #32]
 8009438:	f003 0302 	and.w	r3, r3, #2
 800943c:	2b00      	cmp	r3, #0
 800943e:	d0ee      	beq.n	800941e <HAL_RCC_OscConfig+0x37e>
 8009440:	e014      	b.n	800946c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009442:	f7fd f97b 	bl	800673c <HAL_GetTick>
 8009446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009448:	e00a      	b.n	8009460 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800944a:	f7fd f977 	bl	800673c <HAL_GetTick>
 800944e:	4602      	mov	r2, r0
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	1ad3      	subs	r3, r2, r3
 8009454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009458:	4293      	cmp	r3, r2
 800945a:	d901      	bls.n	8009460 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800945c:	2303      	movs	r3, #3
 800945e:	e09b      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009460:	4b40      	ldr	r3, [pc, #256]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009462:	6a1b      	ldr	r3, [r3, #32]
 8009464:	f003 0302 	and.w	r3, r3, #2
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1ee      	bne.n	800944a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800946c:	7dfb      	ldrb	r3, [r7, #23]
 800946e:	2b01      	cmp	r3, #1
 8009470:	d105      	bne.n	800947e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009472:	4b3c      	ldr	r3, [pc, #240]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009474:	69db      	ldr	r3, [r3, #28]
 8009476:	4a3b      	ldr	r2, [pc, #236]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 8009478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800947c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	2b00      	cmp	r3, #0
 8009484:	f000 8087 	beq.w	8009596 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009488:	4b36      	ldr	r3, [pc, #216]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	f003 030c 	and.w	r3, r3, #12
 8009490:	2b08      	cmp	r3, #8
 8009492:	d061      	beq.n	8009558 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	69db      	ldr	r3, [r3, #28]
 8009498:	2b02      	cmp	r3, #2
 800949a:	d146      	bne.n	800952a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800949c:	4b33      	ldr	r3, [pc, #204]	@ (800956c <HAL_RCC_OscConfig+0x4cc>)
 800949e:	2200      	movs	r2, #0
 80094a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094a2:	f7fd f94b 	bl	800673c <HAL_GetTick>
 80094a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80094a8:	e008      	b.n	80094bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094aa:	f7fd f947 	bl	800673c <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d901      	bls.n	80094bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e06d      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80094bc:	4b29      	ldr	r3, [pc, #164]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1f0      	bne.n	80094aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6a1b      	ldr	r3, [r3, #32]
 80094cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094d0:	d108      	bne.n	80094e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80094d2:	4b24      	ldr	r3, [pc, #144]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	4921      	ldr	r1, [pc, #132]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80094e0:	4313      	orrs	r3, r2
 80094e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80094e4:	4b1f      	ldr	r3, [pc, #124]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6a19      	ldr	r1, [r3, #32]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f4:	430b      	orrs	r3, r1
 80094f6:	491b      	ldr	r1, [pc, #108]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 80094f8:	4313      	orrs	r3, r2
 80094fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094fc:	4b1b      	ldr	r3, [pc, #108]	@ (800956c <HAL_RCC_OscConfig+0x4cc>)
 80094fe:	2201      	movs	r2, #1
 8009500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009502:	f7fd f91b 	bl	800673c <HAL_GetTick>
 8009506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009508:	e008      	b.n	800951c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800950a:	f7fd f917 	bl	800673c <HAL_GetTick>
 800950e:	4602      	mov	r2, r0
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	1ad3      	subs	r3, r2, r3
 8009514:	2b02      	cmp	r3, #2
 8009516:	d901      	bls.n	800951c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009518:	2303      	movs	r3, #3
 800951a:	e03d      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800951c:	4b11      	ldr	r3, [pc, #68]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009524:	2b00      	cmp	r3, #0
 8009526:	d0f0      	beq.n	800950a <HAL_RCC_OscConfig+0x46a>
 8009528:	e035      	b.n	8009596 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800952a:	4b10      	ldr	r3, [pc, #64]	@ (800956c <HAL_RCC_OscConfig+0x4cc>)
 800952c:	2200      	movs	r2, #0
 800952e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009530:	f7fd f904 	bl	800673c <HAL_GetTick>
 8009534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009536:	e008      	b.n	800954a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009538:	f7fd f900 	bl	800673c <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	2b02      	cmp	r3, #2
 8009544:	d901      	bls.n	800954a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8009546:	2303      	movs	r3, #3
 8009548:	e026      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800954a:	4b06      	ldr	r3, [pc, #24]	@ (8009564 <HAL_RCC_OscConfig+0x4c4>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1f0      	bne.n	8009538 <HAL_RCC_OscConfig+0x498>
 8009556:	e01e      	b.n	8009596 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	69db      	ldr	r3, [r3, #28]
 800955c:	2b01      	cmp	r3, #1
 800955e:	d107      	bne.n	8009570 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8009560:	2301      	movs	r3, #1
 8009562:	e019      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
 8009564:	40021000 	.word	0x40021000
 8009568:	40007000 	.word	0x40007000
 800956c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009570:	4b0b      	ldr	r3, [pc, #44]	@ (80095a0 <HAL_RCC_OscConfig+0x500>)
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6a1b      	ldr	r3, [r3, #32]
 8009580:	429a      	cmp	r2, r3
 8009582:	d106      	bne.n	8009592 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800958e:	429a      	cmp	r2, r3
 8009590:	d001      	beq.n	8009596 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e000      	b.n	8009598 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3718      	adds	r7, #24
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}
 80095a0:	40021000 	.word	0x40021000

080095a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b084      	sub	sp, #16
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d101      	bne.n	80095b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095b4:	2301      	movs	r3, #1
 80095b6:	e0d0      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80095b8:	4b6a      	ldr	r3, [pc, #424]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 0307 	and.w	r3, r3, #7
 80095c0:	683a      	ldr	r2, [r7, #0]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d910      	bls.n	80095e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095c6:	4b67      	ldr	r3, [pc, #412]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f023 0207 	bic.w	r2, r3, #7
 80095ce:	4965      	ldr	r1, [pc, #404]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	4313      	orrs	r3, r2
 80095d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095d6:	4b63      	ldr	r3, [pc, #396]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f003 0307 	and.w	r3, r3, #7
 80095de:	683a      	ldr	r2, [r7, #0]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d001      	beq.n	80095e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80095e4:	2301      	movs	r3, #1
 80095e6:	e0b8      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 0302 	and.w	r3, r3, #2
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d020      	beq.n	8009636 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f003 0304 	and.w	r3, r3, #4
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d005      	beq.n	800960c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009600:	4b59      	ldr	r3, [pc, #356]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	4a58      	ldr	r2, [pc, #352]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009606:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800960a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	f003 0308 	and.w	r3, r3, #8
 8009614:	2b00      	cmp	r3, #0
 8009616:	d005      	beq.n	8009624 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009618:	4b53      	ldr	r3, [pc, #332]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	4a52      	ldr	r2, [pc, #328]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 800961e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8009622:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009624:	4b50      	ldr	r3, [pc, #320]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	494d      	ldr	r1, [pc, #308]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009632:	4313      	orrs	r3, r2
 8009634:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	2b00      	cmp	r3, #0
 8009640:	d040      	beq.n	80096c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	2b01      	cmp	r3, #1
 8009648:	d107      	bne.n	800965a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800964a:	4b47      	ldr	r3, [pc, #284]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009652:	2b00      	cmp	r3, #0
 8009654:	d115      	bne.n	8009682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	e07f      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	2b02      	cmp	r3, #2
 8009660:	d107      	bne.n	8009672 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009662:	4b41      	ldr	r3, [pc, #260]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800966a:	2b00      	cmp	r3, #0
 800966c:	d109      	bne.n	8009682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e073      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009672:	4b3d      	ldr	r3, [pc, #244]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f003 0302 	and.w	r3, r3, #2
 800967a:	2b00      	cmp	r3, #0
 800967c:	d101      	bne.n	8009682 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	e06b      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009682:	4b39      	ldr	r3, [pc, #228]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	f023 0203 	bic.w	r2, r3, #3
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	4936      	ldr	r1, [pc, #216]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009690:	4313      	orrs	r3, r2
 8009692:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009694:	f7fd f852 	bl	800673c <HAL_GetTick>
 8009698:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800969a:	e00a      	b.n	80096b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800969c:	f7fd f84e 	bl	800673c <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d901      	bls.n	80096b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80096ae:	2303      	movs	r3, #3
 80096b0:	e053      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096b2:	4b2d      	ldr	r3, [pc, #180]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 80096b4:	685b      	ldr	r3, [r3, #4]
 80096b6:	f003 020c 	and.w	r2, r3, #12
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d1eb      	bne.n	800969c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80096c4:	4b27      	ldr	r3, [pc, #156]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 0307 	and.w	r3, r3, #7
 80096cc:	683a      	ldr	r2, [r7, #0]
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d210      	bcs.n	80096f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096d2:	4b24      	ldr	r3, [pc, #144]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f023 0207 	bic.w	r2, r3, #7
 80096da:	4922      	ldr	r1, [pc, #136]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	4313      	orrs	r3, r2
 80096e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80096e2:	4b20      	ldr	r3, [pc, #128]	@ (8009764 <HAL_RCC_ClockConfig+0x1c0>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f003 0307 	and.w	r3, r3, #7
 80096ea:	683a      	ldr	r2, [r7, #0]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d001      	beq.n	80096f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e032      	b.n	800975a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 0304 	and.w	r3, r3, #4
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d008      	beq.n	8009712 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009700:	4b19      	ldr	r3, [pc, #100]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	68db      	ldr	r3, [r3, #12]
 800970c:	4916      	ldr	r1, [pc, #88]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 800970e:	4313      	orrs	r3, r2
 8009710:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f003 0308 	and.w	r3, r3, #8
 800971a:	2b00      	cmp	r3, #0
 800971c:	d009      	beq.n	8009732 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800971e:	4b12      	ldr	r3, [pc, #72]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	691b      	ldr	r3, [r3, #16]
 800972a:	00db      	lsls	r3, r3, #3
 800972c:	490e      	ldr	r1, [pc, #56]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 800972e:	4313      	orrs	r3, r2
 8009730:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8009732:	f000 f821 	bl	8009778 <HAL_RCC_GetSysClockFreq>
 8009736:	4602      	mov	r2, r0
 8009738:	4b0b      	ldr	r3, [pc, #44]	@ (8009768 <HAL_RCC_ClockConfig+0x1c4>)
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	091b      	lsrs	r3, r3, #4
 800973e:	f003 030f 	and.w	r3, r3, #15
 8009742:	490a      	ldr	r1, [pc, #40]	@ (800976c <HAL_RCC_ClockConfig+0x1c8>)
 8009744:	5ccb      	ldrb	r3, [r1, r3]
 8009746:	fa22 f303 	lsr.w	r3, r2, r3
 800974a:	4a09      	ldr	r2, [pc, #36]	@ (8009770 <HAL_RCC_ClockConfig+0x1cc>)
 800974c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800974e:	4b09      	ldr	r3, [pc, #36]	@ (8009774 <HAL_RCC_ClockConfig+0x1d0>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4618      	mov	r0, r3
 8009754:	f7fc ffb0 	bl	80066b8 <HAL_InitTick>

  return HAL_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	40022000 	.word	0x40022000
 8009768:	40021000 	.word	0x40021000
 800976c:	0800fc24 	.word	0x0800fc24
 8009770:	20000030 	.word	0x20000030
 8009774:	20000044 	.word	0x20000044

08009778 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009778:	b480      	push	{r7}
 800977a:	b087      	sub	sp, #28
 800977c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800977e:	2300      	movs	r3, #0
 8009780:	60fb      	str	r3, [r7, #12]
 8009782:	2300      	movs	r3, #0
 8009784:	60bb      	str	r3, [r7, #8]
 8009786:	2300      	movs	r3, #0
 8009788:	617b      	str	r3, [r7, #20]
 800978a:	2300      	movs	r3, #0
 800978c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800978e:	2300      	movs	r3, #0
 8009790:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8009792:	4b1e      	ldr	r3, [pc, #120]	@ (800980c <HAL_RCC_GetSysClockFreq+0x94>)
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	f003 030c 	and.w	r3, r3, #12
 800979e:	2b04      	cmp	r3, #4
 80097a0:	d002      	beq.n	80097a8 <HAL_RCC_GetSysClockFreq+0x30>
 80097a2:	2b08      	cmp	r3, #8
 80097a4:	d003      	beq.n	80097ae <HAL_RCC_GetSysClockFreq+0x36>
 80097a6:	e027      	b.n	80097f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80097a8:	4b19      	ldr	r3, [pc, #100]	@ (8009810 <HAL_RCC_GetSysClockFreq+0x98>)
 80097aa:	613b      	str	r3, [r7, #16]
      break;
 80097ac:	e027      	b.n	80097fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	0c9b      	lsrs	r3, r3, #18
 80097b2:	f003 030f 	and.w	r3, r3, #15
 80097b6:	4a17      	ldr	r2, [pc, #92]	@ (8009814 <HAL_RCC_GetSysClockFreq+0x9c>)
 80097b8:	5cd3      	ldrb	r3, [r2, r3]
 80097ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d010      	beq.n	80097e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80097c6:	4b11      	ldr	r3, [pc, #68]	@ (800980c <HAL_RCC_GetSysClockFreq+0x94>)
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	0c5b      	lsrs	r3, r3, #17
 80097cc:	f003 0301 	and.w	r3, r3, #1
 80097d0:	4a11      	ldr	r2, [pc, #68]	@ (8009818 <HAL_RCC_GetSysClockFreq+0xa0>)
 80097d2:	5cd3      	ldrb	r3, [r2, r3]
 80097d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a0d      	ldr	r2, [pc, #52]	@ (8009810 <HAL_RCC_GetSysClockFreq+0x98>)
 80097da:	fb03 f202 	mul.w	r2, r3, r2
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e4:	617b      	str	r3, [r7, #20]
 80097e6:	e004      	b.n	80097f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a0c      	ldr	r2, [pc, #48]	@ (800981c <HAL_RCC_GetSysClockFreq+0xa4>)
 80097ec:	fb02 f303 	mul.w	r3, r2, r3
 80097f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	613b      	str	r3, [r7, #16]
      break;
 80097f6:	e002      	b.n	80097fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80097f8:	4b05      	ldr	r3, [pc, #20]	@ (8009810 <HAL_RCC_GetSysClockFreq+0x98>)
 80097fa:	613b      	str	r3, [r7, #16]
      break;
 80097fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80097fe:	693b      	ldr	r3, [r7, #16]
}
 8009800:	4618      	mov	r0, r3
 8009802:	371c      	adds	r7, #28
 8009804:	46bd      	mov	sp, r7
 8009806:	bc80      	pop	{r7}
 8009808:	4770      	bx	lr
 800980a:	bf00      	nop
 800980c:	40021000 	.word	0x40021000
 8009810:	007a1200 	.word	0x007a1200
 8009814:	0800fc3c 	.word	0x0800fc3c
 8009818:	0800fc4c 	.word	0x0800fc4c
 800981c:	003d0900 	.word	0x003d0900

08009820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009820:	b480      	push	{r7}
 8009822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009824:	4b02      	ldr	r3, [pc, #8]	@ (8009830 <HAL_RCC_GetHCLKFreq+0x10>)
 8009826:	681b      	ldr	r3, [r3, #0]
}
 8009828:	4618      	mov	r0, r3
 800982a:	46bd      	mov	sp, r7
 800982c:	bc80      	pop	{r7}
 800982e:	4770      	bx	lr
 8009830:	20000030 	.word	0x20000030

08009834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009838:	f7ff fff2 	bl	8009820 <HAL_RCC_GetHCLKFreq>
 800983c:	4602      	mov	r2, r0
 800983e:	4b05      	ldr	r3, [pc, #20]	@ (8009854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	0a1b      	lsrs	r3, r3, #8
 8009844:	f003 0307 	and.w	r3, r3, #7
 8009848:	4903      	ldr	r1, [pc, #12]	@ (8009858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800984a:	5ccb      	ldrb	r3, [r1, r3]
 800984c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009850:	4618      	mov	r0, r3
 8009852:	bd80      	pop	{r7, pc}
 8009854:	40021000 	.word	0x40021000
 8009858:	0800fc34 	.word	0x0800fc34

0800985c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009860:	f7ff ffde 	bl	8009820 <HAL_RCC_GetHCLKFreq>
 8009864:	4602      	mov	r2, r0
 8009866:	4b05      	ldr	r3, [pc, #20]	@ (800987c <HAL_RCC_GetPCLK2Freq+0x20>)
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	0adb      	lsrs	r3, r3, #11
 800986c:	f003 0307 	and.w	r3, r3, #7
 8009870:	4903      	ldr	r1, [pc, #12]	@ (8009880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009872:	5ccb      	ldrb	r3, [r1, r3]
 8009874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009878:	4618      	mov	r0, r3
 800987a:	bd80      	pop	{r7, pc}
 800987c:	40021000 	.word	0x40021000
 8009880:	0800fc34 	.word	0x0800fc34

08009884 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800988c:	4b0a      	ldr	r3, [pc, #40]	@ (80098b8 <RCC_Delay+0x34>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a0a      	ldr	r2, [pc, #40]	@ (80098bc <RCC_Delay+0x38>)
 8009892:	fba2 2303 	umull	r2, r3, r2, r3
 8009896:	0a5b      	lsrs	r3, r3, #9
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	fb02 f303 	mul.w	r3, r2, r3
 800989e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80098a0:	bf00      	nop
  }
  while (Delay --);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	1e5a      	subs	r2, r3, #1
 80098a6:	60fa      	str	r2, [r7, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1f9      	bne.n	80098a0 <RCC_Delay+0x1c>
}
 80098ac:	bf00      	nop
 80098ae:	bf00      	nop
 80098b0:	3714      	adds	r7, #20
 80098b2:	46bd      	mov	sp, r7
 80098b4:	bc80      	pop	{r7}
 80098b6:	4770      	bx	lr
 80098b8:	20000030 	.word	0x20000030
 80098bc:	10624dd3 	.word	0x10624dd3

080098c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b086      	sub	sp, #24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80098c8:	2300      	movs	r3, #0
 80098ca:	613b      	str	r3, [r7, #16]
 80098cc:	2300      	movs	r3, #0
 80098ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 0301 	and.w	r3, r3, #1
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d07d      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80098dc:	2300      	movs	r3, #0
 80098de:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098e0:	4b4f      	ldr	r3, [pc, #316]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10d      	bne.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098ec:	4b4c      	ldr	r3, [pc, #304]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80098ee:	69db      	ldr	r3, [r3, #28]
 80098f0:	4a4b      	ldr	r2, [pc, #300]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80098f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098f6:	61d3      	str	r3, [r2, #28]
 80098f8:	4b49      	ldr	r3, [pc, #292]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80098fa:	69db      	ldr	r3, [r3, #28]
 80098fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009900:	60bb      	str	r3, [r7, #8]
 8009902:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009904:	2301      	movs	r3, #1
 8009906:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009908:	4b46      	ldr	r3, [pc, #280]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009910:	2b00      	cmp	r3, #0
 8009912:	d118      	bne.n	8009946 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009914:	4b43      	ldr	r3, [pc, #268]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a42      	ldr	r2, [pc, #264]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800991a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800991e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009920:	f7fc ff0c 	bl	800673c <HAL_GetTick>
 8009924:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009926:	e008      	b.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009928:	f7fc ff08 	bl	800673c <HAL_GetTick>
 800992c:	4602      	mov	r2, r0
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	2b64      	cmp	r3, #100	@ 0x64
 8009934:	d901      	bls.n	800993a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e06d      	b.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800993a:	4b3a      	ldr	r3, [pc, #232]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009942:	2b00      	cmp	r3, #0
 8009944:	d0f0      	beq.n	8009928 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009946:	4b36      	ldr	r3, [pc, #216]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009948:	6a1b      	ldr	r3, [r3, #32]
 800994a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800994e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d02e      	beq.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	429a      	cmp	r2, r3
 8009962:	d027      	beq.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009964:	4b2e      	ldr	r3, [pc, #184]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009966:	6a1b      	ldr	r3, [r3, #32]
 8009968:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800996c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800996e:	4b2e      	ldr	r3, [pc, #184]	@ (8009a28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009970:	2201      	movs	r2, #1
 8009972:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009974:	4b2c      	ldr	r3, [pc, #176]	@ (8009a28 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009976:	2200      	movs	r2, #0
 8009978:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800997a:	4a29      	ldr	r2, [pc, #164]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	2b00      	cmp	r3, #0
 8009988:	d014      	beq.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800998a:	f7fc fed7 	bl	800673c <HAL_GetTick>
 800998e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009990:	e00a      	b.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009992:	f7fc fed3 	bl	800673c <HAL_GetTick>
 8009996:	4602      	mov	r2, r0
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	1ad3      	subs	r3, r2, r3
 800999c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d901      	bls.n	80099a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80099a4:	2303      	movs	r3, #3
 80099a6:	e036      	b.n	8009a16 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099a8:	4b1d      	ldr	r3, [pc, #116]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099aa:	6a1b      	ldr	r3, [r3, #32]
 80099ac:	f003 0302 	and.w	r3, r3, #2
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d0ee      	beq.n	8009992 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80099b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099b6:	6a1b      	ldr	r3, [r3, #32]
 80099b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	4917      	ldr	r1, [pc, #92]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099c2:	4313      	orrs	r3, r2
 80099c4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80099c6:	7dfb      	ldrb	r3, [r7, #23]
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d105      	bne.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80099cc:	4b14      	ldr	r3, [pc, #80]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099ce:	69db      	ldr	r3, [r3, #28]
 80099d0:	4a13      	ldr	r2, [pc, #76]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099d6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	f003 0302 	and.w	r3, r3, #2
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d008      	beq.n	80099f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80099e4:	4b0e      	ldr	r3, [pc, #56]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	689b      	ldr	r3, [r3, #8]
 80099f0:	490b      	ldr	r1, [pc, #44]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80099f2:	4313      	orrs	r3, r2
 80099f4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f003 0310 	and.w	r3, r3, #16
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d008      	beq.n	8009a14 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009a02:	4b07      	ldr	r3, [pc, #28]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	4904      	ldr	r1, [pc, #16]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a10:	4313      	orrs	r3, r2
 8009a12:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3718      	adds	r7, #24
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}
 8009a1e:	bf00      	nop
 8009a20:	40021000 	.word	0x40021000
 8009a24:	40007000 	.word	0x40007000
 8009a28:	42420440 	.word	0x42420440

08009a2c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b088      	sub	sp, #32
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8009a34:	2300      	movs	r3, #0
 8009a36:	617b      	str	r3, [r7, #20]
 8009a38:	2300      	movs	r3, #0
 8009a3a:	61fb      	str	r3, [r7, #28]
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009a40:	2300      	movs	r3, #0
 8009a42:	60fb      	str	r3, [r7, #12]
 8009a44:	2300      	movs	r3, #0
 8009a46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2b10      	cmp	r3, #16
 8009a4c:	d00a      	beq.n	8009a64 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2b10      	cmp	r3, #16
 8009a52:	f200 808a 	bhi.w	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2b01      	cmp	r3, #1
 8009a5a:	d045      	beq.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2b02      	cmp	r3, #2
 8009a60:	d075      	beq.n	8009b4e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8009a62:	e082      	b.n	8009b6a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8009a64:	4b46      	ldr	r3, [pc, #280]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8009a6a:	4b45      	ldr	r3, [pc, #276]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d07b      	beq.n	8009b6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	0c9b      	lsrs	r3, r3, #18
 8009a7a:	f003 030f 	and.w	r3, r3, #15
 8009a7e:	4a41      	ldr	r2, [pc, #260]	@ (8009b84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8009a80:	5cd3      	ldrb	r3, [r2, r3]
 8009a82:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d015      	beq.n	8009aba <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8009a8e:	4b3c      	ldr	r3, [pc, #240]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	0c5b      	lsrs	r3, r3, #17
 8009a94:	f003 0301 	and.w	r3, r3, #1
 8009a98:	4a3b      	ldr	r2, [pc, #236]	@ (8009b88 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8009a9a:	5cd3      	ldrb	r3, [r2, r3]
 8009a9c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d00d      	beq.n	8009ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8009aa8:	4a38      	ldr	r2, [pc, #224]	@ (8009b8c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	fb02 f303 	mul.w	r3, r2, r3
 8009ab6:	61fb      	str	r3, [r7, #28]
 8009ab8:	e004      	b.n	8009ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	4a34      	ldr	r2, [pc, #208]	@ (8009b90 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8009abe:	fb02 f303 	mul.w	r3, r2, r3
 8009ac2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8009ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009acc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009ad0:	d102      	bne.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	61bb      	str	r3, [r7, #24]
      break;
 8009ad6:	e04a      	b.n	8009b6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	005b      	lsls	r3, r3, #1
 8009adc:	4a2d      	ldr	r2, [pc, #180]	@ (8009b94 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8009ade:	fba2 2303 	umull	r2, r3, r2, r3
 8009ae2:	085b      	lsrs	r3, r3, #1
 8009ae4:	61bb      	str	r3, [r7, #24]
      break;
 8009ae6:	e042      	b.n	8009b6e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8009ae8:	4b25      	ldr	r3, [pc, #148]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009aea:	6a1b      	ldr	r3, [r3, #32]
 8009aec:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009af8:	d108      	bne.n	8009b0c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f003 0302 	and.w	r3, r3, #2
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d003      	beq.n	8009b0c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8009b04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b08:	61bb      	str	r3, [r7, #24]
 8009b0a:	e01f      	b.n	8009b4c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b16:	d109      	bne.n	8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8009b18:	4b19      	ldr	r3, [pc, #100]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b1c:	f003 0302 	and.w	r3, r3, #2
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d003      	beq.n	8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8009b24:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8009b28:	61bb      	str	r3, [r7, #24]
 8009b2a:	e00f      	b.n	8009b4c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b36:	d11c      	bne.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009b38:	4b11      	ldr	r3, [pc, #68]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d016      	beq.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8009b44:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8009b48:	61bb      	str	r3, [r7, #24]
      break;
 8009b4a:	e012      	b.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009b4c:	e011      	b.n	8009b72 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8009b4e:	f7ff fe85 	bl	800985c <HAL_RCC_GetPCLK2Freq>
 8009b52:	4602      	mov	r2, r0
 8009b54:	4b0a      	ldr	r3, [pc, #40]	@ (8009b80 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009b56:	685b      	ldr	r3, [r3, #4]
 8009b58:	0b9b      	lsrs	r3, r3, #14
 8009b5a:	f003 0303 	and.w	r3, r3, #3
 8009b5e:	3301      	adds	r3, #1
 8009b60:	005b      	lsls	r3, r3, #1
 8009b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b66:	61bb      	str	r3, [r7, #24]
      break;
 8009b68:	e004      	b.n	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8009b6a:	bf00      	nop
 8009b6c:	e002      	b.n	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8009b6e:	bf00      	nop
 8009b70:	e000      	b.n	8009b74 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8009b72:	bf00      	nop
    }
  }
  return (frequency);
 8009b74:	69bb      	ldr	r3, [r7, #24]
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3720      	adds	r7, #32
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	40021000 	.word	0x40021000
 8009b84:	0800fc50 	.word	0x0800fc50
 8009b88:	0800fc60 	.word	0x0800fc60
 8009b8c:	007a1200 	.word	0x007a1200
 8009b90:	003d0900 	.word	0x003d0900
 8009b94:	aaaaaaab 	.word	0xaaaaaaab

08009b98 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b084      	sub	sp, #16
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d101      	bne.n	8009bae <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8009baa:	2301      	movs	r3, #1
 8009bac:	e07a      	b.n	8009ca4 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	7c5b      	ldrb	r3, [r3, #17]
 8009bb2:	b2db      	uxtb	r3, r3
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d105      	bne.n	8009bc4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2200      	movs	r2, #0
 8009bbc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009bbe:	6878      	ldr	r0, [r7, #4]
 8009bc0:	f7fb fd9c 	bl	80056fc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2202      	movs	r2, #2
 8009bc8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f000 fb81 	bl	800a2d2 <HAL_RTC_WaitForSynchro>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d004      	beq.n	8009be0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2204      	movs	r2, #4
 8009bda:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e061      	b.n	8009ca4 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 fc3a 	bl	800a45a <RTC_EnterInitMode>
 8009be6:	4603      	mov	r3, r0
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d004      	beq.n	8009bf6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2204      	movs	r2, #4
 8009bf0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e056      	b.n	8009ca4 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	685a      	ldr	r2, [r3, #4]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f022 0207 	bic.w	r2, r2, #7
 8009c04:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d005      	beq.n	8009c1a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8009c0e:	4b27      	ldr	r3, [pc, #156]	@ (8009cac <HAL_RTC_Init+0x114>)
 8009c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c12:	4a26      	ldr	r2, [pc, #152]	@ (8009cac <HAL_RTC_Init+0x114>)
 8009c14:	f023 0301 	bic.w	r3, r3, #1
 8009c18:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8009c1a:	4b24      	ldr	r3, [pc, #144]	@ (8009cac <HAL_RTC_Init+0x114>)
 8009c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c1e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	689b      	ldr	r3, [r3, #8]
 8009c26:	4921      	ldr	r1, [pc, #132]	@ (8009cac <HAL_RTC_Init+0x114>)
 8009c28:	4313      	orrs	r3, r2
 8009c2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c34:	d003      	beq.n	8009c3e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	60fb      	str	r3, [r7, #12]
 8009c3c:	e00e      	b.n	8009c5c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8009c3e:	2001      	movs	r0, #1
 8009c40:	f7ff fef4 	bl	8009a2c <HAL_RCCEx_GetPeriphCLKFreq>
 8009c44:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d104      	bne.n	8009c56 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2204      	movs	r2, #4
 8009c50:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8009c52:	2301      	movs	r3, #1
 8009c54:	e026      	b.n	8009ca4 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	3b01      	subs	r3, #1
 8009c5a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	0c1a      	lsrs	r2, r3, #16
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f002 020f 	and.w	r2, r2, #15
 8009c68:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	68fa      	ldr	r2, [r7, #12]
 8009c70:	b292      	uxth	r2, r2
 8009c72:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 fc18 	bl	800a4aa <RTC_ExitInitMode>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d004      	beq.n	8009c8a <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2204      	movs	r2, #4
 8009c84:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8009c86:	2301      	movs	r3, #1
 8009c88:	e00c      	b.n	8009ca4 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2201      	movs	r2, #1
 8009ca0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8009ca2:	2300      	movs	r3, #0
  }
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3710      	adds	r7, #16
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}
 8009cac:	40006c00 	.word	0x40006c00

08009cb0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009cb0:	b590      	push	{r4, r7, lr}
 8009cb2:	b087      	sub	sp, #28
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	60f8      	str	r0, [r7, #12]
 8009cb8:	60b9      	str	r1, [r7, #8]
 8009cba:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	617b      	str	r3, [r7, #20]
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d002      	beq.n	8009cd0 <HAL_RTC_SetTime+0x20>
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e080      	b.n	8009dd6 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	7c1b      	ldrb	r3, [r3, #16]
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d101      	bne.n	8009ce0 <HAL_RTC_SetTime+0x30>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e07a      	b.n	8009dd6 <HAL_RTC_SetTime+0x126>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2202      	movs	r2, #2
 8009cea:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d113      	bne.n	8009d1a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009cfc:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	785b      	ldrb	r3, [r3, #1]
 8009d04:	4619      	mov	r1, r3
 8009d06:	460b      	mov	r3, r1
 8009d08:	011b      	lsls	r3, r3, #4
 8009d0a:	1a5b      	subs	r3, r3, r1
 8009d0c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009d0e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8009d10:	68ba      	ldr	r2, [r7, #8]
 8009d12:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009d14:	4413      	add	r3, r2
 8009d16:	617b      	str	r3, [r7, #20]
 8009d18:	e01e      	b.n	8009d58 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	4618      	mov	r0, r3
 8009d20:	f000 fc08 	bl	800a534 <RTC_Bcd2ToByte>
 8009d24:	4603      	mov	r3, r0
 8009d26:	461a      	mov	r2, r3
 8009d28:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009d2c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	785b      	ldrb	r3, [r3, #1]
 8009d34:	4618      	mov	r0, r3
 8009d36:	f000 fbfd 	bl	800a534 <RTC_Bcd2ToByte>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4613      	mov	r3, r2
 8009d40:	011b      	lsls	r3, r3, #4
 8009d42:	1a9b      	subs	r3, r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009d46:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	789b      	ldrb	r3, [r3, #2]
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f000 fbf1 	bl	800a534 <RTC_Bcd2ToByte>
 8009d52:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009d54:	4423      	add	r3, r4
 8009d56:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009d58:	6979      	ldr	r1, [r7, #20]
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f000 fb16 	bl	800a38c <RTC_WriteTimeCounter>
 8009d60:	4603      	mov	r3, r0
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d007      	beq.n	8009d76 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2204      	movs	r2, #4
 8009d6a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e02f      	b.n	8009dd6 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f022 0205 	bic.w	r2, r2, #5
 8009d84:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009d86:	68f8      	ldr	r0, [r7, #12]
 8009d88:	f000 fb27 	bl	800a3da <RTC_ReadAlarmCounter>
 8009d8c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d94:	d018      	beq.n	8009dc8 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d214      	bcs.n	8009dc8 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8009da4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009da8:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009daa:	6939      	ldr	r1, [r7, #16]
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f000 fb2d 	bl	800a40c <RTC_WriteAlarmCounter>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d007      	beq.n	8009dc8 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	2204      	movs	r2, #4
 8009dbc:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e006      	b.n	8009dd6 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8009dd4:	2300      	movs	r3, #0
  }
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	371c      	adds	r7, #28
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd90      	pop	{r4, r7, pc}
	...

08009de0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8009dec:	2300      	movs	r3, #0
 8009dee:	61bb      	str	r3, [r7, #24]
 8009df0:	2300      	movs	r3, #0
 8009df2:	61fb      	str	r3, [r7, #28]
 8009df4:	2300      	movs	r3, #0
 8009df6:	617b      	str	r3, [r7, #20]
 8009df8:	2300      	movs	r3, #0
 8009dfa:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d002      	beq.n	8009e08 <HAL_RTC_GetTime+0x28>
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d101      	bne.n	8009e0c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8009e08:	2301      	movs	r3, #1
 8009e0a:	e0b5      	b.n	8009f78 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	f003 0304 	and.w	r3, r3, #4
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e0ac      	b.n	8009f78 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f000 fa84 	bl	800a32c <RTC_ReadTimeCounter>
 8009e24:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8009e26:	69bb      	ldr	r3, [r7, #24]
 8009e28:	4a55      	ldr	r2, [pc, #340]	@ (8009f80 <HAL_RTC_GetTime+0x1a0>)
 8009e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e2e:	0adb      	lsrs	r3, r3, #11
 8009e30:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8009e32:	69ba      	ldr	r2, [r7, #24]
 8009e34:	4b52      	ldr	r3, [pc, #328]	@ (8009f80 <HAL_RTC_GetTime+0x1a0>)
 8009e36:	fba3 1302 	umull	r1, r3, r3, r2
 8009e3a:	0adb      	lsrs	r3, r3, #11
 8009e3c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009e40:	fb01 f303 	mul.w	r3, r1, r3
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	4a4f      	ldr	r2, [pc, #316]	@ (8009f84 <HAL_RTC_GetTime+0x1a4>)
 8009e48:	fba2 2303 	umull	r2, r3, r2, r3
 8009e4c:	095b      	lsrs	r3, r3, #5
 8009e4e:	b2da      	uxtb	r2, r3
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8009e54:	69bb      	ldr	r3, [r7, #24]
 8009e56:	4a4a      	ldr	r2, [pc, #296]	@ (8009f80 <HAL_RTC_GetTime+0x1a0>)
 8009e58:	fba2 1203 	umull	r1, r2, r2, r3
 8009e5c:	0ad2      	lsrs	r2, r2, #11
 8009e5e:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009e62:	fb01 f202 	mul.w	r2, r1, r2
 8009e66:	1a9a      	subs	r2, r3, r2
 8009e68:	4b46      	ldr	r3, [pc, #280]	@ (8009f84 <HAL_RTC_GetTime+0x1a4>)
 8009e6a:	fba3 1302 	umull	r1, r3, r3, r2
 8009e6e:	0959      	lsrs	r1, r3, #5
 8009e70:	460b      	mov	r3, r1
 8009e72:	011b      	lsls	r3, r3, #4
 8009e74:	1a5b      	subs	r3, r3, r1
 8009e76:	009b      	lsls	r3, r3, #2
 8009e78:	1ad1      	subs	r1, r2, r3
 8009e7a:	b2ca      	uxtb	r2, r1
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	2b17      	cmp	r3, #23
 8009e84:	d955      	bls.n	8009f32 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	4a3f      	ldr	r2, [pc, #252]	@ (8009f88 <HAL_RTC_GetTime+0x1a8>)
 8009e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e8e:	091b      	lsrs	r3, r3, #4
 8009e90:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8009e92:	6939      	ldr	r1, [r7, #16]
 8009e94:	4b3c      	ldr	r3, [pc, #240]	@ (8009f88 <HAL_RTC_GetTime+0x1a8>)
 8009e96:	fba3 2301 	umull	r2, r3, r3, r1
 8009e9a:	091a      	lsrs	r2, r3, #4
 8009e9c:	4613      	mov	r3, r2
 8009e9e:	005b      	lsls	r3, r3, #1
 8009ea0:	4413      	add	r3, r2
 8009ea2:	00db      	lsls	r3, r3, #3
 8009ea4:	1aca      	subs	r2, r1, r3
 8009ea6:	b2d2      	uxtb	r2, r2
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009eac:	68f8      	ldr	r0, [r7, #12]
 8009eae:	f000 fa94 	bl	800a3da <RTC_ReadAlarmCounter>
 8009eb2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eba:	d008      	beq.n	8009ece <HAL_RTC_GetTime+0xee>
 8009ebc:	69fa      	ldr	r2, [r7, #28]
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d904      	bls.n	8009ece <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8009ec4:	69fa      	ldr	r2, [r7, #28]
 8009ec6:	69bb      	ldr	r3, [r7, #24]
 8009ec8:	1ad3      	subs	r3, r2, r3
 8009eca:	61fb      	str	r3, [r7, #28]
 8009ecc:	e002      	b.n	8009ed4 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8009ece:	f04f 33ff 	mov.w	r3, #4294967295
 8009ed2:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	4a2d      	ldr	r2, [pc, #180]	@ (8009f8c <HAL_RTC_GetTime+0x1ac>)
 8009ed8:	fb02 f303 	mul.w	r3, r2, r3
 8009edc:	69ba      	ldr	r2, [r7, #24]
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009ee2:	69b9      	ldr	r1, [r7, #24]
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	f000 fa51 	bl	800a38c <RTC_WriteTimeCounter>
 8009eea:	4603      	mov	r3, r0
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d001      	beq.n	8009ef4 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	e041      	b.n	8009f78 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009efa:	d00c      	beq.n	8009f16 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8009efc:	69fa      	ldr	r2, [r7, #28]
 8009efe:	69bb      	ldr	r3, [r7, #24]
 8009f00:	4413      	add	r3, r2
 8009f02:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009f04:	69f9      	ldr	r1, [r7, #28]
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f000 fa80 	bl	800a40c <RTC_WriteAlarmCounter>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00a      	beq.n	8009f28 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009f12:	2301      	movs	r3, #1
 8009f14:	e030      	b.n	8009f78 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009f16:	69f9      	ldr	r1, [r7, #28]
 8009f18:	68f8      	ldr	r0, [r7, #12]
 8009f1a:	f000 fa77 	bl	800a40c <RTC_WriteAlarmCounter>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d001      	beq.n	8009f28 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009f24:	2301      	movs	r3, #1
 8009f26:	e027      	b.n	8009f78 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8009f28:	6979      	ldr	r1, [r7, #20]
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f000 fb1f 	bl	800a56e <RTC_DateUpdate>
 8009f30:	e003      	b.n	8009f3a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	b2da      	uxtb	r2, r3
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d01a      	beq.n	8009f76 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	4618      	mov	r0, r3
 8009f46:	f000 fad8 	bl	800a4fa <RTC_ByteToBcd2>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	785b      	ldrb	r3, [r3, #1]
 8009f56:	4618      	mov	r0, r3
 8009f58:	f000 facf 	bl	800a4fa <RTC_ByteToBcd2>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	461a      	mov	r2, r3
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	789b      	ldrb	r3, [r3, #2]
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f000 fac6 	bl	800a4fa <RTC_ByteToBcd2>
 8009f6e:	4603      	mov	r3, r0
 8009f70:	461a      	mov	r2, r3
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009f76:	2300      	movs	r3, #0
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3720      	adds	r7, #32
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}
 8009f80:	91a2b3c5 	.word	0x91a2b3c5
 8009f84:	88888889 	.word	0x88888889
 8009f88:	aaaaaaab 	.word	0xaaaaaaab
 8009f8c:	00015180 	.word	0x00015180

08009f90 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b088      	sub	sp, #32
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	60f8      	str	r0, [r7, #12]
 8009f98:	60b9      	str	r1, [r7, #8]
 8009f9a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	61fb      	str	r3, [r7, #28]
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	61bb      	str	r3, [r7, #24]
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d002      	beq.n	8009fb4 <HAL_RTC_SetDate+0x24>
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e097      	b.n	800a0e8 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	7c1b      	ldrb	r3, [r3, #16]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d101      	bne.n	8009fc4 <HAL_RTC_SetDate+0x34>
 8009fc0:	2302      	movs	r3, #2
 8009fc2:	e091      	b.n	800a0e8 <HAL_RTC_SetDate+0x158>
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2201      	movs	r2, #1
 8009fc8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2202      	movs	r2, #2
 8009fce:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d10c      	bne.n	8009ff0 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8009fd6:	68bb      	ldr	r3, [r7, #8]
 8009fd8:	78da      	ldrb	r2, [r3, #3]
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	785a      	ldrb	r2, [r3, #1]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	789a      	ldrb	r2, [r3, #2]
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	739a      	strb	r2, [r3, #14]
 8009fee:	e01a      	b.n	800a026 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	78db      	ldrb	r3, [r3, #3]
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f000 fa9d 	bl	800a534 <RTC_Bcd2ToByte>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	785b      	ldrb	r3, [r3, #1]
 800a006:	4618      	mov	r0, r3
 800a008:	f000 fa94 	bl	800a534 <RTC_Bcd2ToByte>
 800a00c:	4603      	mov	r3, r0
 800a00e:	461a      	mov	r2, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	789b      	ldrb	r3, [r3, #2]
 800a018:	4618      	mov	r0, r3
 800a01a:	f000 fa8b 	bl	800a534 <RTC_Bcd2ToByte>
 800a01e:	4603      	mov	r3, r0
 800a020:	461a      	mov	r2, r3
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	7bdb      	ldrb	r3, [r3, #15]
 800a02a:	4618      	mov	r0, r3
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	7b59      	ldrb	r1, [r3, #13]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	7b9b      	ldrb	r3, [r3, #14]
 800a034:	461a      	mov	r2, r3
 800a036:	f000 fb75 	bl	800a724 <RTC_WeekDayNum>
 800a03a:	4603      	mov	r3, r0
 800a03c:	461a      	mov	r2, r3
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	7b1a      	ldrb	r2, [r3, #12]
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a04a:	68f8      	ldr	r0, [r7, #12]
 800a04c:	f000 f96e 	bl	800a32c <RTC_ReadTimeCounter>
 800a050:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800a052:	69fb      	ldr	r3, [r7, #28]
 800a054:	4a26      	ldr	r2, [pc, #152]	@ (800a0f0 <HAL_RTC_SetDate+0x160>)
 800a056:	fba2 2303 	umull	r2, r3, r2, r3
 800a05a:	0adb      	lsrs	r3, r3, #11
 800a05c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	2b18      	cmp	r3, #24
 800a062:	d93a      	bls.n	800a0da <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	4a23      	ldr	r2, [pc, #140]	@ (800a0f4 <HAL_RTC_SetDate+0x164>)
 800a068:	fba2 2303 	umull	r2, r3, r2, r3
 800a06c:	091b      	lsrs	r3, r3, #4
 800a06e:	4a22      	ldr	r2, [pc, #136]	@ (800a0f8 <HAL_RTC_SetDate+0x168>)
 800a070:	fb02 f303 	mul.w	r3, r2, r3
 800a074:	69fa      	ldr	r2, [r7, #28]
 800a076:	1ad3      	subs	r3, r2, r3
 800a078:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a07a:	69f9      	ldr	r1, [r7, #28]
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f000 f985 	bl	800a38c <RTC_WriteTimeCounter>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d007      	beq.n	800a098 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2204      	movs	r2, #4
 800a08c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800a094:	2301      	movs	r3, #1
 800a096:	e027      	b.n	800a0e8 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a098:	68f8      	ldr	r0, [r7, #12]
 800a09a:	f000 f99e 	bl	800a3da <RTC_ReadAlarmCounter>
 800a09e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a0a0:	69bb      	ldr	r3, [r7, #24]
 800a0a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0a6:	d018      	beq.n	800a0da <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800a0a8:	69ba      	ldr	r2, [r7, #24]
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d214      	bcs.n	800a0da <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800a0b0:	69bb      	ldr	r3, [r7, #24]
 800a0b2:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800a0b6:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800a0ba:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a0bc:	69b9      	ldr	r1, [r7, #24]
 800a0be:	68f8      	ldr	r0, [r7, #12]
 800a0c0:	f000 f9a4 	bl	800a40c <RTC_WriteAlarmCounter>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d007      	beq.n	800a0da <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2204      	movs	r2, #4
 800a0ce:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	e006      	b.n	800a0e8 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800a0e6:	2300      	movs	r3, #0
}
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	3720      	adds	r7, #32
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	bd80      	pop	{r7, pc}
 800a0f0:	91a2b3c5 	.word	0x91a2b3c5
 800a0f4:	aaaaaaab 	.word	0xaaaaaaab
 800a0f8:	00015180 	.word	0x00015180

0800a0fc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a0fc:	b590      	push	{r4, r7, lr}
 800a0fe:	b089      	sub	sp, #36	@ 0x24
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 800a108:	2300      	movs	r3, #0
 800a10a:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 800a10c:	f107 0314 	add.w	r3, r7, #20
 800a110:	2100      	movs	r1, #0
 800a112:	460a      	mov	r2, r1
 800a114:	801a      	strh	r2, [r3, #0]
 800a116:	460a      	mov	r2, r1
 800a118:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d002      	beq.n	800a126 <HAL_RTC_SetAlarm_IT+0x2a>
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d101      	bne.n	800a12a <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	e099      	b.n	800a25e <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	7c1b      	ldrb	r3, [r3, #16]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	d101      	bne.n	800a136 <HAL_RTC_SetAlarm_IT+0x3a>
 800a132:	2302      	movs	r3, #2
 800a134:	e093      	b.n	800a25e <HAL_RTC_SetAlarm_IT+0x162>
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	2201      	movs	r2, #1
 800a13a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2202      	movs	r2, #2
 800a140:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800a142:	f107 0314 	add.w	r3, r7, #20
 800a146:	2200      	movs	r2, #0
 800a148:	4619      	mov	r1, r3
 800a14a:	68f8      	ldr	r0, [r7, #12]
 800a14c:	f7ff fe48 	bl	8009de0 <HAL_RTC_GetTime>
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d001      	beq.n	800a15a <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e081      	b.n	800a25e <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800a15a:	7d3b      	ldrb	r3, [r7, #20]
 800a15c:	461a      	mov	r2, r3
 800a15e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a162:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 800a166:	7d7b      	ldrb	r3, [r7, #21]
 800a168:	4619      	mov	r1, r3
 800a16a:	460b      	mov	r3, r1
 800a16c:	011b      	lsls	r3, r3, #4
 800a16e:	1a5b      	subs	r3, r3, r1
 800a170:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800a172:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 800a174:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800a176:	4413      	add	r3, r2
 800a178:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d113      	bne.n	800a1a8 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	461a      	mov	r2, r3
 800a186:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a18a:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	785b      	ldrb	r3, [r3, #1]
 800a192:	4619      	mov	r1, r3
 800a194:	460b      	mov	r3, r1
 800a196:	011b      	lsls	r3, r3, #4
 800a198:	1a5b      	subs	r3, r3, r1
 800a19a:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800a19c:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 800a19e:	68ba      	ldr	r2, [r7, #8]
 800a1a0:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800a1a2:	4413      	add	r3, r2
 800a1a4:	61fb      	str	r3, [r7, #28]
 800a1a6:	e01e      	b.n	800a1e6 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	781b      	ldrb	r3, [r3, #0]
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f000 f9c1 	bl	800a534 <RTC_Bcd2ToByte>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800a1ba:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	785b      	ldrb	r3, [r3, #1]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f000 f9b6 	bl	800a534 <RTC_Bcd2ToByte>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	4613      	mov	r3, r2
 800a1ce:	011b      	lsls	r3, r3, #4
 800a1d0:	1a9b      	subs	r3, r3, r2
 800a1d2:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800a1d4:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	789b      	ldrb	r3, [r3, #2]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 f9aa 	bl	800a534 <RTC_Bcd2ToByte>
 800a1e0:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800a1e2:	4423      	add	r3, r4
 800a1e4:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 800a1e6:	69fa      	ldr	r2, [r7, #28]
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d205      	bcs.n	800a1fa <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 800a1ee:	69fb      	ldr	r3, [r7, #28]
 800a1f0:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800a1f4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800a1f8:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a1fa:	69f9      	ldr	r1, [r7, #28]
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f000 f905 	bl	800a40c <RTC_WriteAlarmCounter>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d007      	beq.n	800a218 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2204      	movs	r2, #4
 800a20c:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e022      	b.n	800a25e <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	685a      	ldr	r2, [r3, #4]
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f022 0202 	bic.w	r2, r2, #2
 800a226:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f042 0202 	orr.w	r2, r2, #2
 800a236:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800a238:	4b0b      	ldr	r3, [pc, #44]	@ (800a268 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a0a      	ldr	r2, [pc, #40]	@ (800a268 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a23e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a242:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800a244:	4b08      	ldr	r3, [pc, #32]	@ (800a268 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	4a07      	ldr	r2, [pc, #28]	@ (800a268 <HAL_RTC_SetAlarm_IT+0x16c>)
 800a24a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a24e:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2201      	movs	r2, #1
 800a254:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2200      	movs	r2, #0
 800a25a:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800a25c:	2300      	movs	r3, #0
  }
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3724      	adds	r7, #36	@ 0x24
 800a262:	46bd      	mov	sp, r7
 800a264:	bd90      	pop	{r4, r7, pc}
 800a266:	bf00      	nop
 800a268:	40010400 	.word	0x40010400

0800a26c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b082      	sub	sp, #8
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 0302 	and.w	r3, r3, #2
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d011      	beq.n	800a2a6 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	f003 0302 	and.w	r3, r3, #2
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d00a      	beq.n	800a2a6 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f815 	bl	800a2c0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	685a      	ldr	r2, [r3, #4]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f022 0202 	bic.w	r2, r2, #2
 800a2a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800a2a6:	4b05      	ldr	r3, [pc, #20]	@ (800a2bc <HAL_RTC_AlarmIRQHandler+0x50>)
 800a2a8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800a2ac:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2201      	movs	r2, #1
 800a2b2:	745a      	strb	r2, [r3, #17]
}
 800a2b4:	bf00      	nop
 800a2b6:	3708      	adds	r7, #8
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}
 800a2bc:	40010400 	.word	0x40010400

0800a2c0 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800a2c8:	bf00      	nop
 800a2ca:	370c      	adds	r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bc80      	pop	{r7}
 800a2d0:	4770      	bx	lr

0800a2d2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b084      	sub	sp, #16
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d101      	bne.n	800a2e8 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e01d      	b.n	800a324 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	685a      	ldr	r2, [r3, #4]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f022 0208 	bic.w	r2, r2, #8
 800a2f6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a2f8:	f7fc fa20 	bl	800673c <HAL_GetTick>
 800a2fc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a2fe:	e009      	b.n	800a314 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a300:	f7fc fa1c 	bl	800673c <HAL_GetTick>
 800a304:	4602      	mov	r2, r0
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	1ad3      	subs	r3, r2, r3
 800a30a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a30e:	d901      	bls.n	800a314 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800a310:	2303      	movs	r3, #3
 800a312:	e007      	b.n	800a324 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	f003 0308 	and.w	r3, r3, #8
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d0ee      	beq.n	800a300 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800a322:	2300      	movs	r3, #0
}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800a334:	2300      	movs	r3, #0
 800a336:	827b      	strh	r3, [r7, #18]
 800a338:	2300      	movs	r3, #0
 800a33a:	823b      	strh	r3, [r7, #16]
 800a33c:	2300      	movs	r3, #0
 800a33e:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800a340:	2300      	movs	r3, #0
 800a342:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	699b      	ldr	r3, [r3, #24]
 800a34a:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	69db      	ldr	r3, [r3, #28]
 800a352:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	699b      	ldr	r3, [r3, #24]
 800a35a:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800a35c:	8a7a      	ldrh	r2, [r7, #18]
 800a35e:	8a3b      	ldrh	r3, [r7, #16]
 800a360:	429a      	cmp	r2, r3
 800a362:	d008      	beq.n	800a376 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a364:	8a3b      	ldrh	r3, [r7, #16]
 800a366:	041a      	lsls	r2, r3, #16
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	69db      	ldr	r3, [r3, #28]
 800a36e:	b29b      	uxth	r3, r3
 800a370:	4313      	orrs	r3, r2
 800a372:	617b      	str	r3, [r7, #20]
 800a374:	e004      	b.n	800a380 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a376:	8a7b      	ldrh	r3, [r7, #18]
 800a378:	041a      	lsls	r2, r3, #16
 800a37a:	89fb      	ldrh	r3, [r7, #14]
 800a37c:	4313      	orrs	r3, r2
 800a37e:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800a380:	697b      	ldr	r3, [r7, #20]
}
 800a382:	4618      	mov	r0, r3
 800a384:	371c      	adds	r7, #28
 800a386:	46bd      	mov	sp, r7
 800a388:	bc80      	pop	{r7}
 800a38a:	4770      	bx	lr

0800a38c <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b084      	sub	sp, #16
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a396:	2300      	movs	r3, #0
 800a398:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 f85d 	bl	800a45a <RTC_EnterInitMode>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d002      	beq.n	800a3ac <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	73fb      	strb	r3, [r7, #15]
 800a3aa:	e011      	b.n	800a3d0 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	683a      	ldr	r2, [r7, #0]
 800a3b2:	0c12      	lsrs	r2, r2, #16
 800a3b4:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	683a      	ldr	r2, [r7, #0]
 800a3bc:	b292      	uxth	r2, r2
 800a3be:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 f872 	bl	800a4aa <RTC_ExitInitMode>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d001      	beq.n	800a3d0 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a3d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3710      	adds	r7, #16
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b085      	sub	sp, #20
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	81fb      	strh	r3, [r7, #14]
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	6a1b      	ldr	r3, [r3, #32]
 800a3f0:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f8:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800a3fa:	89fb      	ldrh	r3, [r7, #14]
 800a3fc:	041a      	lsls	r2, r3, #16
 800a3fe:	89bb      	ldrh	r3, [r7, #12]
 800a400:	4313      	orrs	r3, r2
}
 800a402:	4618      	mov	r0, r3
 800a404:	3714      	adds	r7, #20
 800a406:	46bd      	mov	sp, r7
 800a408:	bc80      	pop	{r7}
 800a40a:	4770      	bx	lr

0800a40c <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b084      	sub	sp, #16
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
 800a414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a416:	2300      	movs	r3, #0
 800a418:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 f81d 	bl	800a45a <RTC_EnterInitMode>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d002      	beq.n	800a42c <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	73fb      	strb	r3, [r7, #15]
 800a42a:	e011      	b.n	800a450 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	683a      	ldr	r2, [r7, #0]
 800a432:	0c12      	lsrs	r2, r2, #16
 800a434:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	683a      	ldr	r2, [r7, #0]
 800a43c:	b292      	uxth	r2, r2
 800a43e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 f832 	bl	800a4aa <RTC_ExitInitMode>
 800a446:	4603      	mov	r3, r0
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800a44c:	2301      	movs	r3, #1
 800a44e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a450:	7bfb      	ldrb	r3, [r7, #15]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3710      	adds	r7, #16
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}

0800a45a <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a45a:	b580      	push	{r7, lr}
 800a45c:	b084      	sub	sp, #16
 800a45e:	af00      	add	r7, sp, #0
 800a460:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a462:	2300      	movs	r3, #0
 800a464:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800a466:	f7fc f969 	bl	800673c <HAL_GetTick>
 800a46a:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a46c:	e009      	b.n	800a482 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a46e:	f7fc f965 	bl	800673c <HAL_GetTick>
 800a472:	4602      	mov	r2, r0
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	1ad3      	subs	r3, r2, r3
 800a478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a47c:	d901      	bls.n	800a482 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800a47e:	2303      	movs	r3, #3
 800a480:	e00f      	b.n	800a4a2 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	f003 0320 	and.w	r3, r3, #32
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d0ee      	beq.n	800a46e <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	685a      	ldr	r2, [r3, #4]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	f042 0210 	orr.w	r2, r2, #16
 800a49e:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800a4a0:	2300      	movs	r3, #0
}
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b084      	sub	sp, #16
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	685a      	ldr	r2, [r3, #4]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f022 0210 	bic.w	r2, r2, #16
 800a4c4:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a4c6:	f7fc f939 	bl	800673c <HAL_GetTick>
 800a4ca:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a4cc:	e009      	b.n	800a4e2 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a4ce:	f7fc f935 	bl	800673c <HAL_GetTick>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a4dc:	d901      	bls.n	800a4e2 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800a4de:	2303      	movs	r3, #3
 800a4e0:	e007      	b.n	800a4f2 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d0ee      	beq.n	800a4ce <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800a4f0:	2300      	movs	r3, #0
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3710      	adds	r7, #16
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}

0800a4fa <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a4fa:	b480      	push	{r7}
 800a4fc:	b085      	sub	sp, #20
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	4603      	mov	r3, r0
 800a502:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a504:	2300      	movs	r3, #0
 800a506:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800a508:	e005      	b.n	800a516 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	3301      	adds	r3, #1
 800a50e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a510:	79fb      	ldrb	r3, [r7, #7]
 800a512:	3b0a      	subs	r3, #10
 800a514:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800a516:	79fb      	ldrb	r3, [r7, #7]
 800a518:	2b09      	cmp	r3, #9
 800a51a:	d8f6      	bhi.n	800a50a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	011b      	lsls	r3, r3, #4
 800a522:	b2da      	uxtb	r2, r3
 800a524:	79fb      	ldrb	r3, [r7, #7]
 800a526:	4313      	orrs	r3, r2
 800a528:	b2db      	uxtb	r3, r3
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3714      	adds	r7, #20
 800a52e:	46bd      	mov	sp, r7
 800a530:	bc80      	pop	{r7}
 800a532:	4770      	bx	lr

0800a534 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a534:	b480      	push	{r7}
 800a536:	b085      	sub	sp, #20
 800a538:	af00      	add	r7, sp, #0
 800a53a:	4603      	mov	r3, r0
 800a53c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a53e:	2300      	movs	r3, #0
 800a540:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a542:	79fb      	ldrb	r3, [r7, #7]
 800a544:	091b      	lsrs	r3, r3, #4
 800a546:	b2db      	uxtb	r3, r3
 800a548:	461a      	mov	r2, r3
 800a54a:	4613      	mov	r3, r2
 800a54c:	009b      	lsls	r3, r3, #2
 800a54e:	4413      	add	r3, r2
 800a550:	005b      	lsls	r3, r3, #1
 800a552:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a554:	79fb      	ldrb	r3, [r7, #7]
 800a556:	f003 030f 	and.w	r3, r3, #15
 800a55a:	b2da      	uxtb	r2, r3
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	4413      	add	r3, r2
 800a562:	b2db      	uxtb	r3, r3
}
 800a564:	4618      	mov	r0, r3
 800a566:	3714      	adds	r7, #20
 800a568:	46bd      	mov	sp, r7
 800a56a:	bc80      	pop	{r7}
 800a56c:	4770      	bx	lr

0800a56e <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800a56e:	b580      	push	{r7, lr}
 800a570:	b086      	sub	sp, #24
 800a572:	af00      	add	r7, sp, #0
 800a574:	6078      	str	r0, [r7, #4]
 800a576:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800a578:	2300      	movs	r3, #0
 800a57a:	617b      	str	r3, [r7, #20]
 800a57c:	2300      	movs	r3, #0
 800a57e:	613b      	str	r3, [r7, #16]
 800a580:	2300      	movs	r3, #0
 800a582:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800a584:	2300      	movs	r3, #0
 800a586:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	7bdb      	ldrb	r3, [r3, #15]
 800a58c:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	7b5b      	ldrb	r3, [r3, #13]
 800a592:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	7b9b      	ldrb	r3, [r3, #14]
 800a598:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800a59a:	2300      	movs	r3, #0
 800a59c:	60bb      	str	r3, [r7, #8]
 800a59e:	e06f      	b.n	800a680 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	2b01      	cmp	r3, #1
 800a5a4:	d011      	beq.n	800a5ca <RTC_DateUpdate+0x5c>
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	2b03      	cmp	r3, #3
 800a5aa:	d00e      	beq.n	800a5ca <RTC_DateUpdate+0x5c>
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	2b05      	cmp	r3, #5
 800a5b0:	d00b      	beq.n	800a5ca <RTC_DateUpdate+0x5c>
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	2b07      	cmp	r3, #7
 800a5b6:	d008      	beq.n	800a5ca <RTC_DateUpdate+0x5c>
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	2b08      	cmp	r3, #8
 800a5bc:	d005      	beq.n	800a5ca <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	2b0a      	cmp	r3, #10
 800a5c2:	d002      	beq.n	800a5ca <RTC_DateUpdate+0x5c>
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	2b0c      	cmp	r3, #12
 800a5c8:	d117      	bne.n	800a5fa <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2b1e      	cmp	r3, #30
 800a5ce:	d803      	bhi.n	800a5d8 <RTC_DateUpdate+0x6a>
      {
        day++;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a5d6:	e050      	b.n	800a67a <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	2b0c      	cmp	r3, #12
 800a5dc:	d005      	beq.n	800a5ea <RTC_DateUpdate+0x7c>
        {
          month++;
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	3301      	adds	r3, #1
 800a5e2:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a5e8:	e047      	b.n	800a67a <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	60fb      	str	r3, [r7, #12]
          year++;
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	3301      	adds	r3, #1
 800a5f6:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800a5f8:	e03f      	b.n	800a67a <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800a5fa:	693b      	ldr	r3, [r7, #16]
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	d008      	beq.n	800a612 <RTC_DateUpdate+0xa4>
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	2b06      	cmp	r3, #6
 800a604:	d005      	beq.n	800a612 <RTC_DateUpdate+0xa4>
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	2b09      	cmp	r3, #9
 800a60a:	d002      	beq.n	800a612 <RTC_DateUpdate+0xa4>
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	2b0b      	cmp	r3, #11
 800a610:	d10c      	bne.n	800a62c <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	2b1d      	cmp	r3, #29
 800a616:	d803      	bhi.n	800a620 <RTC_DateUpdate+0xb2>
      {
        day++;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	3301      	adds	r3, #1
 800a61c:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a61e:	e02c      	b.n	800a67a <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	3301      	adds	r3, #1
 800a624:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a626:	2301      	movs	r3, #1
 800a628:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a62a:	e026      	b.n	800a67a <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	2b02      	cmp	r3, #2
 800a630:	d123      	bne.n	800a67a <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2b1b      	cmp	r3, #27
 800a636:	d803      	bhi.n	800a640 <RTC_DateUpdate+0xd2>
      {
        day++;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	3301      	adds	r3, #1
 800a63c:	60fb      	str	r3, [r7, #12]
 800a63e:	e01c      	b.n	800a67a <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	2b1c      	cmp	r3, #28
 800a644:	d111      	bne.n	800a66a <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	b29b      	uxth	r3, r3
 800a64a:	4618      	mov	r0, r3
 800a64c:	f000 f838 	bl	800a6c0 <RTC_IsLeapYear>
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d003      	beq.n	800a65e <RTC_DateUpdate+0xf0>
        {
          day++;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	3301      	adds	r3, #1
 800a65a:	60fb      	str	r3, [r7, #12]
 800a65c:	e00d      	b.n	800a67a <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	3301      	adds	r3, #1
 800a662:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a664:	2301      	movs	r3, #1
 800a666:	60fb      	str	r3, [r7, #12]
 800a668:	e007      	b.n	800a67a <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2b1d      	cmp	r3, #29
 800a66e:	d104      	bne.n	800a67a <RTC_DateUpdate+0x10c>
      {
        month++;
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	3301      	adds	r3, #1
 800a674:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a676:	2301      	movs	r3, #1
 800a678:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	3301      	adds	r3, #1
 800a67e:	60bb      	str	r3, [r7, #8]
 800a680:	68ba      	ldr	r2, [r7, #8]
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	429a      	cmp	r2, r3
 800a686:	d38b      	bcc.n	800a5a0 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	b2da      	uxtb	r2, r3
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	b2da      	uxtb	r2, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	b2da      	uxtb	r2, r3
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	b2db      	uxtb	r3, r3
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	b2d2      	uxtb	r2, r2
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	6978      	ldr	r0, [r7, #20]
 800a6ac:	f000 f83a 	bl	800a724 <RTC_WeekDayNum>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	461a      	mov	r2, r3
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	731a      	strb	r2, [r3, #12]
}
 800a6b8:	bf00      	nop
 800a6ba:	3718      	adds	r7, #24
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}

0800a6c0 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b083      	sub	sp, #12
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800a6ca:	88fb      	ldrh	r3, [r7, #6]
 800a6cc:	f003 0303 	and.w	r3, r3, #3
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d001      	beq.n	800a6da <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	e01d      	b.n	800a716 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800a6da:	88fb      	ldrh	r3, [r7, #6]
 800a6dc:	4a10      	ldr	r2, [pc, #64]	@ (800a720 <RTC_IsLeapYear+0x60>)
 800a6de:	fba2 1203 	umull	r1, r2, r2, r3
 800a6e2:	0952      	lsrs	r2, r2, #5
 800a6e4:	2164      	movs	r1, #100	@ 0x64
 800a6e6:	fb01 f202 	mul.w	r2, r1, r2
 800a6ea:	1a9b      	subs	r3, r3, r2
 800a6ec:	b29b      	uxth	r3, r3
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d001      	beq.n	800a6f6 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e00f      	b.n	800a716 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800a6f6:	88fb      	ldrh	r3, [r7, #6]
 800a6f8:	4a09      	ldr	r2, [pc, #36]	@ (800a720 <RTC_IsLeapYear+0x60>)
 800a6fa:	fba2 1203 	umull	r1, r2, r2, r3
 800a6fe:	09d2      	lsrs	r2, r2, #7
 800a700:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800a704:	fb01 f202 	mul.w	r2, r1, r2
 800a708:	1a9b      	subs	r3, r3, r2
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d101      	bne.n	800a714 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800a710:	2301      	movs	r3, #1
 800a712:	e000      	b.n	800a716 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800a714:	2300      	movs	r3, #0
  }
}
 800a716:	4618      	mov	r0, r3
 800a718:	370c      	adds	r7, #12
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bc80      	pop	{r7}
 800a71e:	4770      	bx	lr
 800a720:	51eb851f 	.word	0x51eb851f

0800a724 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a724:	b480      	push	{r7}
 800a726:	b085      	sub	sp, #20
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
 800a72c:	460b      	mov	r3, r1
 800a72e:	70fb      	strb	r3, [r7, #3]
 800a730:	4613      	mov	r3, r2
 800a732:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800a734:	2300      	movs	r3, #0
 800a736:	60bb      	str	r3, [r7, #8]
 800a738:	2300      	movs	r3, #0
 800a73a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800a742:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800a744:	78fb      	ldrb	r3, [r7, #3]
 800a746:	2b02      	cmp	r3, #2
 800a748:	d82d      	bhi.n	800a7a6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a74a:	78fa      	ldrb	r2, [r7, #3]
 800a74c:	4613      	mov	r3, r2
 800a74e:	005b      	lsls	r3, r3, #1
 800a750:	4413      	add	r3, r2
 800a752:	00db      	lsls	r3, r3, #3
 800a754:	1a9b      	subs	r3, r3, r2
 800a756:	4a2c      	ldr	r2, [pc, #176]	@ (800a808 <RTC_WeekDayNum+0xe4>)
 800a758:	fba2 2303 	umull	r2, r3, r2, r3
 800a75c:	085a      	lsrs	r2, r3, #1
 800a75e:	78bb      	ldrb	r3, [r7, #2]
 800a760:	441a      	add	r2, r3
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	441a      	add	r2, r3
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	3b01      	subs	r3, #1
 800a76a:	089b      	lsrs	r3, r3, #2
 800a76c:	441a      	add	r2, r3
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	3b01      	subs	r3, #1
 800a772:	4926      	ldr	r1, [pc, #152]	@ (800a80c <RTC_WeekDayNum+0xe8>)
 800a774:	fba1 1303 	umull	r1, r3, r1, r3
 800a778:	095b      	lsrs	r3, r3, #5
 800a77a:	1ad2      	subs	r2, r2, r3
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	3b01      	subs	r3, #1
 800a780:	4922      	ldr	r1, [pc, #136]	@ (800a80c <RTC_WeekDayNum+0xe8>)
 800a782:	fba1 1303 	umull	r1, r3, r1, r3
 800a786:	09db      	lsrs	r3, r3, #7
 800a788:	4413      	add	r3, r2
 800a78a:	1d1a      	adds	r2, r3, #4
 800a78c:	4b20      	ldr	r3, [pc, #128]	@ (800a810 <RTC_WeekDayNum+0xec>)
 800a78e:	fba3 1302 	umull	r1, r3, r3, r2
 800a792:	1ad1      	subs	r1, r2, r3
 800a794:	0849      	lsrs	r1, r1, #1
 800a796:	440b      	add	r3, r1
 800a798:	0899      	lsrs	r1, r3, #2
 800a79a:	460b      	mov	r3, r1
 800a79c:	00db      	lsls	r3, r3, #3
 800a79e:	1a5b      	subs	r3, r3, r1
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	60fb      	str	r3, [r7, #12]
 800a7a4:	e029      	b.n	800a7fa <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a7a6:	78fa      	ldrb	r2, [r7, #3]
 800a7a8:	4613      	mov	r3, r2
 800a7aa:	005b      	lsls	r3, r3, #1
 800a7ac:	4413      	add	r3, r2
 800a7ae:	00db      	lsls	r3, r3, #3
 800a7b0:	1a9b      	subs	r3, r3, r2
 800a7b2:	4a15      	ldr	r2, [pc, #84]	@ (800a808 <RTC_WeekDayNum+0xe4>)
 800a7b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a7b8:	085a      	lsrs	r2, r3, #1
 800a7ba:	78bb      	ldrb	r3, [r7, #2]
 800a7bc:	441a      	add	r2, r3
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	441a      	add	r2, r3
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	089b      	lsrs	r3, r3, #2
 800a7c6:	441a      	add	r2, r3
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	4910      	ldr	r1, [pc, #64]	@ (800a80c <RTC_WeekDayNum+0xe8>)
 800a7cc:	fba1 1303 	umull	r1, r3, r1, r3
 800a7d0:	095b      	lsrs	r3, r3, #5
 800a7d2:	1ad2      	subs	r2, r2, r3
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	490d      	ldr	r1, [pc, #52]	@ (800a80c <RTC_WeekDayNum+0xe8>)
 800a7d8:	fba1 1303 	umull	r1, r3, r1, r3
 800a7dc:	09db      	lsrs	r3, r3, #7
 800a7de:	4413      	add	r3, r2
 800a7e0:	1c9a      	adds	r2, r3, #2
 800a7e2:	4b0b      	ldr	r3, [pc, #44]	@ (800a810 <RTC_WeekDayNum+0xec>)
 800a7e4:	fba3 1302 	umull	r1, r3, r3, r2
 800a7e8:	1ad1      	subs	r1, r2, r3
 800a7ea:	0849      	lsrs	r1, r1, #1
 800a7ec:	440b      	add	r3, r1
 800a7ee:	0899      	lsrs	r1, r3, #2
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	00db      	lsls	r3, r3, #3
 800a7f4:	1a5b      	subs	r3, r3, r1
 800a7f6:	1ad3      	subs	r3, r2, r3
 800a7f8:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	b2db      	uxtb	r3, r3
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	bc80      	pop	{r7}
 800a806:	4770      	bx	lr
 800a808:	38e38e39 	.word	0x38e38e39
 800a80c:	51eb851f 	.word	0x51eb851f
 800a810:	24924925 	.word	0x24924925

0800a814 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d101      	bne.n	800a826 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a822:	2301      	movs	r3, #1
 800a824:	e076      	b.n	800a914 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d108      	bne.n	800a840 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a836:	d009      	beq.n	800a84c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	61da      	str	r2, [r3, #28]
 800a83e:	e005      	b.n	800a84c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2200      	movs	r2, #0
 800a844:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	2200      	movs	r2, #0
 800a84a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2200      	movs	r2, #0
 800a850:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d106      	bne.n	800a86c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	2200      	movs	r2, #0
 800a862:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f7fa ff74 	bl	8005754 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2202      	movs	r2, #2
 800a870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a882:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	689b      	ldr	r3, [r3, #8]
 800a890:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a894:	431a      	orrs	r2, r3
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a89e:	431a      	orrs	r2, r3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	f003 0302 	and.w	r3, r3, #2
 800a8a8:	431a      	orrs	r2, r3
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	695b      	ldr	r3, [r3, #20]
 800a8ae:	f003 0301 	and.w	r3, r3, #1
 800a8b2:	431a      	orrs	r2, r3
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	699b      	ldr	r3, [r3, #24]
 800a8b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a8bc:	431a      	orrs	r2, r3
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	69db      	ldr	r3, [r3, #28]
 800a8c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a8c6:	431a      	orrs	r2, r3
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a1b      	ldr	r3, [r3, #32]
 800a8cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8d0:	ea42 0103 	orr.w	r1, r2, r3
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	430a      	orrs	r2, r1
 800a8e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	699b      	ldr	r3, [r3, #24]
 800a8e8:	0c1a      	lsrs	r2, r3, #16
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	f002 0204 	and.w	r2, r2, #4
 800a8f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	69da      	ldr	r2, [r3, #28]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a902:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2200      	movs	r2, #0
 800a908:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2201      	movs	r2, #1
 800a90e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3708      	adds	r7, #8
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b088      	sub	sp, #32
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	603b      	str	r3, [r7, #0]
 800a928:	4613      	mov	r3, r2
 800a92a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a92c:	f7fb ff06 	bl	800673c <HAL_GetTick>
 800a930:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a932:	88fb      	ldrh	r3, [r7, #6]
 800a934:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a93c:	b2db      	uxtb	r3, r3
 800a93e:	2b01      	cmp	r3, #1
 800a940:	d001      	beq.n	800a946 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a942:	2302      	movs	r3, #2
 800a944:	e12a      	b.n	800ab9c <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d002      	beq.n	800a952 <HAL_SPI_Transmit+0x36>
 800a94c:	88fb      	ldrh	r3, [r7, #6]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d101      	bne.n	800a956 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a952:	2301      	movs	r3, #1
 800a954:	e122      	b.n	800ab9c <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d101      	bne.n	800a964 <HAL_SPI_Transmit+0x48>
 800a960:	2302      	movs	r3, #2
 800a962:	e11b      	b.n	800ab9c <HAL_SPI_Transmit+0x280>
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2203      	movs	r2, #3
 800a970:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2200      	movs	r2, #0
 800a978:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	68ba      	ldr	r2, [r7, #8]
 800a97e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	88fa      	ldrh	r2, [r7, #6]
 800a984:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	88fa      	ldrh	r2, [r7, #6]
 800a98a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	2200      	movs	r2, #0
 800a990:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2200      	movs	r2, #0
 800a996:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a9b2:	d10f      	bne.n	800a9d4 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	681a      	ldr	r2, [r3, #0]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a9c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a9d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9de:	2b40      	cmp	r3, #64	@ 0x40
 800a9e0:	d007      	beq.n	800a9f2 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a9f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9fa:	d152      	bne.n	800aaa2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	685b      	ldr	r3, [r3, #4]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d002      	beq.n	800aa0a <HAL_SPI_Transmit+0xee>
 800aa04:	8b7b      	ldrh	r3, [r7, #26]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d145      	bne.n	800aa96 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa0e:	881a      	ldrh	r2, [r3, #0]
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa1a:	1c9a      	adds	r2, r3, #2
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	3b01      	subs	r3, #1
 800aa28:	b29a      	uxth	r2, r3
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800aa2e:	e032      	b.n	800aa96 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	689b      	ldr	r3, [r3, #8]
 800aa36:	f003 0302 	and.w	r3, r3, #2
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	d112      	bne.n	800aa64 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa42:	881a      	ldrh	r2, [r3, #0]
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa4e:	1c9a      	adds	r2, r3, #2
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa58:	b29b      	uxth	r3, r3
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	b29a      	uxth	r2, r3
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	86da      	strh	r2, [r3, #54]	@ 0x36
 800aa62:	e018      	b.n	800aa96 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa64:	f7fb fe6a 	bl	800673c <HAL_GetTick>
 800aa68:	4602      	mov	r2, r0
 800aa6a:	69fb      	ldr	r3, [r7, #28]
 800aa6c:	1ad3      	subs	r3, r2, r3
 800aa6e:	683a      	ldr	r2, [r7, #0]
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d803      	bhi.n	800aa7c <HAL_SPI_Transmit+0x160>
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7a:	d102      	bne.n	800aa82 <HAL_SPI_Transmit+0x166>
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d109      	bne.n	800aa96 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2201      	movs	r2, #1
 800aa86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800aa92:	2303      	movs	r3, #3
 800aa94:	e082      	b.n	800ab9c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d1c7      	bne.n	800aa30 <HAL_SPI_Transmit+0x114>
 800aaa0:	e053      	b.n	800ab4a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	685b      	ldr	r3, [r3, #4]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d002      	beq.n	800aab0 <HAL_SPI_Transmit+0x194>
 800aaaa:	8b7b      	ldrh	r3, [r7, #26]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d147      	bne.n	800ab40 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	330c      	adds	r3, #12
 800aaba:	7812      	ldrb	r2, [r2, #0]
 800aabc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aac2:	1c5a      	adds	r2, r3, #1
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aacc:	b29b      	uxth	r3, r3
 800aace:	3b01      	subs	r3, #1
 800aad0:	b29a      	uxth	r2, r3
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800aad6:	e033      	b.n	800ab40 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	689b      	ldr	r3, [r3, #8]
 800aade:	f003 0302 	and.w	r3, r3, #2
 800aae2:	2b02      	cmp	r3, #2
 800aae4:	d113      	bne.n	800ab0e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	330c      	adds	r3, #12
 800aaf0:	7812      	ldrb	r2, [r2, #0]
 800aaf2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaf8:	1c5a      	adds	r2, r3, #1
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab02:	b29b      	uxth	r3, r3
 800ab04:	3b01      	subs	r3, #1
 800ab06:	b29a      	uxth	r2, r3
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800ab0c:	e018      	b.n	800ab40 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab0e:	f7fb fe15 	bl	800673c <HAL_GetTick>
 800ab12:	4602      	mov	r2, r0
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	1ad3      	subs	r3, r2, r3
 800ab18:	683a      	ldr	r2, [r7, #0]
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d803      	bhi.n	800ab26 <HAL_SPI_Transmit+0x20a>
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab24:	d102      	bne.n	800ab2c <HAL_SPI_Transmit+0x210>
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d109      	bne.n	800ab40 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	e02d      	b.n	800ab9c <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab44:	b29b      	uxth	r3, r3
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d1c6      	bne.n	800aad8 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ab4a:	69fa      	ldr	r2, [r7, #28]
 800ab4c:	6839      	ldr	r1, [r7, #0]
 800ab4e:	68f8      	ldr	r0, [r7, #12]
 800ab50:	f000 fbc4 	bl	800b2dc <SPI_EndRxTxTransaction>
 800ab54:	4603      	mov	r3, r0
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d002      	beq.n	800ab60 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2220      	movs	r2, #32
 800ab5e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	689b      	ldr	r3, [r3, #8]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d10a      	bne.n	800ab7e <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ab68:	2300      	movs	r3, #0
 800ab6a:	617b      	str	r3, [r7, #20]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	617b      	str	r3, [r7, #20]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	617b      	str	r3, [r7, #20]
 800ab7c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	2201      	movs	r2, #1
 800ab82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d001      	beq.n	800ab9a <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	e000      	b.n	800ab9c <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800ab9a:	2300      	movs	r3, #0
  }
}
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3720      	adds	r7, #32
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b088      	sub	sp, #32
 800aba8:	af02      	add	r7, sp, #8
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	603b      	str	r3, [r7, #0]
 800abb0:	4613      	mov	r3, r2
 800abb2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800abba:	b2db      	uxtb	r3, r3
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d001      	beq.n	800abc4 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800abc0:	2302      	movs	r3, #2
 800abc2:	e104      	b.n	800adce <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	685b      	ldr	r3, [r3, #4]
 800abc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800abcc:	d112      	bne.n	800abf4 <HAL_SPI_Receive+0x50>
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d10e      	bne.n	800abf4 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2204      	movs	r2, #4
 800abda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800abde:	88fa      	ldrh	r2, [r7, #6]
 800abe0:	683b      	ldr	r3, [r7, #0]
 800abe2:	9300      	str	r3, [sp, #0]
 800abe4:	4613      	mov	r3, r2
 800abe6:	68ba      	ldr	r2, [r7, #8]
 800abe8:	68b9      	ldr	r1, [r7, #8]
 800abea:	68f8      	ldr	r0, [r7, #12]
 800abec:	f000 f8f3 	bl	800add6 <HAL_SPI_TransmitReceive>
 800abf0:	4603      	mov	r3, r0
 800abf2:	e0ec      	b.n	800adce <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800abf4:	f7fb fda2 	bl	800673c <HAL_GetTick>
 800abf8:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d002      	beq.n	800ac06 <HAL_SPI_Receive+0x62>
 800ac00:	88fb      	ldrh	r3, [r7, #6]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d101      	bne.n	800ac0a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800ac06:	2301      	movs	r3, #1
 800ac08:	e0e1      	b.n	800adce <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d101      	bne.n	800ac18 <HAL_SPI_Receive+0x74>
 800ac14:	2302      	movs	r3, #2
 800ac16:	e0da      	b.n	800adce <HAL_SPI_Receive+0x22a>
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2204      	movs	r2, #4
 800ac24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	68ba      	ldr	r2, [r7, #8]
 800ac32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	88fa      	ldrh	r2, [r7, #6]
 800ac38:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	88fa      	ldrh	r2, [r7, #6]
 800ac3e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	2200      	movs	r2, #0
 800ac50:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	2200      	movs	r2, #0
 800ac56:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac66:	d10f      	bne.n	800ac88 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	681a      	ldr	r2, [r3, #0]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ac76:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ac86:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac92:	2b40      	cmp	r3, #64	@ 0x40
 800ac94:	d007      	beq.n	800aca6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	681a      	ldr	r2, [r3, #0]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aca4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	68db      	ldr	r3, [r3, #12]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d170      	bne.n	800ad90 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800acae:	e035      	b.n	800ad1c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	689b      	ldr	r3, [r3, #8]
 800acb6:	f003 0301 	and.w	r3, r3, #1
 800acba:	2b01      	cmp	r3, #1
 800acbc:	d115      	bne.n	800acea <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f103 020c 	add.w	r2, r3, #12
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acca:	7812      	ldrb	r2, [r2, #0]
 800accc:	b2d2      	uxtb	r2, r2
 800acce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acd4:	1c5a      	adds	r2, r3, #1
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800acde:	b29b      	uxth	r3, r3
 800ace0:	3b01      	subs	r3, #1
 800ace2:	b29a      	uxth	r2, r3
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ace8:	e018      	b.n	800ad1c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acea:	f7fb fd27 	bl	800673c <HAL_GetTick>
 800acee:	4602      	mov	r2, r0
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	1ad3      	subs	r3, r2, r3
 800acf4:	683a      	ldr	r2, [r7, #0]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d803      	bhi.n	800ad02 <HAL_SPI_Receive+0x15e>
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad00:	d102      	bne.n	800ad08 <HAL_SPI_Receive+0x164>
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d109      	bne.n	800ad1c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2200      	movs	r2, #0
 800ad14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ad18:	2303      	movs	r3, #3
 800ad1a:	e058      	b.n	800adce <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad20:	b29b      	uxth	r3, r3
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d1c4      	bne.n	800acb0 <HAL_SPI_Receive+0x10c>
 800ad26:	e038      	b.n	800ad9a <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	689b      	ldr	r3, [r3, #8]
 800ad2e:	f003 0301 	and.w	r3, r3, #1
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d113      	bne.n	800ad5e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	68da      	ldr	r2, [r3, #12]
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad40:	b292      	uxth	r2, r2
 800ad42:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad48:	1c9a      	adds	r2, r3, #2
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	3b01      	subs	r3, #1
 800ad56:	b29a      	uxth	r2, r3
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ad5c:	e018      	b.n	800ad90 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ad5e:	f7fb fced 	bl	800673c <HAL_GetTick>
 800ad62:	4602      	mov	r2, r0
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	1ad3      	subs	r3, r2, r3
 800ad68:	683a      	ldr	r2, [r7, #0]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d803      	bhi.n	800ad76 <HAL_SPI_Receive+0x1d2>
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad74:	d102      	bne.n	800ad7c <HAL_SPI_Receive+0x1d8>
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d109      	bne.n	800ad90 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2201      	movs	r2, #1
 800ad80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2200      	movs	r2, #0
 800ad88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800ad8c:	2303      	movs	r3, #3
 800ad8e:	e01e      	b.n	800adce <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d1c6      	bne.n	800ad28 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad9a:	697a      	ldr	r2, [r7, #20]
 800ad9c:	6839      	ldr	r1, [r7, #0]
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f000 fa4a 	bl	800b238 <SPI_EndRxTransaction>
 800ada4:	4603      	mov	r3, r0
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d002      	beq.n	800adb0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2220      	movs	r2, #32
 800adae:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	2201      	movs	r2, #1
 800adb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	2200      	movs	r2, #0
 800adbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d001      	beq.n	800adcc <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800adc8:	2301      	movs	r3, #1
 800adca:	e000      	b.n	800adce <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800adcc:	2300      	movs	r3, #0
  }
}
 800adce:	4618      	mov	r0, r3
 800add0:	3718      	adds	r7, #24
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}

0800add6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800add6:	b580      	push	{r7, lr}
 800add8:	b08a      	sub	sp, #40	@ 0x28
 800adda:	af00      	add	r7, sp, #0
 800addc:	60f8      	str	r0, [r7, #12]
 800adde:	60b9      	str	r1, [r7, #8]
 800ade0:	607a      	str	r2, [r7, #4]
 800ade2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ade4:	2301      	movs	r3, #1
 800ade6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ade8:	f7fb fca8 	bl	800673c <HAL_GetTick>
 800adec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800adf4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800adfc:	887b      	ldrh	r3, [r7, #2]
 800adfe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ae00:	7ffb      	ldrb	r3, [r7, #31]
 800ae02:	2b01      	cmp	r3, #1
 800ae04:	d00c      	beq.n	800ae20 <HAL_SPI_TransmitReceive+0x4a>
 800ae06:	69bb      	ldr	r3, [r7, #24]
 800ae08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ae0c:	d106      	bne.n	800ae1c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	689b      	ldr	r3, [r3, #8]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d102      	bne.n	800ae1c <HAL_SPI_TransmitReceive+0x46>
 800ae16:	7ffb      	ldrb	r3, [r7, #31]
 800ae18:	2b04      	cmp	r3, #4
 800ae1a:	d001      	beq.n	800ae20 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800ae1c:	2302      	movs	r3, #2
 800ae1e:	e17f      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d005      	beq.n	800ae32 <HAL_SPI_TransmitReceive+0x5c>
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d002      	beq.n	800ae32 <HAL_SPI_TransmitReceive+0x5c>
 800ae2c:	887b      	ldrh	r3, [r7, #2]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d101      	bne.n	800ae36 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800ae32:	2301      	movs	r3, #1
 800ae34:	e174      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d101      	bne.n	800ae44 <HAL_SPI_TransmitReceive+0x6e>
 800ae40:	2302      	movs	r3, #2
 800ae42:	e16d      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2201      	movs	r2, #1
 800ae48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b04      	cmp	r3, #4
 800ae56:	d003      	beq.n	800ae60 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	2205      	movs	r2, #5
 800ae5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	2200      	movs	r2, #0
 800ae64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	687a      	ldr	r2, [r7, #4]
 800ae6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	887a      	ldrh	r2, [r7, #2]
 800ae70:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	887a      	ldrh	r2, [r7, #2]
 800ae76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	68ba      	ldr	r2, [r7, #8]
 800ae7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	887a      	ldrh	r2, [r7, #2]
 800ae82:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	887a      	ldrh	r2, [r7, #2]
 800ae88:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	2200      	movs	r2, #0
 800ae94:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aea0:	2b40      	cmp	r3, #64	@ 0x40
 800aea2:	d007      	beq.n	800aeb4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aeb2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aebc:	d17e      	bne.n	800afbc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d002      	beq.n	800aecc <HAL_SPI_TransmitReceive+0xf6>
 800aec6:	8afb      	ldrh	r3, [r7, #22]
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d16c      	bne.n	800afa6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aed0:	881a      	ldrh	r2, [r3, #0]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aedc:	1c9a      	adds	r2, r3, #2
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aee6:	b29b      	uxth	r3, r3
 800aee8:	3b01      	subs	r3, #1
 800aeea:	b29a      	uxth	r2, r3
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aef0:	e059      	b.n	800afa6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	689b      	ldr	r3, [r3, #8]
 800aef8:	f003 0302 	and.w	r3, r3, #2
 800aefc:	2b02      	cmp	r3, #2
 800aefe:	d11b      	bne.n	800af38 <HAL_SPI_TransmitReceive+0x162>
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af04:	b29b      	uxth	r3, r3
 800af06:	2b00      	cmp	r3, #0
 800af08:	d016      	beq.n	800af38 <HAL_SPI_TransmitReceive+0x162>
 800af0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af0c:	2b01      	cmp	r3, #1
 800af0e:	d113      	bne.n	800af38 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af14:	881a      	ldrh	r2, [r3, #0]
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af20:	1c9a      	adds	r2, r3, #2
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	3b01      	subs	r3, #1
 800af2e:	b29a      	uxth	r2, r3
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800af34:	2300      	movs	r3, #0
 800af36:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	f003 0301 	and.w	r3, r3, #1
 800af42:	2b01      	cmp	r3, #1
 800af44:	d119      	bne.n	800af7a <HAL_SPI_TransmitReceive+0x1a4>
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af4a:	b29b      	uxth	r3, r3
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d014      	beq.n	800af7a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	68da      	ldr	r2, [r3, #12]
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af5a:	b292      	uxth	r2, r2
 800af5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af62:	1c9a      	adds	r2, r3, #2
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af6c:	b29b      	uxth	r3, r3
 800af6e:	3b01      	subs	r3, #1
 800af70:	b29a      	uxth	r2, r3
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800af76:	2301      	movs	r3, #1
 800af78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800af7a:	f7fb fbdf 	bl	800673c <HAL_GetTick>
 800af7e:	4602      	mov	r2, r0
 800af80:	6a3b      	ldr	r3, [r7, #32]
 800af82:	1ad3      	subs	r3, r2, r3
 800af84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af86:	429a      	cmp	r2, r3
 800af88:	d80d      	bhi.n	800afa6 <HAL_SPI_TransmitReceive+0x1d0>
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af90:	d009      	beq.n	800afa6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2201      	movs	r2, #1
 800af96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2200      	movs	r2, #0
 800af9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800afa2:	2303      	movs	r3, #3
 800afa4:	e0bc      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800afaa:	b29b      	uxth	r3, r3
 800afac:	2b00      	cmp	r3, #0
 800afae:	d1a0      	bne.n	800aef2 <HAL_SPI_TransmitReceive+0x11c>
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afb4:	b29b      	uxth	r3, r3
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d19b      	bne.n	800aef2 <HAL_SPI_TransmitReceive+0x11c>
 800afba:	e082      	b.n	800b0c2 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d002      	beq.n	800afca <HAL_SPI_TransmitReceive+0x1f4>
 800afc4:	8afb      	ldrh	r3, [r7, #22]
 800afc6:	2b01      	cmp	r3, #1
 800afc8:	d171      	bne.n	800b0ae <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	330c      	adds	r3, #12
 800afd4:	7812      	ldrb	r2, [r2, #0]
 800afd6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afdc:	1c5a      	adds	r2, r3, #1
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	3b01      	subs	r3, #1
 800afea:	b29a      	uxth	r2, r3
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aff0:	e05d      	b.n	800b0ae <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	f003 0302 	and.w	r3, r3, #2
 800affc:	2b02      	cmp	r3, #2
 800affe:	d11c      	bne.n	800b03a <HAL_SPI_TransmitReceive+0x264>
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b004:	b29b      	uxth	r3, r3
 800b006:	2b00      	cmp	r3, #0
 800b008:	d017      	beq.n	800b03a <HAL_SPI_TransmitReceive+0x264>
 800b00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b00c:	2b01      	cmp	r3, #1
 800b00e:	d114      	bne.n	800b03a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	330c      	adds	r3, #12
 800b01a:	7812      	ldrb	r2, [r2, #0]
 800b01c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b022:	1c5a      	adds	r2, r3, #1
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	3b01      	subs	r3, #1
 800b030:	b29a      	uxth	r2, r3
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b036:	2300      	movs	r3, #0
 800b038:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	f003 0301 	and.w	r3, r3, #1
 800b044:	2b01      	cmp	r3, #1
 800b046:	d119      	bne.n	800b07c <HAL_SPI_TransmitReceive+0x2a6>
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b04c:	b29b      	uxth	r3, r3
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d014      	beq.n	800b07c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	68da      	ldr	r2, [r3, #12]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b05c:	b2d2      	uxtb	r2, r2
 800b05e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b064:	1c5a      	adds	r2, r3, #1
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b06e:	b29b      	uxth	r3, r3
 800b070:	3b01      	subs	r3, #1
 800b072:	b29a      	uxth	r2, r3
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b078:	2301      	movs	r3, #1
 800b07a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b07c:	f7fb fb5e 	bl	800673c <HAL_GetTick>
 800b080:	4602      	mov	r2, r0
 800b082:	6a3b      	ldr	r3, [r7, #32]
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b088:	429a      	cmp	r2, r3
 800b08a:	d803      	bhi.n	800b094 <HAL_SPI_TransmitReceive+0x2be>
 800b08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b092:	d102      	bne.n	800b09a <HAL_SPI_TransmitReceive+0x2c4>
 800b094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b096:	2b00      	cmp	r3, #0
 800b098:	d109      	bne.n	800b0ae <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	2201      	movs	r2, #1
 800b09e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800b0aa:	2303      	movs	r3, #3
 800b0ac:	e038      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d19c      	bne.n	800aff2 <HAL_SPI_TransmitReceive+0x21c>
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0bc:	b29b      	uxth	r3, r3
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d197      	bne.n	800aff2 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b0c2:	6a3a      	ldr	r2, [r7, #32]
 800b0c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b0c6:	68f8      	ldr	r0, [r7, #12]
 800b0c8:	f000 f908 	bl	800b2dc <SPI_EndRxTxTransaction>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d008      	beq.n	800b0e4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	2220      	movs	r2, #32
 800b0d6:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	e01d      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	689b      	ldr	r3, [r3, #8]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d10a      	bne.n	800b102 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	613b      	str	r3, [r7, #16]
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	68db      	ldr	r3, [r3, #12]
 800b0f6:	613b      	str	r3, [r7, #16]
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	689b      	ldr	r3, [r3, #8]
 800b0fe:	613b      	str	r3, [r7, #16]
 800b100:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2201      	movs	r2, #1
 800b106:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	2200      	movs	r2, #0
 800b10e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b116:	2b00      	cmp	r3, #0
 800b118:	d001      	beq.n	800b11e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800b11a:	2301      	movs	r3, #1
 800b11c:	e000      	b.n	800b120 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800b11e:	2300      	movs	r3, #0
  }
}
 800b120:	4618      	mov	r0, r3
 800b122:	3728      	adds	r7, #40	@ 0x28
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b088      	sub	sp, #32
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	603b      	str	r3, [r7, #0]
 800b134:	4613      	mov	r3, r2
 800b136:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b138:	f7fb fb00 	bl	800673c <HAL_GetTick>
 800b13c:	4602      	mov	r2, r0
 800b13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b140:	1a9b      	subs	r3, r3, r2
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	4413      	add	r3, r2
 800b146:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b148:	f7fb faf8 	bl	800673c <HAL_GetTick>
 800b14c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b14e:	4b39      	ldr	r3, [pc, #228]	@ (800b234 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	015b      	lsls	r3, r3, #5
 800b154:	0d1b      	lsrs	r3, r3, #20
 800b156:	69fa      	ldr	r2, [r7, #28]
 800b158:	fb02 f303 	mul.w	r3, r2, r3
 800b15c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b15e:	e054      	b.n	800b20a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b166:	d050      	beq.n	800b20a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b168:	f7fb fae8 	bl	800673c <HAL_GetTick>
 800b16c:	4602      	mov	r2, r0
 800b16e:	69bb      	ldr	r3, [r7, #24]
 800b170:	1ad3      	subs	r3, r2, r3
 800b172:	69fa      	ldr	r2, [r7, #28]
 800b174:	429a      	cmp	r2, r3
 800b176:	d902      	bls.n	800b17e <SPI_WaitFlagStateUntilTimeout+0x56>
 800b178:	69fb      	ldr	r3, [r7, #28]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d13d      	bne.n	800b1fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	685a      	ldr	r2, [r3, #4]
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b18c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b196:	d111      	bne.n	800b1bc <SPI_WaitFlagStateUntilTimeout+0x94>
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	689b      	ldr	r3, [r3, #8]
 800b19c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b1a0:	d004      	beq.n	800b1ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	689b      	ldr	r3, [r3, #8]
 800b1a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1aa:	d107      	bne.n	800b1bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	681a      	ldr	r2, [r3, #0]
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b1ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1c4:	d10f      	bne.n	800b1e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	681a      	ldr	r2, [r3, #0]
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b1d4:	601a      	str	r2, [r3, #0]
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b1e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800b1f6:	2303      	movs	r3, #3
 800b1f8:	e017      	b.n	800b22a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d101      	bne.n	800b204 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b200:	2300      	movs	r3, #0
 800b202:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	3b01      	subs	r3, #1
 800b208:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	689a      	ldr	r2, [r3, #8]
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	4013      	ands	r3, r2
 800b214:	68ba      	ldr	r2, [r7, #8]
 800b216:	429a      	cmp	r2, r3
 800b218:	bf0c      	ite	eq
 800b21a:	2301      	moveq	r3, #1
 800b21c:	2300      	movne	r3, #0
 800b21e:	b2db      	uxtb	r3, r3
 800b220:	461a      	mov	r2, r3
 800b222:	79fb      	ldrb	r3, [r7, #7]
 800b224:	429a      	cmp	r2, r3
 800b226:	d19b      	bne.n	800b160 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b228:	2300      	movs	r3, #0
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3720      	adds	r7, #32
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	20000030 	.word	0x20000030

0800b238 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b086      	sub	sp, #24
 800b23c:	af02      	add	r7, sp, #8
 800b23e:	60f8      	str	r0, [r7, #12]
 800b240:	60b9      	str	r1, [r7, #8]
 800b242:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b24c:	d111      	bne.n	800b272 <SPI_EndRxTransaction+0x3a>
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	689b      	ldr	r3, [r3, #8]
 800b252:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b256:	d004      	beq.n	800b262 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	689b      	ldr	r3, [r3, #8]
 800b25c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b260:	d107      	bne.n	800b272 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	681a      	ldr	r2, [r3, #0]
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b270:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b27a:	d117      	bne.n	800b2ac <SPI_EndRxTransaction+0x74>
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	689b      	ldr	r3, [r3, #8]
 800b280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b284:	d112      	bne.n	800b2ac <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	9300      	str	r3, [sp, #0]
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	2200      	movs	r2, #0
 800b28e:	2101      	movs	r1, #1
 800b290:	68f8      	ldr	r0, [r7, #12]
 800b292:	f7ff ff49 	bl	800b128 <SPI_WaitFlagStateUntilTimeout>
 800b296:	4603      	mov	r3, r0
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d01a      	beq.n	800b2d2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2a0:	f043 0220 	orr.w	r2, r3, #32
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b2a8:	2303      	movs	r3, #3
 800b2aa:	e013      	b.n	800b2d4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	9300      	str	r3, [sp, #0]
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	2180      	movs	r1, #128	@ 0x80
 800b2b6:	68f8      	ldr	r0, [r7, #12]
 800b2b8:	f7ff ff36 	bl	800b128 <SPI_WaitFlagStateUntilTimeout>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d007      	beq.n	800b2d2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2c6:	f043 0220 	orr.w	r2, r3, #32
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	e000      	b.n	800b2d4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800b2d2:	2300      	movs	r3, #0
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b086      	sub	sp, #24
 800b2e0:	af02      	add	r7, sp, #8
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	9300      	str	r3, [sp, #0]
 800b2ec:	68bb      	ldr	r3, [r7, #8]
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	2102      	movs	r1, #2
 800b2f2:	68f8      	ldr	r0, [r7, #12]
 800b2f4:	f7ff ff18 	bl	800b128 <SPI_WaitFlagStateUntilTimeout>
 800b2f8:	4603      	mov	r3, r0
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d007      	beq.n	800b30e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b302:	f043 0220 	orr.w	r2, r3, #32
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b30a:	2303      	movs	r3, #3
 800b30c:	e013      	b.n	800b336 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	9300      	str	r3, [sp, #0]
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	2200      	movs	r2, #0
 800b316:	2180      	movs	r1, #128	@ 0x80
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f7ff ff05 	bl	800b128 <SPI_WaitFlagStateUntilTimeout>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d007      	beq.n	800b334 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b328:	f043 0220 	orr.w	r2, r3, #32
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800b330:	2303      	movs	r3, #3
 800b332:	e000      	b.n	800b336 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	3710      	adds	r7, #16
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b082      	sub	sp, #8
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d101      	bne.n	800b350 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b34c:	2301      	movs	r3, #1
 800b34e:	e041      	b.n	800b3d4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b356:	b2db      	uxtb	r3, r3
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d106      	bne.n	800b36a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f7fa fa4f 	bl	8005808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2202      	movs	r2, #2
 800b36e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	3304      	adds	r3, #4
 800b37a:	4619      	mov	r1, r3
 800b37c:	4610      	mov	r0, r2
 800b37e:	f000 f93f 	bl	800b600 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2201      	movs	r2, #1
 800b386:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2201      	movs	r2, #1
 800b38e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2201      	movs	r2, #1
 800b396:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2201      	movs	r2, #1
 800b39e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2201      	movs	r2, #1
 800b3b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2201      	movs	r2, #1
 800b3be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2201      	movs	r2, #1
 800b3c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b3d2:	2300      	movs	r3, #0
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3708      	adds	r7, #8
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b3dc:	b480      	push	{r7}
 800b3de:	b085      	sub	sp, #20
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d001      	beq.n	800b3f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b3f0:	2301      	movs	r3, #1
 800b3f2:	e032      	b.n	800b45a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	4a18      	ldr	r2, [pc, #96]	@ (800b464 <HAL_TIM_Base_Start+0x88>)
 800b402:	4293      	cmp	r3, r2
 800b404:	d00e      	beq.n	800b424 <HAL_TIM_Base_Start+0x48>
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b40e:	d009      	beq.n	800b424 <HAL_TIM_Base_Start+0x48>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4a14      	ldr	r2, [pc, #80]	@ (800b468 <HAL_TIM_Base_Start+0x8c>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d004      	beq.n	800b424 <HAL_TIM_Base_Start+0x48>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4a13      	ldr	r2, [pc, #76]	@ (800b46c <HAL_TIM_Base_Start+0x90>)
 800b420:	4293      	cmp	r3, r2
 800b422:	d111      	bne.n	800b448 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	689b      	ldr	r3, [r3, #8]
 800b42a:	f003 0307 	and.w	r3, r3, #7
 800b42e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	2b06      	cmp	r3, #6
 800b434:	d010      	beq.n	800b458 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	681a      	ldr	r2, [r3, #0]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f042 0201 	orr.w	r2, r2, #1
 800b444:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b446:	e007      	b.n	800b458 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	681a      	ldr	r2, [r3, #0]
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f042 0201 	orr.w	r2, r2, #1
 800b456:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b458:	2300      	movs	r3, #0
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3714      	adds	r7, #20
 800b45e:	46bd      	mov	sp, r7
 800b460:	bc80      	pop	{r7}
 800b462:	4770      	bx	lr
 800b464:	40012c00 	.word	0x40012c00
 800b468:	40000400 	.word	0x40000400
 800b46c:	40000800 	.word	0x40000800

0800b470 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b084      	sub	sp, #16
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b47a:	2300      	movs	r3, #0
 800b47c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b484:	2b01      	cmp	r3, #1
 800b486:	d101      	bne.n	800b48c <HAL_TIM_ConfigClockSource+0x1c>
 800b488:	2302      	movs	r3, #2
 800b48a:	e0b4      	b.n	800b5f6 <HAL_TIM_ConfigClockSource+0x186>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2201      	movs	r2, #1
 800b490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2202      	movs	r2, #2
 800b498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b4aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b4b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	68ba      	ldr	r2, [r7, #8]
 800b4ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4c4:	d03e      	beq.n	800b544 <HAL_TIM_ConfigClockSource+0xd4>
 800b4c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4ca:	f200 8087 	bhi.w	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b4ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4d2:	f000 8086 	beq.w	800b5e2 <HAL_TIM_ConfigClockSource+0x172>
 800b4d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4da:	d87f      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b4dc:	2b70      	cmp	r3, #112	@ 0x70
 800b4de:	d01a      	beq.n	800b516 <HAL_TIM_ConfigClockSource+0xa6>
 800b4e0:	2b70      	cmp	r3, #112	@ 0x70
 800b4e2:	d87b      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b4e4:	2b60      	cmp	r3, #96	@ 0x60
 800b4e6:	d050      	beq.n	800b58a <HAL_TIM_ConfigClockSource+0x11a>
 800b4e8:	2b60      	cmp	r3, #96	@ 0x60
 800b4ea:	d877      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b4ec:	2b50      	cmp	r3, #80	@ 0x50
 800b4ee:	d03c      	beq.n	800b56a <HAL_TIM_ConfigClockSource+0xfa>
 800b4f0:	2b50      	cmp	r3, #80	@ 0x50
 800b4f2:	d873      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b4f4:	2b40      	cmp	r3, #64	@ 0x40
 800b4f6:	d058      	beq.n	800b5aa <HAL_TIM_ConfigClockSource+0x13a>
 800b4f8:	2b40      	cmp	r3, #64	@ 0x40
 800b4fa:	d86f      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b4fc:	2b30      	cmp	r3, #48	@ 0x30
 800b4fe:	d064      	beq.n	800b5ca <HAL_TIM_ConfigClockSource+0x15a>
 800b500:	2b30      	cmp	r3, #48	@ 0x30
 800b502:	d86b      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b504:	2b20      	cmp	r3, #32
 800b506:	d060      	beq.n	800b5ca <HAL_TIM_ConfigClockSource+0x15a>
 800b508:	2b20      	cmp	r3, #32
 800b50a:	d867      	bhi.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d05c      	beq.n	800b5ca <HAL_TIM_ConfigClockSource+0x15a>
 800b510:	2b10      	cmp	r3, #16
 800b512:	d05a      	beq.n	800b5ca <HAL_TIM_ConfigClockSource+0x15a>
 800b514:	e062      	b.n	800b5dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b526:	f000 f950 	bl	800b7ca <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	689b      	ldr	r3, [r3, #8]
 800b530:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b538:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	68ba      	ldr	r2, [r7, #8]
 800b540:	609a      	str	r2, [r3, #8]
      break;
 800b542:	e04f      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b554:	f000 f939 	bl	800b7ca <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	689a      	ldr	r2, [r3, #8]
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b566:	609a      	str	r2, [r3, #8]
      break;
 800b568:	e03c      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b576:	461a      	mov	r2, r3
 800b578:	f000 f8b0 	bl	800b6dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	2150      	movs	r1, #80	@ 0x50
 800b582:	4618      	mov	r0, r3
 800b584:	f000 f907 	bl	800b796 <TIM_ITRx_SetConfig>
      break;
 800b588:	e02c      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b596:	461a      	mov	r2, r3
 800b598:	f000 f8ce 	bl	800b738 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	2160      	movs	r1, #96	@ 0x60
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f000 f8f7 	bl	800b796 <TIM_ITRx_SetConfig>
      break;
 800b5a8:	e01c      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	f000 f890 	bl	800b6dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	2140      	movs	r1, #64	@ 0x40
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f000 f8e7 	bl	800b796 <TIM_ITRx_SetConfig>
      break;
 800b5c8:	e00c      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4619      	mov	r1, r3
 800b5d4:	4610      	mov	r0, r2
 800b5d6:	f000 f8de 	bl	800b796 <TIM_ITRx_SetConfig>
      break;
 800b5da:	e003      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b5dc:	2301      	movs	r3, #1
 800b5de:	73fb      	strb	r3, [r7, #15]
      break;
 800b5e0:	e000      	b.n	800b5e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b5e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3710      	adds	r7, #16
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	bd80      	pop	{r7, pc}
	...

0800b600 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b600:	b480      	push	{r7}
 800b602:	b085      	sub	sp, #20
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
 800b608:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4a2f      	ldr	r2, [pc, #188]	@ (800b6d0 <TIM_Base_SetConfig+0xd0>)
 800b614:	4293      	cmp	r3, r2
 800b616:	d00b      	beq.n	800b630 <TIM_Base_SetConfig+0x30>
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b61e:	d007      	beq.n	800b630 <TIM_Base_SetConfig+0x30>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4a2c      	ldr	r2, [pc, #176]	@ (800b6d4 <TIM_Base_SetConfig+0xd4>)
 800b624:	4293      	cmp	r3, r2
 800b626:	d003      	beq.n	800b630 <TIM_Base_SetConfig+0x30>
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	4a2b      	ldr	r2, [pc, #172]	@ (800b6d8 <TIM_Base_SetConfig+0xd8>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d108      	bne.n	800b642 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b636:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	68fa      	ldr	r2, [r7, #12]
 800b63e:	4313      	orrs	r3, r2
 800b640:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a22      	ldr	r2, [pc, #136]	@ (800b6d0 <TIM_Base_SetConfig+0xd0>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d00b      	beq.n	800b662 <TIM_Base_SetConfig+0x62>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b650:	d007      	beq.n	800b662 <TIM_Base_SetConfig+0x62>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	4a1f      	ldr	r2, [pc, #124]	@ (800b6d4 <TIM_Base_SetConfig+0xd4>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d003      	beq.n	800b662 <TIM_Base_SetConfig+0x62>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4a1e      	ldr	r2, [pc, #120]	@ (800b6d8 <TIM_Base_SetConfig+0xd8>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d108      	bne.n	800b674 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b668:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	68db      	ldr	r3, [r3, #12]
 800b66e:	68fa      	ldr	r2, [r7, #12]
 800b670:	4313      	orrs	r3, r2
 800b672:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	695b      	ldr	r3, [r3, #20]
 800b67e:	4313      	orrs	r3, r2
 800b680:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	68fa      	ldr	r2, [r7, #12]
 800b686:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	689a      	ldr	r2, [r3, #8]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	681a      	ldr	r2, [r3, #0]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	4a0d      	ldr	r2, [pc, #52]	@ (800b6d0 <TIM_Base_SetConfig+0xd0>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d103      	bne.n	800b6a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	691a      	ldr	r2, [r3, #16]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	691b      	ldr	r3, [r3, #16]
 800b6b2:	f003 0301 	and.w	r3, r3, #1
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d005      	beq.n	800b6c6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	691b      	ldr	r3, [r3, #16]
 800b6be:	f023 0201 	bic.w	r2, r3, #1
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	611a      	str	r2, [r3, #16]
  }
}
 800b6c6:	bf00      	nop
 800b6c8:	3714      	adds	r7, #20
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bc80      	pop	{r7}
 800b6ce:	4770      	bx	lr
 800b6d0:	40012c00 	.word	0x40012c00
 800b6d4:	40000400 	.word	0x40000400
 800b6d8:	40000800 	.word	0x40000800

0800b6dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b087      	sub	sp, #28
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	6a1b      	ldr	r3, [r3, #32]
 800b6ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	6a1b      	ldr	r3, [r3, #32]
 800b6f2:	f023 0201 	bic.w	r2, r3, #1
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	699b      	ldr	r3, [r3, #24]
 800b6fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b706:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	011b      	lsls	r3, r3, #4
 800b70c:	693a      	ldr	r2, [r7, #16]
 800b70e:	4313      	orrs	r3, r2
 800b710:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f023 030a 	bic.w	r3, r3, #10
 800b718:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b71a:	697a      	ldr	r2, [r7, #20]
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	4313      	orrs	r3, r2
 800b720:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	693a      	ldr	r2, [r7, #16]
 800b726:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	697a      	ldr	r2, [r7, #20]
 800b72c:	621a      	str	r2, [r3, #32]
}
 800b72e:	bf00      	nop
 800b730:	371c      	adds	r7, #28
 800b732:	46bd      	mov	sp, r7
 800b734:	bc80      	pop	{r7}
 800b736:	4770      	bx	lr

0800b738 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b738:	b480      	push	{r7}
 800b73a:	b087      	sub	sp, #28
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	60b9      	str	r1, [r7, #8]
 800b742:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	6a1b      	ldr	r3, [r3, #32]
 800b748:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	6a1b      	ldr	r3, [r3, #32]
 800b74e:	f023 0210 	bic.w	r2, r3, #16
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b762:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	031b      	lsls	r3, r3, #12
 800b768:	693a      	ldr	r2, [r7, #16]
 800b76a:	4313      	orrs	r3, r2
 800b76c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b76e:	697b      	ldr	r3, [r7, #20]
 800b770:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b774:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	011b      	lsls	r3, r3, #4
 800b77a:	697a      	ldr	r2, [r7, #20]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	693a      	ldr	r2, [r7, #16]
 800b784:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	697a      	ldr	r2, [r7, #20]
 800b78a:	621a      	str	r2, [r3, #32]
}
 800b78c:	bf00      	nop
 800b78e:	371c      	adds	r7, #28
 800b790:	46bd      	mov	sp, r7
 800b792:	bc80      	pop	{r7}
 800b794:	4770      	bx	lr

0800b796 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b796:	b480      	push	{r7}
 800b798:	b085      	sub	sp, #20
 800b79a:	af00      	add	r7, sp, #0
 800b79c:	6078      	str	r0, [r7, #4]
 800b79e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7ae:	683a      	ldr	r2, [r7, #0]
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	f043 0307 	orr.w	r3, r3, #7
 800b7b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	68fa      	ldr	r2, [r7, #12]
 800b7be:	609a      	str	r2, [r3, #8]
}
 800b7c0:	bf00      	nop
 800b7c2:	3714      	adds	r7, #20
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bc80      	pop	{r7}
 800b7c8:	4770      	bx	lr

0800b7ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b7ca:	b480      	push	{r7}
 800b7cc:	b087      	sub	sp, #28
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	60f8      	str	r0, [r7, #12]
 800b7d2:	60b9      	str	r1, [r7, #8]
 800b7d4:	607a      	str	r2, [r7, #4]
 800b7d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	689b      	ldr	r3, [r3, #8]
 800b7dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b7e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	021a      	lsls	r2, r3, #8
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	431a      	orrs	r2, r3
 800b7ee:	68bb      	ldr	r3, [r7, #8]
 800b7f0:	4313      	orrs	r3, r2
 800b7f2:	697a      	ldr	r2, [r7, #20]
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	697a      	ldr	r2, [r7, #20]
 800b7fc:	609a      	str	r2, [r3, #8]
}
 800b7fe:	bf00      	nop
 800b800:	371c      	adds	r7, #28
 800b802:	46bd      	mov	sp, r7
 800b804:	bc80      	pop	{r7}
 800b806:	4770      	bx	lr

0800b808 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b808:	b480      	push	{r7}
 800b80a:	b085      	sub	sp, #20
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
 800b810:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d101      	bne.n	800b820 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b81c:	2302      	movs	r3, #2
 800b81e:	e046      	b.n	800b8ae <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2201      	movs	r2, #1
 800b824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2202      	movs	r2, #2
 800b82c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	685b      	ldr	r3, [r3, #4]
 800b836:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b846:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	68fa      	ldr	r2, [r7, #12]
 800b84e:	4313      	orrs	r3, r2
 800b850:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68fa      	ldr	r2, [r7, #12]
 800b858:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	4a16      	ldr	r2, [pc, #88]	@ (800b8b8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d00e      	beq.n	800b882 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b86c:	d009      	beq.n	800b882 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	4a12      	ldr	r2, [pc, #72]	@ (800b8bc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800b874:	4293      	cmp	r3, r2
 800b876:	d004      	beq.n	800b882 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	4a10      	ldr	r2, [pc, #64]	@ (800b8c0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d10c      	bne.n	800b89c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b888:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	685b      	ldr	r3, [r3, #4]
 800b88e:	68ba      	ldr	r2, [r7, #8]
 800b890:	4313      	orrs	r3, r2
 800b892:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	68ba      	ldr	r2, [r7, #8]
 800b89a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2201      	movs	r2, #1
 800b8a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3714      	adds	r7, #20
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bc80      	pop	{r7}
 800b8b6:	4770      	bx	lr
 800b8b8:	40012c00 	.word	0x40012c00
 800b8bc:	40000400 	.word	0x40000400
 800b8c0:	40000800 	.word	0x40000800

0800b8c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b082      	sub	sp, #8
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d101      	bne.n	800b8d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	e042      	b.n	800b95c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d106      	bne.n	800b8f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	f7f9 ffaa 	bl	8005844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2224      	movs	r2, #36	@ 0x24
 800b8f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	68da      	ldr	r2, [r3, #12]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b906:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 fdb7 	bl	800c47c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	691a      	ldr	r2, [r3, #16]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b91c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	695a      	ldr	r2, [r3, #20]
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b92c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	68da      	ldr	r2, [r3, #12]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b93c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	2200      	movs	r2, #0
 800b942:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2220      	movs	r2, #32
 800b948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2220      	movs	r2, #32
 800b950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b95a:	2300      	movs	r3, #0
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3708      	adds	r7, #8
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}

0800b964 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b08a      	sub	sp, #40	@ 0x28
 800b968:	af02      	add	r7, sp, #8
 800b96a:	60f8      	str	r0, [r7, #12]
 800b96c:	60b9      	str	r1, [r7, #8]
 800b96e:	603b      	str	r3, [r7, #0]
 800b970:	4613      	mov	r3, r2
 800b972:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b974:	2300      	movs	r3, #0
 800b976:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	2b20      	cmp	r3, #32
 800b982:	d175      	bne.n	800ba70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d002      	beq.n	800b990 <HAL_UART_Transmit+0x2c>
 800b98a:	88fb      	ldrh	r3, [r7, #6]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d101      	bne.n	800b994 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	e06e      	b.n	800ba72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2200      	movs	r2, #0
 800b998:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2221      	movs	r2, #33	@ 0x21
 800b99e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b9a2:	f7fa fecb 	bl	800673c <HAL_GetTick>
 800b9a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	88fa      	ldrh	r2, [r7, #6]
 800b9ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	88fa      	ldrh	r2, [r7, #6]
 800b9b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	689b      	ldr	r3, [r3, #8]
 800b9b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b9bc:	d108      	bne.n	800b9d0 <HAL_UART_Transmit+0x6c>
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	691b      	ldr	r3, [r3, #16]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d104      	bne.n	800b9d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	61bb      	str	r3, [r7, #24]
 800b9ce:	e003      	b.n	800b9d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b9d8:	e02e      	b.n	800ba38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	2180      	movs	r1, #128	@ 0x80
 800b9e4:	68f8      	ldr	r0, [r7, #12]
 800b9e6:	f000 fb1c 	bl	800c022 <UART_WaitOnFlagUntilTimeout>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d005      	beq.n	800b9fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2220      	movs	r2, #32
 800b9f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	e03a      	b.n	800ba72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800b9fc:	69fb      	ldr	r3, [r7, #28]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d10b      	bne.n	800ba1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ba02:	69bb      	ldr	r3, [r7, #24]
 800ba04:	881b      	ldrh	r3, [r3, #0]
 800ba06:	461a      	mov	r2, r3
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	3302      	adds	r3, #2
 800ba16:	61bb      	str	r3, [r7, #24]
 800ba18:	e007      	b.n	800ba2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ba1a:	69fb      	ldr	r3, [r7, #28]
 800ba1c:	781a      	ldrb	r2, [r3, #0]
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ba24:	69fb      	ldr	r3, [r7, #28]
 800ba26:	3301      	adds	r3, #1
 800ba28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ba2e:	b29b      	uxth	r3, r3
 800ba30:	3b01      	subs	r3, #1
 800ba32:	b29a      	uxth	r2, r3
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ba3c:	b29b      	uxth	r3, r3
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d1cb      	bne.n	800b9da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	9300      	str	r3, [sp, #0]
 800ba46:	697b      	ldr	r3, [r7, #20]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	2140      	movs	r1, #64	@ 0x40
 800ba4c:	68f8      	ldr	r0, [r7, #12]
 800ba4e:	f000 fae8 	bl	800c022 <UART_WaitOnFlagUntilTimeout>
 800ba52:	4603      	mov	r3, r0
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d005      	beq.n	800ba64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2220      	movs	r2, #32
 800ba5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e006      	b.n	800ba72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	2220      	movs	r2, #32
 800ba68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	e000      	b.n	800ba72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800ba70:	2302      	movs	r3, #2
  }
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3720      	adds	r7, #32
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}

0800ba7a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ba7a:	b580      	push	{r7, lr}
 800ba7c:	b084      	sub	sp, #16
 800ba7e:	af00      	add	r7, sp, #0
 800ba80:	60f8      	str	r0, [r7, #12]
 800ba82:	60b9      	str	r1, [r7, #8]
 800ba84:	4613      	mov	r3, r2
 800ba86:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ba8e:	b2db      	uxtb	r3, r3
 800ba90:	2b20      	cmp	r3, #32
 800ba92:	d112      	bne.n	800baba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d002      	beq.n	800baa0 <HAL_UART_Receive_IT+0x26>
 800ba9a:	88fb      	ldrh	r3, [r7, #6]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d101      	bne.n	800baa4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800baa0:	2301      	movs	r3, #1
 800baa2:	e00b      	b.n	800babc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2200      	movs	r2, #0
 800baa8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800baaa:	88fb      	ldrh	r3, [r7, #6]
 800baac:	461a      	mov	r2, r3
 800baae:	68b9      	ldr	r1, [r7, #8]
 800bab0:	68f8      	ldr	r0, [r7, #12]
 800bab2:	f000 fb0f 	bl	800c0d4 <UART_Start_Receive_IT>
 800bab6:	4603      	mov	r3, r0
 800bab8:	e000      	b.n	800babc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800baba:	2302      	movs	r3, #2
  }
}
 800babc:	4618      	mov	r0, r3
 800babe:	3710      	adds	r7, #16
 800bac0:	46bd      	mov	sp, r7
 800bac2:	bd80      	pop	{r7, pc}

0800bac4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b0ba      	sub	sp, #232	@ 0xe8
 800bac8:	af00      	add	r7, sp, #0
 800baca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	68db      	ldr	r3, [r3, #12]
 800badc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	695b      	ldr	r3, [r3, #20]
 800bae6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800baea:	2300      	movs	r3, #0
 800baec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800baf0:	2300      	movs	r3, #0
 800baf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800baf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bafa:	f003 030f 	and.w	r3, r3, #15
 800bafe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800bb02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d10f      	bne.n	800bb2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bb0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb0e:	f003 0320 	and.w	r3, r3, #32
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d009      	beq.n	800bb2a <HAL_UART_IRQHandler+0x66>
 800bb16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb1a:	f003 0320 	and.w	r3, r3, #32
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d003      	beq.n	800bb2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bb22:	6878      	ldr	r0, [r7, #4]
 800bb24:	f000 fbec 	bl	800c300 <UART_Receive_IT>
      return;
 800bb28:	e25b      	b.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bb2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	f000 80de 	beq.w	800bcf0 <HAL_UART_IRQHandler+0x22c>
 800bb34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bb38:	f003 0301 	and.w	r3, r3, #1
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d106      	bne.n	800bb4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bb40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	f000 80d1 	beq.w	800bcf0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bb4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb52:	f003 0301 	and.w	r3, r3, #1
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d00b      	beq.n	800bb72 <HAL_UART_IRQHandler+0xae>
 800bb5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d005      	beq.n	800bb72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb6a:	f043 0201 	orr.w	r2, r3, #1
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bb72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb76:	f003 0304 	and.w	r3, r3, #4
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00b      	beq.n	800bb96 <HAL_UART_IRQHandler+0xd2>
 800bb7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bb82:	f003 0301 	and.w	r3, r3, #1
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d005      	beq.n	800bb96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bb8e:	f043 0202 	orr.w	r2, r3, #2
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bb96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb9a:	f003 0302 	and.w	r3, r3, #2
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d00b      	beq.n	800bbba <HAL_UART_IRQHandler+0xf6>
 800bba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bba6:	f003 0301 	and.w	r3, r3, #1
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d005      	beq.n	800bbba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbb2:	f043 0204 	orr.w	r2, r3, #4
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800bbba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbbe:	f003 0308 	and.w	r3, r3, #8
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d011      	beq.n	800bbea <HAL_UART_IRQHandler+0x126>
 800bbc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bbca:	f003 0320 	and.w	r3, r3, #32
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d105      	bne.n	800bbde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800bbd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bbd6:	f003 0301 	and.w	r3, r3, #1
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d005      	beq.n	800bbea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbe2:	f043 0208 	orr.w	r2, r3, #8
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f000 81f2 	beq.w	800bfd8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bbf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bbf8:	f003 0320 	and.w	r3, r3, #32
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d008      	beq.n	800bc12 <HAL_UART_IRQHandler+0x14e>
 800bc00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bc04:	f003 0320 	and.w	r3, r3, #32
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d002      	beq.n	800bc12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f000 fb77 	bl	800c300 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	695b      	ldr	r3, [r3, #20]
 800bc18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	bf14      	ite	ne
 800bc20:	2301      	movne	r3, #1
 800bc22:	2300      	moveq	r3, #0
 800bc24:	b2db      	uxtb	r3, r3
 800bc26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc2e:	f003 0308 	and.w	r3, r3, #8
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d103      	bne.n	800bc3e <HAL_UART_IRQHandler+0x17a>
 800bc36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d04f      	beq.n	800bcde <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f000 fa81 	bl	800c146 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d041      	beq.n	800bcd6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	3314      	adds	r3, #20
 800bc58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bc60:	e853 3f00 	ldrex	r3, [r3]
 800bc64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bc68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	3314      	adds	r3, #20
 800bc7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bc7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bc82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bc8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bc8e:	e841 2300 	strex	r3, r2, [r1]
 800bc92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bc96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d1d9      	bne.n	800bc52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d013      	beq.n	800bcce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcaa:	4a7e      	ldr	r2, [pc, #504]	@ (800bea4 <HAL_UART_IRQHandler+0x3e0>)
 800bcac:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f7fb fc90 	bl	80075d8 <HAL_DMA_Abort_IT>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d016      	beq.n	800bcec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcc4:	687a      	ldr	r2, [r7, #4]
 800bcc6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bcc8:	4610      	mov	r0, r2
 800bcca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bccc:	e00e      	b.n	800bcec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 f993 	bl	800bffa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcd4:	e00a      	b.n	800bcec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f000 f98f 	bl	800bffa <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcdc:	e006      	b.n	800bcec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 f98b 	bl	800bffa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800bcea:	e175      	b.n	800bfd8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bcec:	bf00      	nop
    return;
 800bcee:	e173      	b.n	800bfd8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcf4:	2b01      	cmp	r3, #1
 800bcf6:	f040 814f 	bne.w	800bf98 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800bcfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bcfe:	f003 0310 	and.w	r3, r3, #16
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	f000 8148 	beq.w	800bf98 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800bd08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bd0c:	f003 0310 	and.w	r3, r3, #16
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	f000 8141 	beq.w	800bf98 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bd16:	2300      	movs	r3, #0
 800bd18:	60bb      	str	r3, [r7, #8]
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	60bb      	str	r3, [r7, #8]
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	685b      	ldr	r3, [r3, #4]
 800bd28:	60bb      	str	r3, [r7, #8]
 800bd2a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	695b      	ldr	r3, [r3, #20]
 800bd32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f000 80b6 	beq.w	800bea8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800bd48:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	f000 8145 	beq.w	800bfdc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bd56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd5a:	429a      	cmp	r2, r3
 800bd5c:	f080 813e 	bcs.w	800bfdc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800bd66:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd6c:	699b      	ldr	r3, [r3, #24]
 800bd6e:	2b20      	cmp	r3, #32
 800bd70:	f000 8088 	beq.w	800be84 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	330c      	adds	r3, #12
 800bd7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bd82:	e853 3f00 	ldrex	r3, [r3]
 800bd86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800bd8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bd8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	330c      	adds	r3, #12
 800bd9c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bda0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800bda4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bda8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800bdac:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800bdb0:	e841 2300 	strex	r3, r2, [r1]
 800bdb4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800bdb8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d1d9      	bne.n	800bd74 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	3314      	adds	r3, #20
 800bdc6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bdca:	e853 3f00 	ldrex	r3, [r3]
 800bdce:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800bdd0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bdd2:	f023 0301 	bic.w	r3, r3, #1
 800bdd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	3314      	adds	r3, #20
 800bde0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800bde4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800bde8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdea:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800bdec:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800bdf0:	e841 2300 	strex	r3, r2, [r1]
 800bdf4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800bdf6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1e1      	bne.n	800bdc0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	3314      	adds	r3, #20
 800be02:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800be06:	e853 3f00 	ldrex	r3, [r3]
 800be0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800be0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	3314      	adds	r3, #20
 800be1c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800be20:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800be22:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be24:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800be26:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800be28:	e841 2300 	strex	r3, r2, [r1]
 800be2c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800be2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be30:	2b00      	cmp	r3, #0
 800be32:	d1e3      	bne.n	800bdfc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	2220      	movs	r2, #32
 800be38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2200      	movs	r2, #0
 800be40:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	330c      	adds	r3, #12
 800be48:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be4c:	e853 3f00 	ldrex	r3, [r3]
 800be50:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800be52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be54:	f023 0310 	bic.w	r3, r3, #16
 800be58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	330c      	adds	r3, #12
 800be62:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800be66:	65ba      	str	r2, [r7, #88]	@ 0x58
 800be68:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be6a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800be6c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800be6e:	e841 2300 	strex	r3, r2, [r1]
 800be72:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800be74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be76:	2b00      	cmp	r3, #0
 800be78:	d1e3      	bne.n	800be42 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be7e:	4618      	mov	r0, r3
 800be80:	f7fb fb6f 	bl	8007562 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	2202      	movs	r2, #2
 800be88:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800be92:	b29b      	uxth	r3, r3
 800be94:	1ad3      	subs	r3, r2, r3
 800be96:	b29b      	uxth	r3, r3
 800be98:	4619      	mov	r1, r3
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f000 f8b6 	bl	800c00c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bea0:	e09c      	b.n	800bfdc <HAL_UART_IRQHandler+0x518>
 800bea2:	bf00      	nop
 800bea4:	0800c20b 	.word	0x0800c20b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	1ad3      	subs	r3, r2, r3
 800beb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800bebc:	b29b      	uxth	r3, r3
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	f000 808e 	beq.w	800bfe0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800bec4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bec8:	2b00      	cmp	r3, #0
 800beca:	f000 8089 	beq.w	800bfe0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	330c      	adds	r3, #12
 800bed4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed8:	e853 3f00 	ldrex	r3, [r3]
 800bedc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bee4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	330c      	adds	r3, #12
 800beee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800bef2:	647a      	str	r2, [r7, #68]	@ 0x44
 800bef4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bef6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bef8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800befa:	e841 2300 	strex	r3, r2, [r1]
 800befe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d1e3      	bne.n	800bece <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	3314      	adds	r3, #20
 800bf0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf10:	e853 3f00 	ldrex	r3, [r3]
 800bf14:	623b      	str	r3, [r7, #32]
   return(result);
 800bf16:	6a3b      	ldr	r3, [r7, #32]
 800bf18:	f023 0301 	bic.w	r3, r3, #1
 800bf1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	3314      	adds	r3, #20
 800bf26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800bf2a:	633a      	str	r2, [r7, #48]	@ 0x30
 800bf2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf32:	e841 2300 	strex	r3, r2, [r1]
 800bf36:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bf38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d1e3      	bne.n	800bf06 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2220      	movs	r2, #32
 800bf42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	330c      	adds	r3, #12
 800bf52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	e853 3f00 	ldrex	r3, [r3]
 800bf5a:	60fb      	str	r3, [r7, #12]
   return(result);
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	f023 0310 	bic.w	r3, r3, #16
 800bf62:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	330c      	adds	r3, #12
 800bf6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800bf70:	61fa      	str	r2, [r7, #28]
 800bf72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf74:	69b9      	ldr	r1, [r7, #24]
 800bf76:	69fa      	ldr	r2, [r7, #28]
 800bf78:	e841 2300 	strex	r3, r2, [r1]
 800bf7c:	617b      	str	r3, [r7, #20]
   return(result);
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d1e3      	bne.n	800bf4c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	2202      	movs	r2, #2
 800bf88:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800bf8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800bf8e:	4619      	mov	r1, r3
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	f000 f83b 	bl	800c00c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800bf96:	e023      	b.n	800bfe0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bf98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d009      	beq.n	800bfb8 <HAL_UART_IRQHandler+0x4f4>
 800bfa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d003      	beq.n	800bfb8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 f93e 	bl	800c232 <UART_Transmit_IT>
    return;
 800bfb6:	e014      	b.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bfb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d00e      	beq.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
 800bfc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d008      	beq.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800bfd0:	6878      	ldr	r0, [r7, #4]
 800bfd2:	f000 f97d 	bl	800c2d0 <UART_EndTransmit_IT>
    return;
 800bfd6:	e004      	b.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
    return;
 800bfd8:	bf00      	nop
 800bfda:	e002      	b.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
      return;
 800bfdc:	bf00      	nop
 800bfde:	e000      	b.n	800bfe2 <HAL_UART_IRQHandler+0x51e>
      return;
 800bfe0:	bf00      	nop
  }
}
 800bfe2:	37e8      	adds	r7, #232	@ 0xe8
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd80      	pop	{r7, pc}

0800bfe8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b083      	sub	sp, #12
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bff0:	bf00      	nop
 800bff2:	370c      	adds	r7, #12
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bc80      	pop	{r7}
 800bff8:	4770      	bx	lr

0800bffa <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bffa:	b480      	push	{r7}
 800bffc:	b083      	sub	sp, #12
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c002:	bf00      	nop
 800c004:	370c      	adds	r7, #12
 800c006:	46bd      	mov	sp, r7
 800c008:	bc80      	pop	{r7}
 800c00a:	4770      	bx	lr

0800c00c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	460b      	mov	r3, r1
 800c016:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c018:	bf00      	nop
 800c01a:	370c      	adds	r7, #12
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bc80      	pop	{r7}
 800c020:	4770      	bx	lr

0800c022 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c022:	b580      	push	{r7, lr}
 800c024:	b086      	sub	sp, #24
 800c026:	af00      	add	r7, sp, #0
 800c028:	60f8      	str	r0, [r7, #12]
 800c02a:	60b9      	str	r1, [r7, #8]
 800c02c:	603b      	str	r3, [r7, #0]
 800c02e:	4613      	mov	r3, r2
 800c030:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c032:	e03b      	b.n	800c0ac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c034:	6a3b      	ldr	r3, [r7, #32]
 800c036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03a:	d037      	beq.n	800c0ac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c03c:	f7fa fb7e 	bl	800673c <HAL_GetTick>
 800c040:	4602      	mov	r2, r0
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	1ad3      	subs	r3, r2, r3
 800c046:	6a3a      	ldr	r2, [r7, #32]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d302      	bcc.n	800c052 <UART_WaitOnFlagUntilTimeout+0x30>
 800c04c:	6a3b      	ldr	r3, [r7, #32]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d101      	bne.n	800c056 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c052:	2303      	movs	r3, #3
 800c054:	e03a      	b.n	800c0cc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	68db      	ldr	r3, [r3, #12]
 800c05c:	f003 0304 	and.w	r3, r3, #4
 800c060:	2b00      	cmp	r3, #0
 800c062:	d023      	beq.n	800c0ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	2b80      	cmp	r3, #128	@ 0x80
 800c068:	d020      	beq.n	800c0ac <UART_WaitOnFlagUntilTimeout+0x8a>
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	2b40      	cmp	r3, #64	@ 0x40
 800c06e:	d01d      	beq.n	800c0ac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f003 0308 	and.w	r3, r3, #8
 800c07a:	2b08      	cmp	r3, #8
 800c07c:	d116      	bne.n	800c0ac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800c07e:	2300      	movs	r3, #0
 800c080:	617b      	str	r3, [r7, #20]
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	617b      	str	r3, [r7, #20]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	685b      	ldr	r3, [r3, #4]
 800c090:	617b      	str	r3, [r7, #20]
 800c092:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c094:	68f8      	ldr	r0, [r7, #12]
 800c096:	f000 f856 	bl	800c146 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	2208      	movs	r2, #8
 800c09e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e00f      	b.n	800c0cc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	681a      	ldr	r2, [r3, #0]
 800c0b2:	68bb      	ldr	r3, [r7, #8]
 800c0b4:	4013      	ands	r3, r2
 800c0b6:	68ba      	ldr	r2, [r7, #8]
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	bf0c      	ite	eq
 800c0bc:	2301      	moveq	r3, #1
 800c0be:	2300      	movne	r3, #0
 800c0c0:	b2db      	uxtb	r3, r3
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	79fb      	ldrb	r3, [r7, #7]
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d0b4      	beq.n	800c034 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c0ca:	2300      	movs	r3, #0
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3718      	adds	r7, #24
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}

0800c0d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	60f8      	str	r0, [r7, #12]
 800c0dc:	60b9      	str	r1, [r7, #8]
 800c0de:	4613      	mov	r3, r2
 800c0e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	68ba      	ldr	r2, [r7, #8]
 800c0e6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	88fa      	ldrh	r2, [r7, #6]
 800c0ec:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	88fa      	ldrh	r2, [r7, #6]
 800c0f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	2222      	movs	r2, #34	@ 0x22
 800c0fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	691b      	ldr	r3, [r3, #16]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d007      	beq.n	800c11a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	68da      	ldr	r2, [r3, #12]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c118:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	695a      	ldr	r2, [r3, #20]
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	f042 0201 	orr.w	r2, r2, #1
 800c128:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	68da      	ldr	r2, [r3, #12]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f042 0220 	orr.w	r2, r2, #32
 800c138:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3714      	adds	r7, #20
 800c140:	46bd      	mov	sp, r7
 800c142:	bc80      	pop	{r7}
 800c144:	4770      	bx	lr

0800c146 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c146:	b480      	push	{r7}
 800c148:	b095      	sub	sp, #84	@ 0x54
 800c14a:	af00      	add	r7, sp, #0
 800c14c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	330c      	adds	r3, #12
 800c154:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c158:	e853 3f00 	ldrex	r3, [r3]
 800c15c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c160:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c164:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	330c      	adds	r3, #12
 800c16c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c16e:	643a      	str	r2, [r7, #64]	@ 0x40
 800c170:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c172:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c174:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c176:	e841 2300 	strex	r3, r2, [r1]
 800c17a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d1e5      	bne.n	800c14e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	3314      	adds	r3, #20
 800c188:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c18a:	6a3b      	ldr	r3, [r7, #32]
 800c18c:	e853 3f00 	ldrex	r3, [r3]
 800c190:	61fb      	str	r3, [r7, #28]
   return(result);
 800c192:	69fb      	ldr	r3, [r7, #28]
 800c194:	f023 0301 	bic.w	r3, r3, #1
 800c198:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	3314      	adds	r3, #20
 800c1a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c1a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c1a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1aa:	e841 2300 	strex	r3, r2, [r1]
 800c1ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d1e5      	bne.n	800c182 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1ba:	2b01      	cmp	r3, #1
 800c1bc:	d119      	bne.n	800c1f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	330c      	adds	r3, #12
 800c1c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	e853 3f00 	ldrex	r3, [r3]
 800c1cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	f023 0310 	bic.w	r3, r3, #16
 800c1d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	330c      	adds	r3, #12
 800c1dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c1de:	61ba      	str	r2, [r7, #24]
 800c1e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1e2:	6979      	ldr	r1, [r7, #20]
 800c1e4:	69ba      	ldr	r2, [r7, #24]
 800c1e6:	e841 2300 	strex	r3, r2, [r1]
 800c1ea:	613b      	str	r3, [r7, #16]
   return(result);
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d1e5      	bne.n	800c1be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2220      	movs	r2, #32
 800c1f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c200:	bf00      	nop
 800c202:	3754      	adds	r7, #84	@ 0x54
 800c204:	46bd      	mov	sp, r7
 800c206:	bc80      	pop	{r7}
 800c208:	4770      	bx	lr

0800c20a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c20a:	b580      	push	{r7, lr}
 800c20c:	b084      	sub	sp, #16
 800c20e:	af00      	add	r7, sp, #0
 800c210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c216:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	2200      	movs	r2, #0
 800c21c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	2200      	movs	r2, #0
 800c222:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c224:	68f8      	ldr	r0, [r7, #12]
 800c226:	f7ff fee8 	bl	800bffa <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c22a:	bf00      	nop
 800c22c:	3710      	adds	r7, #16
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}

0800c232 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c232:	b480      	push	{r7}
 800c234:	b085      	sub	sp, #20
 800c236:	af00      	add	r7, sp, #0
 800c238:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c240:	b2db      	uxtb	r3, r3
 800c242:	2b21      	cmp	r3, #33	@ 0x21
 800c244:	d13e      	bne.n	800c2c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	689b      	ldr	r3, [r3, #8]
 800c24a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c24e:	d114      	bne.n	800c27a <UART_Transmit_IT+0x48>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	691b      	ldr	r3, [r3, #16]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d110      	bne.n	800c27a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6a1b      	ldr	r3, [r3, #32]
 800c25c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	881b      	ldrh	r3, [r3, #0]
 800c262:	461a      	mov	r2, r3
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c26c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6a1b      	ldr	r3, [r3, #32]
 800c272:	1c9a      	adds	r2, r3, #2
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	621a      	str	r2, [r3, #32]
 800c278:	e008      	b.n	800c28c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6a1b      	ldr	r3, [r3, #32]
 800c27e:	1c59      	adds	r1, r3, #1
 800c280:	687a      	ldr	r2, [r7, #4]
 800c282:	6211      	str	r1, [r2, #32]
 800c284:	781a      	ldrb	r2, [r3, #0]
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c290:	b29b      	uxth	r3, r3
 800c292:	3b01      	subs	r3, #1
 800c294:	b29b      	uxth	r3, r3
 800c296:	687a      	ldr	r2, [r7, #4]
 800c298:	4619      	mov	r1, r3
 800c29a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d10f      	bne.n	800c2c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	68da      	ldr	r2, [r3, #12]
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c2ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	68da      	ldr	r2, [r3, #12]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c2be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	e000      	b.n	800c2c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c2c4:	2302      	movs	r3, #2
  }
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3714      	adds	r7, #20
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bc80      	pop	{r7}
 800c2ce:	4770      	bx	lr

0800c2d0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b082      	sub	sp, #8
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	68da      	ldr	r2, [r3, #12]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c2e6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2220      	movs	r2, #32
 800c2ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f7ff fe79 	bl	800bfe8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c2f6:	2300      	movs	r3, #0
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3708      	adds	r7, #8
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}

0800c300 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b08c      	sub	sp, #48	@ 0x30
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	2b22      	cmp	r3, #34	@ 0x22
 800c312:	f040 80ae 	bne.w	800c472 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	689b      	ldr	r3, [r3, #8]
 800c31a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c31e:	d117      	bne.n	800c350 <UART_Receive_IT+0x50>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	691b      	ldr	r3, [r3, #16]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d113      	bne.n	800c350 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c328:	2300      	movs	r3, #0
 800c32a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c330:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	685b      	ldr	r3, [r3, #4]
 800c338:	b29b      	uxth	r3, r3
 800c33a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c33e:	b29a      	uxth	r2, r3
 800c340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c342:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c348:	1c9a      	adds	r2, r3, #2
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	629a      	str	r2, [r3, #40]	@ 0x28
 800c34e:	e026      	b.n	800c39e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c354:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800c356:	2300      	movs	r3, #0
 800c358:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c362:	d007      	beq.n	800c374 <UART_Receive_IT+0x74>
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	689b      	ldr	r3, [r3, #8]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d10a      	bne.n	800c382 <UART_Receive_IT+0x82>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	691b      	ldr	r3, [r3, #16]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d106      	bne.n	800c382 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	685b      	ldr	r3, [r3, #4]
 800c37a:	b2da      	uxtb	r2, r3
 800c37c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37e:	701a      	strb	r2, [r3, #0]
 800c380:	e008      	b.n	800c394 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	685b      	ldr	r3, [r3, #4]
 800c388:	b2db      	uxtb	r3, r3
 800c38a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c38e:	b2da      	uxtb	r2, r3
 800c390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c392:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c398:	1c5a      	adds	r2, r3, #1
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	3b01      	subs	r3, #1
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	687a      	ldr	r2, [r7, #4]
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d15d      	bne.n	800c46e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	68da      	ldr	r2, [r3, #12]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	f022 0220 	bic.w	r2, r2, #32
 800c3c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	68da      	ldr	r2, [r3, #12]
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c3d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	695a      	ldr	r2, [r3, #20]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f022 0201 	bic.w	r2, r2, #1
 800c3e0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2220      	movs	r2, #32
 800c3e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3f4:	2b01      	cmp	r3, #1
 800c3f6:	d135      	bne.n	800c464 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	330c      	adds	r3, #12
 800c404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	e853 3f00 	ldrex	r3, [r3]
 800c40c:	613b      	str	r3, [r7, #16]
   return(result);
 800c40e:	693b      	ldr	r3, [r7, #16]
 800c410:	f023 0310 	bic.w	r3, r3, #16
 800c414:	627b      	str	r3, [r7, #36]	@ 0x24
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	330c      	adds	r3, #12
 800c41c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c41e:	623a      	str	r2, [r7, #32]
 800c420:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c422:	69f9      	ldr	r1, [r7, #28]
 800c424:	6a3a      	ldr	r2, [r7, #32]
 800c426:	e841 2300 	strex	r3, r2, [r1]
 800c42a:	61bb      	str	r3, [r7, #24]
   return(result);
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d1e5      	bne.n	800c3fe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f003 0310 	and.w	r3, r3, #16
 800c43c:	2b10      	cmp	r3, #16
 800c43e:	d10a      	bne.n	800c456 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c440:	2300      	movs	r3, #0
 800c442:	60fb      	str	r3, [r7, #12]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	60fb      	str	r3, [r7, #12]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	685b      	ldr	r3, [r3, #4]
 800c452:	60fb      	str	r3, [r7, #12]
 800c454:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c45a:	4619      	mov	r1, r3
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7ff fdd5 	bl	800c00c <HAL_UARTEx_RxEventCallback>
 800c462:	e002      	b.n	800c46a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f7f9 fc1d 	bl	8005ca4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c46a:	2300      	movs	r3, #0
 800c46c:	e002      	b.n	800c474 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c46e:	2300      	movs	r3, #0
 800c470:	e000      	b.n	800c474 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c472:	2302      	movs	r3, #2
  }
}
 800c474:	4618      	mov	r0, r3
 800c476:	3730      	adds	r7, #48	@ 0x30
 800c478:	46bd      	mov	sp, r7
 800c47a:	bd80      	pop	{r7, pc}

0800c47c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	691b      	ldr	r3, [r3, #16]
 800c48a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	68da      	ldr	r2, [r3, #12]
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	430a      	orrs	r2, r1
 800c498:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	689a      	ldr	r2, [r3, #8]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	691b      	ldr	r3, [r3, #16]
 800c4a2:	431a      	orrs	r2, r3
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	695b      	ldr	r3, [r3, #20]
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	68db      	ldr	r3, [r3, #12]
 800c4b2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800c4b6:	f023 030c 	bic.w	r3, r3, #12
 800c4ba:	687a      	ldr	r2, [r7, #4]
 800c4bc:	6812      	ldr	r2, [r2, #0]
 800c4be:	68b9      	ldr	r1, [r7, #8]
 800c4c0:	430b      	orrs	r3, r1
 800c4c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	695b      	ldr	r3, [r3, #20]
 800c4ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	699a      	ldr	r2, [r3, #24]
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	430a      	orrs	r2, r1
 800c4d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	4a2c      	ldr	r2, [pc, #176]	@ (800c590 <UART_SetConfig+0x114>)
 800c4e0:	4293      	cmp	r3, r2
 800c4e2:	d103      	bne.n	800c4ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800c4e4:	f7fd f9ba 	bl	800985c <HAL_RCC_GetPCLK2Freq>
 800c4e8:	60f8      	str	r0, [r7, #12]
 800c4ea:	e002      	b.n	800c4f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800c4ec:	f7fd f9a2 	bl	8009834 <HAL_RCC_GetPCLK1Freq>
 800c4f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c4f2:	68fa      	ldr	r2, [r7, #12]
 800c4f4:	4613      	mov	r3, r2
 800c4f6:	009b      	lsls	r3, r3, #2
 800c4f8:	4413      	add	r3, r2
 800c4fa:	009a      	lsls	r2, r3, #2
 800c4fc:	441a      	add	r2, r3
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	685b      	ldr	r3, [r3, #4]
 800c502:	009b      	lsls	r3, r3, #2
 800c504:	fbb2 f3f3 	udiv	r3, r2, r3
 800c508:	4a22      	ldr	r2, [pc, #136]	@ (800c594 <UART_SetConfig+0x118>)
 800c50a:	fba2 2303 	umull	r2, r3, r2, r3
 800c50e:	095b      	lsrs	r3, r3, #5
 800c510:	0119      	lsls	r1, r3, #4
 800c512:	68fa      	ldr	r2, [r7, #12]
 800c514:	4613      	mov	r3, r2
 800c516:	009b      	lsls	r3, r3, #2
 800c518:	4413      	add	r3, r2
 800c51a:	009a      	lsls	r2, r3, #2
 800c51c:	441a      	add	r2, r3
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	685b      	ldr	r3, [r3, #4]
 800c522:	009b      	lsls	r3, r3, #2
 800c524:	fbb2 f2f3 	udiv	r2, r2, r3
 800c528:	4b1a      	ldr	r3, [pc, #104]	@ (800c594 <UART_SetConfig+0x118>)
 800c52a:	fba3 0302 	umull	r0, r3, r3, r2
 800c52e:	095b      	lsrs	r3, r3, #5
 800c530:	2064      	movs	r0, #100	@ 0x64
 800c532:	fb00 f303 	mul.w	r3, r0, r3
 800c536:	1ad3      	subs	r3, r2, r3
 800c538:	011b      	lsls	r3, r3, #4
 800c53a:	3332      	adds	r3, #50	@ 0x32
 800c53c:	4a15      	ldr	r2, [pc, #84]	@ (800c594 <UART_SetConfig+0x118>)
 800c53e:	fba2 2303 	umull	r2, r3, r2, r3
 800c542:	095b      	lsrs	r3, r3, #5
 800c544:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c548:	4419      	add	r1, r3
 800c54a:	68fa      	ldr	r2, [r7, #12]
 800c54c:	4613      	mov	r3, r2
 800c54e:	009b      	lsls	r3, r3, #2
 800c550:	4413      	add	r3, r2
 800c552:	009a      	lsls	r2, r3, #2
 800c554:	441a      	add	r2, r3
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	685b      	ldr	r3, [r3, #4]
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c560:	4b0c      	ldr	r3, [pc, #48]	@ (800c594 <UART_SetConfig+0x118>)
 800c562:	fba3 0302 	umull	r0, r3, r3, r2
 800c566:	095b      	lsrs	r3, r3, #5
 800c568:	2064      	movs	r0, #100	@ 0x64
 800c56a:	fb00 f303 	mul.w	r3, r0, r3
 800c56e:	1ad3      	subs	r3, r2, r3
 800c570:	011b      	lsls	r3, r3, #4
 800c572:	3332      	adds	r3, #50	@ 0x32
 800c574:	4a07      	ldr	r2, [pc, #28]	@ (800c594 <UART_SetConfig+0x118>)
 800c576:	fba2 2303 	umull	r2, r3, r2, r3
 800c57a:	095b      	lsrs	r3, r3, #5
 800c57c:	f003 020f 	and.w	r2, r3, #15
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	440a      	add	r2, r1
 800c586:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800c588:	bf00      	nop
 800c58a:	3710      	adds	r7, #16
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}
 800c590:	40013800 	.word	0x40013800
 800c594:	51eb851f 	.word	0x51eb851f

0800c598 <atoi>:
 800c598:	220a      	movs	r2, #10
 800c59a:	2100      	movs	r1, #0
 800c59c:	f000 b87a 	b.w	800c694 <strtol>

0800c5a0 <_strtol_l.isra.0>:
 800c5a0:	2b24      	cmp	r3, #36	@ 0x24
 800c5a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5a6:	4686      	mov	lr, r0
 800c5a8:	4690      	mov	r8, r2
 800c5aa:	d801      	bhi.n	800c5b0 <_strtol_l.isra.0+0x10>
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d106      	bne.n	800c5be <_strtol_l.isra.0+0x1e>
 800c5b0:	f000 ffb4 	bl	800d51c <__errno>
 800c5b4:	2316      	movs	r3, #22
 800c5b6:	6003      	str	r3, [r0, #0]
 800c5b8:	2000      	movs	r0, #0
 800c5ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5be:	460d      	mov	r5, r1
 800c5c0:	4833      	ldr	r0, [pc, #204]	@ (800c690 <_strtol_l.isra.0+0xf0>)
 800c5c2:	462a      	mov	r2, r5
 800c5c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5c8:	5d06      	ldrb	r6, [r0, r4]
 800c5ca:	f016 0608 	ands.w	r6, r6, #8
 800c5ce:	d1f8      	bne.n	800c5c2 <_strtol_l.isra.0+0x22>
 800c5d0:	2c2d      	cmp	r4, #45	@ 0x2d
 800c5d2:	d110      	bne.n	800c5f6 <_strtol_l.isra.0+0x56>
 800c5d4:	2601      	movs	r6, #1
 800c5d6:	782c      	ldrb	r4, [r5, #0]
 800c5d8:	1c95      	adds	r5, r2, #2
 800c5da:	f033 0210 	bics.w	r2, r3, #16
 800c5de:	d115      	bne.n	800c60c <_strtol_l.isra.0+0x6c>
 800c5e0:	2c30      	cmp	r4, #48	@ 0x30
 800c5e2:	d10d      	bne.n	800c600 <_strtol_l.isra.0+0x60>
 800c5e4:	782a      	ldrb	r2, [r5, #0]
 800c5e6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c5ea:	2a58      	cmp	r2, #88	@ 0x58
 800c5ec:	d108      	bne.n	800c600 <_strtol_l.isra.0+0x60>
 800c5ee:	786c      	ldrb	r4, [r5, #1]
 800c5f0:	3502      	adds	r5, #2
 800c5f2:	2310      	movs	r3, #16
 800c5f4:	e00a      	b.n	800c60c <_strtol_l.isra.0+0x6c>
 800c5f6:	2c2b      	cmp	r4, #43	@ 0x2b
 800c5f8:	bf04      	itt	eq
 800c5fa:	782c      	ldrbeq	r4, [r5, #0]
 800c5fc:	1c95      	addeq	r5, r2, #2
 800c5fe:	e7ec      	b.n	800c5da <_strtol_l.isra.0+0x3a>
 800c600:	2b00      	cmp	r3, #0
 800c602:	d1f6      	bne.n	800c5f2 <_strtol_l.isra.0+0x52>
 800c604:	2c30      	cmp	r4, #48	@ 0x30
 800c606:	bf14      	ite	ne
 800c608:	230a      	movne	r3, #10
 800c60a:	2308      	moveq	r3, #8
 800c60c:	2200      	movs	r2, #0
 800c60e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c612:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c616:	fbbc f9f3 	udiv	r9, ip, r3
 800c61a:	4610      	mov	r0, r2
 800c61c:	fb03 ca19 	mls	sl, r3, r9, ip
 800c620:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c624:	2f09      	cmp	r7, #9
 800c626:	d80f      	bhi.n	800c648 <_strtol_l.isra.0+0xa8>
 800c628:	463c      	mov	r4, r7
 800c62a:	42a3      	cmp	r3, r4
 800c62c:	dd1b      	ble.n	800c666 <_strtol_l.isra.0+0xc6>
 800c62e:	1c57      	adds	r7, r2, #1
 800c630:	d007      	beq.n	800c642 <_strtol_l.isra.0+0xa2>
 800c632:	4581      	cmp	r9, r0
 800c634:	d314      	bcc.n	800c660 <_strtol_l.isra.0+0xc0>
 800c636:	d101      	bne.n	800c63c <_strtol_l.isra.0+0x9c>
 800c638:	45a2      	cmp	sl, r4
 800c63a:	db11      	blt.n	800c660 <_strtol_l.isra.0+0xc0>
 800c63c:	2201      	movs	r2, #1
 800c63e:	fb00 4003 	mla	r0, r0, r3, r4
 800c642:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c646:	e7eb      	b.n	800c620 <_strtol_l.isra.0+0x80>
 800c648:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c64c:	2f19      	cmp	r7, #25
 800c64e:	d801      	bhi.n	800c654 <_strtol_l.isra.0+0xb4>
 800c650:	3c37      	subs	r4, #55	@ 0x37
 800c652:	e7ea      	b.n	800c62a <_strtol_l.isra.0+0x8a>
 800c654:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c658:	2f19      	cmp	r7, #25
 800c65a:	d804      	bhi.n	800c666 <_strtol_l.isra.0+0xc6>
 800c65c:	3c57      	subs	r4, #87	@ 0x57
 800c65e:	e7e4      	b.n	800c62a <_strtol_l.isra.0+0x8a>
 800c660:	f04f 32ff 	mov.w	r2, #4294967295
 800c664:	e7ed      	b.n	800c642 <_strtol_l.isra.0+0xa2>
 800c666:	1c53      	adds	r3, r2, #1
 800c668:	d108      	bne.n	800c67c <_strtol_l.isra.0+0xdc>
 800c66a:	2322      	movs	r3, #34	@ 0x22
 800c66c:	4660      	mov	r0, ip
 800c66e:	f8ce 3000 	str.w	r3, [lr]
 800c672:	f1b8 0f00 	cmp.w	r8, #0
 800c676:	d0a0      	beq.n	800c5ba <_strtol_l.isra.0+0x1a>
 800c678:	1e69      	subs	r1, r5, #1
 800c67a:	e006      	b.n	800c68a <_strtol_l.isra.0+0xea>
 800c67c:	b106      	cbz	r6, 800c680 <_strtol_l.isra.0+0xe0>
 800c67e:	4240      	negs	r0, r0
 800c680:	f1b8 0f00 	cmp.w	r8, #0
 800c684:	d099      	beq.n	800c5ba <_strtol_l.isra.0+0x1a>
 800c686:	2a00      	cmp	r2, #0
 800c688:	d1f6      	bne.n	800c678 <_strtol_l.isra.0+0xd8>
 800c68a:	f8c8 1000 	str.w	r1, [r8]
 800c68e:	e794      	b.n	800c5ba <_strtol_l.isra.0+0x1a>
 800c690:	0800fc63 	.word	0x0800fc63

0800c694 <strtol>:
 800c694:	4613      	mov	r3, r2
 800c696:	460a      	mov	r2, r1
 800c698:	4601      	mov	r1, r0
 800c69a:	4802      	ldr	r0, [pc, #8]	@ (800c6a4 <strtol+0x10>)
 800c69c:	6800      	ldr	r0, [r0, #0]
 800c69e:	f7ff bf7f 	b.w	800c5a0 <_strtol_l.isra.0>
 800c6a2:	bf00      	nop
 800c6a4:	20000058 	.word	0x20000058

0800c6a8 <__cvt>:
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6ae:	461d      	mov	r5, r3
 800c6b0:	bfbb      	ittet	lt
 800c6b2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800c6b6:	461d      	movlt	r5, r3
 800c6b8:	2300      	movge	r3, #0
 800c6ba:	232d      	movlt	r3, #45	@ 0x2d
 800c6bc:	b088      	sub	sp, #32
 800c6be:	4614      	mov	r4, r2
 800c6c0:	bfb8      	it	lt
 800c6c2:	4614      	movlt	r4, r2
 800c6c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c6c6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c6c8:	7013      	strb	r3, [r2, #0]
 800c6ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800c6d0:	f023 0820 	bic.w	r8, r3, #32
 800c6d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c6d8:	d005      	beq.n	800c6e6 <__cvt+0x3e>
 800c6da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c6de:	d100      	bne.n	800c6e2 <__cvt+0x3a>
 800c6e0:	3601      	adds	r6, #1
 800c6e2:	2302      	movs	r3, #2
 800c6e4:	e000      	b.n	800c6e8 <__cvt+0x40>
 800c6e6:	2303      	movs	r3, #3
 800c6e8:	aa07      	add	r2, sp, #28
 800c6ea:	9204      	str	r2, [sp, #16]
 800c6ec:	aa06      	add	r2, sp, #24
 800c6ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c6f2:	e9cd 3600 	strd	r3, r6, [sp]
 800c6f6:	4622      	mov	r2, r4
 800c6f8:	462b      	mov	r3, r5
 800c6fa:	f000 ffe1 	bl	800d6c0 <_dtoa_r>
 800c6fe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c702:	4607      	mov	r7, r0
 800c704:	d119      	bne.n	800c73a <__cvt+0x92>
 800c706:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c708:	07db      	lsls	r3, r3, #31
 800c70a:	d50e      	bpl.n	800c72a <__cvt+0x82>
 800c70c:	eb00 0906 	add.w	r9, r0, r6
 800c710:	2200      	movs	r2, #0
 800c712:	2300      	movs	r3, #0
 800c714:	4620      	mov	r0, r4
 800c716:	4629      	mov	r1, r5
 800c718:	f7f4 f950 	bl	80009bc <__aeabi_dcmpeq>
 800c71c:	b108      	cbz	r0, 800c722 <__cvt+0x7a>
 800c71e:	f8cd 901c 	str.w	r9, [sp, #28]
 800c722:	2230      	movs	r2, #48	@ 0x30
 800c724:	9b07      	ldr	r3, [sp, #28]
 800c726:	454b      	cmp	r3, r9
 800c728:	d31e      	bcc.n	800c768 <__cvt+0xc0>
 800c72a:	4638      	mov	r0, r7
 800c72c:	9b07      	ldr	r3, [sp, #28]
 800c72e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c730:	1bdb      	subs	r3, r3, r7
 800c732:	6013      	str	r3, [r2, #0]
 800c734:	b008      	add	sp, #32
 800c736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c73a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c73e:	eb00 0906 	add.w	r9, r0, r6
 800c742:	d1e5      	bne.n	800c710 <__cvt+0x68>
 800c744:	7803      	ldrb	r3, [r0, #0]
 800c746:	2b30      	cmp	r3, #48	@ 0x30
 800c748:	d10a      	bne.n	800c760 <__cvt+0xb8>
 800c74a:	2200      	movs	r2, #0
 800c74c:	2300      	movs	r3, #0
 800c74e:	4620      	mov	r0, r4
 800c750:	4629      	mov	r1, r5
 800c752:	f7f4 f933 	bl	80009bc <__aeabi_dcmpeq>
 800c756:	b918      	cbnz	r0, 800c760 <__cvt+0xb8>
 800c758:	f1c6 0601 	rsb	r6, r6, #1
 800c75c:	f8ca 6000 	str.w	r6, [sl]
 800c760:	f8da 3000 	ldr.w	r3, [sl]
 800c764:	4499      	add	r9, r3
 800c766:	e7d3      	b.n	800c710 <__cvt+0x68>
 800c768:	1c59      	adds	r1, r3, #1
 800c76a:	9107      	str	r1, [sp, #28]
 800c76c:	701a      	strb	r2, [r3, #0]
 800c76e:	e7d9      	b.n	800c724 <__cvt+0x7c>

0800c770 <__exponent>:
 800c770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c772:	2900      	cmp	r1, #0
 800c774:	bfb6      	itet	lt
 800c776:	232d      	movlt	r3, #45	@ 0x2d
 800c778:	232b      	movge	r3, #43	@ 0x2b
 800c77a:	4249      	neglt	r1, r1
 800c77c:	2909      	cmp	r1, #9
 800c77e:	7002      	strb	r2, [r0, #0]
 800c780:	7043      	strb	r3, [r0, #1]
 800c782:	dd29      	ble.n	800c7d8 <__exponent+0x68>
 800c784:	f10d 0307 	add.w	r3, sp, #7
 800c788:	461d      	mov	r5, r3
 800c78a:	270a      	movs	r7, #10
 800c78c:	fbb1 f6f7 	udiv	r6, r1, r7
 800c790:	461a      	mov	r2, r3
 800c792:	fb07 1416 	mls	r4, r7, r6, r1
 800c796:	3430      	adds	r4, #48	@ 0x30
 800c798:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c79c:	460c      	mov	r4, r1
 800c79e:	2c63      	cmp	r4, #99	@ 0x63
 800c7a0:	4631      	mov	r1, r6
 800c7a2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c7a6:	dcf1      	bgt.n	800c78c <__exponent+0x1c>
 800c7a8:	3130      	adds	r1, #48	@ 0x30
 800c7aa:	1e94      	subs	r4, r2, #2
 800c7ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c7b0:	4623      	mov	r3, r4
 800c7b2:	1c41      	adds	r1, r0, #1
 800c7b4:	42ab      	cmp	r3, r5
 800c7b6:	d30a      	bcc.n	800c7ce <__exponent+0x5e>
 800c7b8:	f10d 0309 	add.w	r3, sp, #9
 800c7bc:	1a9b      	subs	r3, r3, r2
 800c7be:	42ac      	cmp	r4, r5
 800c7c0:	bf88      	it	hi
 800c7c2:	2300      	movhi	r3, #0
 800c7c4:	3302      	adds	r3, #2
 800c7c6:	4403      	add	r3, r0
 800c7c8:	1a18      	subs	r0, r3, r0
 800c7ca:	b003      	add	sp, #12
 800c7cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c7d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c7d6:	e7ed      	b.n	800c7b4 <__exponent+0x44>
 800c7d8:	2330      	movs	r3, #48	@ 0x30
 800c7da:	3130      	adds	r1, #48	@ 0x30
 800c7dc:	7083      	strb	r3, [r0, #2]
 800c7de:	70c1      	strb	r1, [r0, #3]
 800c7e0:	1d03      	adds	r3, r0, #4
 800c7e2:	e7f1      	b.n	800c7c8 <__exponent+0x58>

0800c7e4 <_printf_float>:
 800c7e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7e8:	b091      	sub	sp, #68	@ 0x44
 800c7ea:	460c      	mov	r4, r1
 800c7ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800c7f0:	4616      	mov	r6, r2
 800c7f2:	461f      	mov	r7, r3
 800c7f4:	4605      	mov	r5, r0
 800c7f6:	f000 fe47 	bl	800d488 <_localeconv_r>
 800c7fa:	6803      	ldr	r3, [r0, #0]
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	9308      	str	r3, [sp, #32]
 800c800:	f7f3 fcb0 	bl	8000164 <strlen>
 800c804:	2300      	movs	r3, #0
 800c806:	930e      	str	r3, [sp, #56]	@ 0x38
 800c808:	f8d8 3000 	ldr.w	r3, [r8]
 800c80c:	9009      	str	r0, [sp, #36]	@ 0x24
 800c80e:	3307      	adds	r3, #7
 800c810:	f023 0307 	bic.w	r3, r3, #7
 800c814:	f103 0208 	add.w	r2, r3, #8
 800c818:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c81c:	f8d4 b000 	ldr.w	fp, [r4]
 800c820:	f8c8 2000 	str.w	r2, [r8]
 800c824:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c828:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c82c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c82e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c832:	f04f 32ff 	mov.w	r2, #4294967295
 800c836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c83a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c83e:	4b9c      	ldr	r3, [pc, #624]	@ (800cab0 <_printf_float+0x2cc>)
 800c840:	f7f4 f8ee 	bl	8000a20 <__aeabi_dcmpun>
 800c844:	bb70      	cbnz	r0, 800c8a4 <_printf_float+0xc0>
 800c846:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c84a:	f04f 32ff 	mov.w	r2, #4294967295
 800c84e:	4b98      	ldr	r3, [pc, #608]	@ (800cab0 <_printf_float+0x2cc>)
 800c850:	f7f4 f8c8 	bl	80009e4 <__aeabi_dcmple>
 800c854:	bb30      	cbnz	r0, 800c8a4 <_printf_float+0xc0>
 800c856:	2200      	movs	r2, #0
 800c858:	2300      	movs	r3, #0
 800c85a:	4640      	mov	r0, r8
 800c85c:	4649      	mov	r1, r9
 800c85e:	f7f4 f8b7 	bl	80009d0 <__aeabi_dcmplt>
 800c862:	b110      	cbz	r0, 800c86a <_printf_float+0x86>
 800c864:	232d      	movs	r3, #45	@ 0x2d
 800c866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c86a:	4a92      	ldr	r2, [pc, #584]	@ (800cab4 <_printf_float+0x2d0>)
 800c86c:	4b92      	ldr	r3, [pc, #584]	@ (800cab8 <_printf_float+0x2d4>)
 800c86e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c872:	bf8c      	ite	hi
 800c874:	4690      	movhi	r8, r2
 800c876:	4698      	movls	r8, r3
 800c878:	2303      	movs	r3, #3
 800c87a:	f04f 0900 	mov.w	r9, #0
 800c87e:	6123      	str	r3, [r4, #16]
 800c880:	f02b 0304 	bic.w	r3, fp, #4
 800c884:	6023      	str	r3, [r4, #0]
 800c886:	4633      	mov	r3, r6
 800c888:	4621      	mov	r1, r4
 800c88a:	4628      	mov	r0, r5
 800c88c:	9700      	str	r7, [sp, #0]
 800c88e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800c890:	f000 f9d4 	bl	800cc3c <_printf_common>
 800c894:	3001      	adds	r0, #1
 800c896:	f040 8090 	bne.w	800c9ba <_printf_float+0x1d6>
 800c89a:	f04f 30ff 	mov.w	r0, #4294967295
 800c89e:	b011      	add	sp, #68	@ 0x44
 800c8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a4:	4642      	mov	r2, r8
 800c8a6:	464b      	mov	r3, r9
 800c8a8:	4640      	mov	r0, r8
 800c8aa:	4649      	mov	r1, r9
 800c8ac:	f7f4 f8b8 	bl	8000a20 <__aeabi_dcmpun>
 800c8b0:	b148      	cbz	r0, 800c8c6 <_printf_float+0xe2>
 800c8b2:	464b      	mov	r3, r9
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	bfb8      	it	lt
 800c8b8:	232d      	movlt	r3, #45	@ 0x2d
 800c8ba:	4a80      	ldr	r2, [pc, #512]	@ (800cabc <_printf_float+0x2d8>)
 800c8bc:	bfb8      	it	lt
 800c8be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c8c2:	4b7f      	ldr	r3, [pc, #508]	@ (800cac0 <_printf_float+0x2dc>)
 800c8c4:	e7d3      	b.n	800c86e <_printf_float+0x8a>
 800c8c6:	6863      	ldr	r3, [r4, #4]
 800c8c8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800c8cc:	1c5a      	adds	r2, r3, #1
 800c8ce:	d13f      	bne.n	800c950 <_printf_float+0x16c>
 800c8d0:	2306      	movs	r3, #6
 800c8d2:	6063      	str	r3, [r4, #4]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800c8da:	6023      	str	r3, [r4, #0]
 800c8dc:	9206      	str	r2, [sp, #24]
 800c8de:	aa0e      	add	r2, sp, #56	@ 0x38
 800c8e0:	e9cd a204 	strd	sl, r2, [sp, #16]
 800c8e4:	aa0d      	add	r2, sp, #52	@ 0x34
 800c8e6:	9203      	str	r2, [sp, #12]
 800c8e8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800c8ec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c8f0:	6863      	ldr	r3, [r4, #4]
 800c8f2:	4642      	mov	r2, r8
 800c8f4:	9300      	str	r3, [sp, #0]
 800c8f6:	4628      	mov	r0, r5
 800c8f8:	464b      	mov	r3, r9
 800c8fa:	910a      	str	r1, [sp, #40]	@ 0x28
 800c8fc:	f7ff fed4 	bl	800c6a8 <__cvt>
 800c900:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c902:	4680      	mov	r8, r0
 800c904:	2947      	cmp	r1, #71	@ 0x47
 800c906:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c908:	d128      	bne.n	800c95c <_printf_float+0x178>
 800c90a:	1cc8      	adds	r0, r1, #3
 800c90c:	db02      	blt.n	800c914 <_printf_float+0x130>
 800c90e:	6863      	ldr	r3, [r4, #4]
 800c910:	4299      	cmp	r1, r3
 800c912:	dd40      	ble.n	800c996 <_printf_float+0x1b2>
 800c914:	f1aa 0a02 	sub.w	sl, sl, #2
 800c918:	fa5f fa8a 	uxtb.w	sl, sl
 800c91c:	4652      	mov	r2, sl
 800c91e:	3901      	subs	r1, #1
 800c920:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c924:	910d      	str	r1, [sp, #52]	@ 0x34
 800c926:	f7ff ff23 	bl	800c770 <__exponent>
 800c92a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c92c:	4681      	mov	r9, r0
 800c92e:	1813      	adds	r3, r2, r0
 800c930:	2a01      	cmp	r2, #1
 800c932:	6123      	str	r3, [r4, #16]
 800c934:	dc02      	bgt.n	800c93c <_printf_float+0x158>
 800c936:	6822      	ldr	r2, [r4, #0]
 800c938:	07d2      	lsls	r2, r2, #31
 800c93a:	d501      	bpl.n	800c940 <_printf_float+0x15c>
 800c93c:	3301      	adds	r3, #1
 800c93e:	6123      	str	r3, [r4, #16]
 800c940:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800c944:	2b00      	cmp	r3, #0
 800c946:	d09e      	beq.n	800c886 <_printf_float+0xa2>
 800c948:	232d      	movs	r3, #45	@ 0x2d
 800c94a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c94e:	e79a      	b.n	800c886 <_printf_float+0xa2>
 800c950:	2947      	cmp	r1, #71	@ 0x47
 800c952:	d1bf      	bne.n	800c8d4 <_printf_float+0xf0>
 800c954:	2b00      	cmp	r3, #0
 800c956:	d1bd      	bne.n	800c8d4 <_printf_float+0xf0>
 800c958:	2301      	movs	r3, #1
 800c95a:	e7ba      	b.n	800c8d2 <_printf_float+0xee>
 800c95c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c960:	d9dc      	bls.n	800c91c <_printf_float+0x138>
 800c962:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c966:	d118      	bne.n	800c99a <_printf_float+0x1b6>
 800c968:	2900      	cmp	r1, #0
 800c96a:	6863      	ldr	r3, [r4, #4]
 800c96c:	dd0b      	ble.n	800c986 <_printf_float+0x1a2>
 800c96e:	6121      	str	r1, [r4, #16]
 800c970:	b913      	cbnz	r3, 800c978 <_printf_float+0x194>
 800c972:	6822      	ldr	r2, [r4, #0]
 800c974:	07d0      	lsls	r0, r2, #31
 800c976:	d502      	bpl.n	800c97e <_printf_float+0x19a>
 800c978:	3301      	adds	r3, #1
 800c97a:	440b      	add	r3, r1
 800c97c:	6123      	str	r3, [r4, #16]
 800c97e:	f04f 0900 	mov.w	r9, #0
 800c982:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c984:	e7dc      	b.n	800c940 <_printf_float+0x15c>
 800c986:	b913      	cbnz	r3, 800c98e <_printf_float+0x1aa>
 800c988:	6822      	ldr	r2, [r4, #0]
 800c98a:	07d2      	lsls	r2, r2, #31
 800c98c:	d501      	bpl.n	800c992 <_printf_float+0x1ae>
 800c98e:	3302      	adds	r3, #2
 800c990:	e7f4      	b.n	800c97c <_printf_float+0x198>
 800c992:	2301      	movs	r3, #1
 800c994:	e7f2      	b.n	800c97c <_printf_float+0x198>
 800c996:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c99a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c99c:	4299      	cmp	r1, r3
 800c99e:	db05      	blt.n	800c9ac <_printf_float+0x1c8>
 800c9a0:	6823      	ldr	r3, [r4, #0]
 800c9a2:	6121      	str	r1, [r4, #16]
 800c9a4:	07d8      	lsls	r0, r3, #31
 800c9a6:	d5ea      	bpl.n	800c97e <_printf_float+0x19a>
 800c9a8:	1c4b      	adds	r3, r1, #1
 800c9aa:	e7e7      	b.n	800c97c <_printf_float+0x198>
 800c9ac:	2900      	cmp	r1, #0
 800c9ae:	bfcc      	ite	gt
 800c9b0:	2201      	movgt	r2, #1
 800c9b2:	f1c1 0202 	rsble	r2, r1, #2
 800c9b6:	4413      	add	r3, r2
 800c9b8:	e7e0      	b.n	800c97c <_printf_float+0x198>
 800c9ba:	6823      	ldr	r3, [r4, #0]
 800c9bc:	055a      	lsls	r2, r3, #21
 800c9be:	d407      	bmi.n	800c9d0 <_printf_float+0x1ec>
 800c9c0:	6923      	ldr	r3, [r4, #16]
 800c9c2:	4642      	mov	r2, r8
 800c9c4:	4631      	mov	r1, r6
 800c9c6:	4628      	mov	r0, r5
 800c9c8:	47b8      	blx	r7
 800c9ca:	3001      	adds	r0, #1
 800c9cc:	d12b      	bne.n	800ca26 <_printf_float+0x242>
 800c9ce:	e764      	b.n	800c89a <_printf_float+0xb6>
 800c9d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c9d4:	f240 80dc 	bls.w	800cb90 <_printf_float+0x3ac>
 800c9d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c9dc:	2200      	movs	r2, #0
 800c9de:	2300      	movs	r3, #0
 800c9e0:	f7f3 ffec 	bl	80009bc <__aeabi_dcmpeq>
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d033      	beq.n	800ca50 <_printf_float+0x26c>
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	4631      	mov	r1, r6
 800c9ec:	4628      	mov	r0, r5
 800c9ee:	4a35      	ldr	r2, [pc, #212]	@ (800cac4 <_printf_float+0x2e0>)
 800c9f0:	47b8      	blx	r7
 800c9f2:	3001      	adds	r0, #1
 800c9f4:	f43f af51 	beq.w	800c89a <_printf_float+0xb6>
 800c9f8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800c9fc:	4543      	cmp	r3, r8
 800c9fe:	db02      	blt.n	800ca06 <_printf_float+0x222>
 800ca00:	6823      	ldr	r3, [r4, #0]
 800ca02:	07d8      	lsls	r0, r3, #31
 800ca04:	d50f      	bpl.n	800ca26 <_printf_float+0x242>
 800ca06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ca0a:	4631      	mov	r1, r6
 800ca0c:	4628      	mov	r0, r5
 800ca0e:	47b8      	blx	r7
 800ca10:	3001      	adds	r0, #1
 800ca12:	f43f af42 	beq.w	800c89a <_printf_float+0xb6>
 800ca16:	f04f 0900 	mov.w	r9, #0
 800ca1a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca1e:	f104 0a1a 	add.w	sl, r4, #26
 800ca22:	45c8      	cmp	r8, r9
 800ca24:	dc09      	bgt.n	800ca3a <_printf_float+0x256>
 800ca26:	6823      	ldr	r3, [r4, #0]
 800ca28:	079b      	lsls	r3, r3, #30
 800ca2a:	f100 8102 	bmi.w	800cc32 <_printf_float+0x44e>
 800ca2e:	68e0      	ldr	r0, [r4, #12]
 800ca30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca32:	4298      	cmp	r0, r3
 800ca34:	bfb8      	it	lt
 800ca36:	4618      	movlt	r0, r3
 800ca38:	e731      	b.n	800c89e <_printf_float+0xba>
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	4652      	mov	r2, sl
 800ca3e:	4631      	mov	r1, r6
 800ca40:	4628      	mov	r0, r5
 800ca42:	47b8      	blx	r7
 800ca44:	3001      	adds	r0, #1
 800ca46:	f43f af28 	beq.w	800c89a <_printf_float+0xb6>
 800ca4a:	f109 0901 	add.w	r9, r9, #1
 800ca4e:	e7e8      	b.n	800ca22 <_printf_float+0x23e>
 800ca50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	dc38      	bgt.n	800cac8 <_printf_float+0x2e4>
 800ca56:	2301      	movs	r3, #1
 800ca58:	4631      	mov	r1, r6
 800ca5a:	4628      	mov	r0, r5
 800ca5c:	4a19      	ldr	r2, [pc, #100]	@ (800cac4 <_printf_float+0x2e0>)
 800ca5e:	47b8      	blx	r7
 800ca60:	3001      	adds	r0, #1
 800ca62:	f43f af1a 	beq.w	800c89a <_printf_float+0xb6>
 800ca66:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800ca6a:	ea59 0303 	orrs.w	r3, r9, r3
 800ca6e:	d102      	bne.n	800ca76 <_printf_float+0x292>
 800ca70:	6823      	ldr	r3, [r4, #0]
 800ca72:	07d9      	lsls	r1, r3, #31
 800ca74:	d5d7      	bpl.n	800ca26 <_printf_float+0x242>
 800ca76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ca7a:	4631      	mov	r1, r6
 800ca7c:	4628      	mov	r0, r5
 800ca7e:	47b8      	blx	r7
 800ca80:	3001      	adds	r0, #1
 800ca82:	f43f af0a 	beq.w	800c89a <_printf_float+0xb6>
 800ca86:	f04f 0a00 	mov.w	sl, #0
 800ca8a:	f104 0b1a 	add.w	fp, r4, #26
 800ca8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca90:	425b      	negs	r3, r3
 800ca92:	4553      	cmp	r3, sl
 800ca94:	dc01      	bgt.n	800ca9a <_printf_float+0x2b6>
 800ca96:	464b      	mov	r3, r9
 800ca98:	e793      	b.n	800c9c2 <_printf_float+0x1de>
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	465a      	mov	r2, fp
 800ca9e:	4631      	mov	r1, r6
 800caa0:	4628      	mov	r0, r5
 800caa2:	47b8      	blx	r7
 800caa4:	3001      	adds	r0, #1
 800caa6:	f43f aef8 	beq.w	800c89a <_printf_float+0xb6>
 800caaa:	f10a 0a01 	add.w	sl, sl, #1
 800caae:	e7ee      	b.n	800ca8e <_printf_float+0x2aa>
 800cab0:	7fefffff 	.word	0x7fefffff
 800cab4:	0800fd67 	.word	0x0800fd67
 800cab8:	0800fd63 	.word	0x0800fd63
 800cabc:	0800fd6f 	.word	0x0800fd6f
 800cac0:	0800fd6b 	.word	0x0800fd6b
 800cac4:	0800fd73 	.word	0x0800fd73
 800cac8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800caca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800cace:	4553      	cmp	r3, sl
 800cad0:	bfa8      	it	ge
 800cad2:	4653      	movge	r3, sl
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	4699      	mov	r9, r3
 800cad8:	dc36      	bgt.n	800cb48 <_printf_float+0x364>
 800cada:	f04f 0b00 	mov.w	fp, #0
 800cade:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cae2:	f104 021a 	add.w	r2, r4, #26
 800cae6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cae8:	930a      	str	r3, [sp, #40]	@ 0x28
 800caea:	eba3 0309 	sub.w	r3, r3, r9
 800caee:	455b      	cmp	r3, fp
 800caf0:	dc31      	bgt.n	800cb56 <_printf_float+0x372>
 800caf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800caf4:	459a      	cmp	sl, r3
 800caf6:	dc3a      	bgt.n	800cb6e <_printf_float+0x38a>
 800caf8:	6823      	ldr	r3, [r4, #0]
 800cafa:	07da      	lsls	r2, r3, #31
 800cafc:	d437      	bmi.n	800cb6e <_printf_float+0x38a>
 800cafe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb00:	ebaa 0903 	sub.w	r9, sl, r3
 800cb04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb06:	ebaa 0303 	sub.w	r3, sl, r3
 800cb0a:	4599      	cmp	r9, r3
 800cb0c:	bfa8      	it	ge
 800cb0e:	4699      	movge	r9, r3
 800cb10:	f1b9 0f00 	cmp.w	r9, #0
 800cb14:	dc33      	bgt.n	800cb7e <_printf_float+0x39a>
 800cb16:	f04f 0800 	mov.w	r8, #0
 800cb1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb1e:	f104 0b1a 	add.w	fp, r4, #26
 800cb22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb24:	ebaa 0303 	sub.w	r3, sl, r3
 800cb28:	eba3 0309 	sub.w	r3, r3, r9
 800cb2c:	4543      	cmp	r3, r8
 800cb2e:	f77f af7a 	ble.w	800ca26 <_printf_float+0x242>
 800cb32:	2301      	movs	r3, #1
 800cb34:	465a      	mov	r2, fp
 800cb36:	4631      	mov	r1, r6
 800cb38:	4628      	mov	r0, r5
 800cb3a:	47b8      	blx	r7
 800cb3c:	3001      	adds	r0, #1
 800cb3e:	f43f aeac 	beq.w	800c89a <_printf_float+0xb6>
 800cb42:	f108 0801 	add.w	r8, r8, #1
 800cb46:	e7ec      	b.n	800cb22 <_printf_float+0x33e>
 800cb48:	4642      	mov	r2, r8
 800cb4a:	4631      	mov	r1, r6
 800cb4c:	4628      	mov	r0, r5
 800cb4e:	47b8      	blx	r7
 800cb50:	3001      	adds	r0, #1
 800cb52:	d1c2      	bne.n	800cada <_printf_float+0x2f6>
 800cb54:	e6a1      	b.n	800c89a <_printf_float+0xb6>
 800cb56:	2301      	movs	r3, #1
 800cb58:	4631      	mov	r1, r6
 800cb5a:	4628      	mov	r0, r5
 800cb5c:	920a      	str	r2, [sp, #40]	@ 0x28
 800cb5e:	47b8      	blx	r7
 800cb60:	3001      	adds	r0, #1
 800cb62:	f43f ae9a 	beq.w	800c89a <_printf_float+0xb6>
 800cb66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb68:	f10b 0b01 	add.w	fp, fp, #1
 800cb6c:	e7bb      	b.n	800cae6 <_printf_float+0x302>
 800cb6e:	4631      	mov	r1, r6
 800cb70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cb74:	4628      	mov	r0, r5
 800cb76:	47b8      	blx	r7
 800cb78:	3001      	adds	r0, #1
 800cb7a:	d1c0      	bne.n	800cafe <_printf_float+0x31a>
 800cb7c:	e68d      	b.n	800c89a <_printf_float+0xb6>
 800cb7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb80:	464b      	mov	r3, r9
 800cb82:	4631      	mov	r1, r6
 800cb84:	4628      	mov	r0, r5
 800cb86:	4442      	add	r2, r8
 800cb88:	47b8      	blx	r7
 800cb8a:	3001      	adds	r0, #1
 800cb8c:	d1c3      	bne.n	800cb16 <_printf_float+0x332>
 800cb8e:	e684      	b.n	800c89a <_printf_float+0xb6>
 800cb90:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800cb94:	f1ba 0f01 	cmp.w	sl, #1
 800cb98:	dc01      	bgt.n	800cb9e <_printf_float+0x3ba>
 800cb9a:	07db      	lsls	r3, r3, #31
 800cb9c:	d536      	bpl.n	800cc0c <_printf_float+0x428>
 800cb9e:	2301      	movs	r3, #1
 800cba0:	4642      	mov	r2, r8
 800cba2:	4631      	mov	r1, r6
 800cba4:	4628      	mov	r0, r5
 800cba6:	47b8      	blx	r7
 800cba8:	3001      	adds	r0, #1
 800cbaa:	f43f ae76 	beq.w	800c89a <_printf_float+0xb6>
 800cbae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cbb2:	4631      	mov	r1, r6
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	47b8      	blx	r7
 800cbb8:	3001      	adds	r0, #1
 800cbba:	f43f ae6e 	beq.w	800c89a <_printf_float+0xb6>
 800cbbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	2300      	movs	r3, #0
 800cbc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cbca:	f7f3 fef7 	bl	80009bc <__aeabi_dcmpeq>
 800cbce:	b9c0      	cbnz	r0, 800cc02 <_printf_float+0x41e>
 800cbd0:	4653      	mov	r3, sl
 800cbd2:	f108 0201 	add.w	r2, r8, #1
 800cbd6:	4631      	mov	r1, r6
 800cbd8:	4628      	mov	r0, r5
 800cbda:	47b8      	blx	r7
 800cbdc:	3001      	adds	r0, #1
 800cbde:	d10c      	bne.n	800cbfa <_printf_float+0x416>
 800cbe0:	e65b      	b.n	800c89a <_printf_float+0xb6>
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	465a      	mov	r2, fp
 800cbe6:	4631      	mov	r1, r6
 800cbe8:	4628      	mov	r0, r5
 800cbea:	47b8      	blx	r7
 800cbec:	3001      	adds	r0, #1
 800cbee:	f43f ae54 	beq.w	800c89a <_printf_float+0xb6>
 800cbf2:	f108 0801 	add.w	r8, r8, #1
 800cbf6:	45d0      	cmp	r8, sl
 800cbf8:	dbf3      	blt.n	800cbe2 <_printf_float+0x3fe>
 800cbfa:	464b      	mov	r3, r9
 800cbfc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cc00:	e6e0      	b.n	800c9c4 <_printf_float+0x1e0>
 800cc02:	f04f 0800 	mov.w	r8, #0
 800cc06:	f104 0b1a 	add.w	fp, r4, #26
 800cc0a:	e7f4      	b.n	800cbf6 <_printf_float+0x412>
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	4642      	mov	r2, r8
 800cc10:	e7e1      	b.n	800cbd6 <_printf_float+0x3f2>
 800cc12:	2301      	movs	r3, #1
 800cc14:	464a      	mov	r2, r9
 800cc16:	4631      	mov	r1, r6
 800cc18:	4628      	mov	r0, r5
 800cc1a:	47b8      	blx	r7
 800cc1c:	3001      	adds	r0, #1
 800cc1e:	f43f ae3c 	beq.w	800c89a <_printf_float+0xb6>
 800cc22:	f108 0801 	add.w	r8, r8, #1
 800cc26:	68e3      	ldr	r3, [r4, #12]
 800cc28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cc2a:	1a5b      	subs	r3, r3, r1
 800cc2c:	4543      	cmp	r3, r8
 800cc2e:	dcf0      	bgt.n	800cc12 <_printf_float+0x42e>
 800cc30:	e6fd      	b.n	800ca2e <_printf_float+0x24a>
 800cc32:	f04f 0800 	mov.w	r8, #0
 800cc36:	f104 0919 	add.w	r9, r4, #25
 800cc3a:	e7f4      	b.n	800cc26 <_printf_float+0x442>

0800cc3c <_printf_common>:
 800cc3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc40:	4616      	mov	r6, r2
 800cc42:	4698      	mov	r8, r3
 800cc44:	688a      	ldr	r2, [r1, #8]
 800cc46:	690b      	ldr	r3, [r1, #16]
 800cc48:	4607      	mov	r7, r0
 800cc4a:	4293      	cmp	r3, r2
 800cc4c:	bfb8      	it	lt
 800cc4e:	4613      	movlt	r3, r2
 800cc50:	6033      	str	r3, [r6, #0]
 800cc52:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cc56:	460c      	mov	r4, r1
 800cc58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cc5c:	b10a      	cbz	r2, 800cc62 <_printf_common+0x26>
 800cc5e:	3301      	adds	r3, #1
 800cc60:	6033      	str	r3, [r6, #0]
 800cc62:	6823      	ldr	r3, [r4, #0]
 800cc64:	0699      	lsls	r1, r3, #26
 800cc66:	bf42      	ittt	mi
 800cc68:	6833      	ldrmi	r3, [r6, #0]
 800cc6a:	3302      	addmi	r3, #2
 800cc6c:	6033      	strmi	r3, [r6, #0]
 800cc6e:	6825      	ldr	r5, [r4, #0]
 800cc70:	f015 0506 	ands.w	r5, r5, #6
 800cc74:	d106      	bne.n	800cc84 <_printf_common+0x48>
 800cc76:	f104 0a19 	add.w	sl, r4, #25
 800cc7a:	68e3      	ldr	r3, [r4, #12]
 800cc7c:	6832      	ldr	r2, [r6, #0]
 800cc7e:	1a9b      	subs	r3, r3, r2
 800cc80:	42ab      	cmp	r3, r5
 800cc82:	dc2b      	bgt.n	800ccdc <_printf_common+0xa0>
 800cc84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cc88:	6822      	ldr	r2, [r4, #0]
 800cc8a:	3b00      	subs	r3, #0
 800cc8c:	bf18      	it	ne
 800cc8e:	2301      	movne	r3, #1
 800cc90:	0692      	lsls	r2, r2, #26
 800cc92:	d430      	bmi.n	800ccf6 <_printf_common+0xba>
 800cc94:	4641      	mov	r1, r8
 800cc96:	4638      	mov	r0, r7
 800cc98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc9c:	47c8      	blx	r9
 800cc9e:	3001      	adds	r0, #1
 800cca0:	d023      	beq.n	800ccea <_printf_common+0xae>
 800cca2:	6823      	ldr	r3, [r4, #0]
 800cca4:	6922      	ldr	r2, [r4, #16]
 800cca6:	f003 0306 	and.w	r3, r3, #6
 800ccaa:	2b04      	cmp	r3, #4
 800ccac:	bf14      	ite	ne
 800ccae:	2500      	movne	r5, #0
 800ccb0:	6833      	ldreq	r3, [r6, #0]
 800ccb2:	f04f 0600 	mov.w	r6, #0
 800ccb6:	bf08      	it	eq
 800ccb8:	68e5      	ldreq	r5, [r4, #12]
 800ccba:	f104 041a 	add.w	r4, r4, #26
 800ccbe:	bf08      	it	eq
 800ccc0:	1aed      	subeq	r5, r5, r3
 800ccc2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ccc6:	bf08      	it	eq
 800ccc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cccc:	4293      	cmp	r3, r2
 800ccce:	bfc4      	itt	gt
 800ccd0:	1a9b      	subgt	r3, r3, r2
 800ccd2:	18ed      	addgt	r5, r5, r3
 800ccd4:	42b5      	cmp	r5, r6
 800ccd6:	d11a      	bne.n	800cd0e <_printf_common+0xd2>
 800ccd8:	2000      	movs	r0, #0
 800ccda:	e008      	b.n	800ccee <_printf_common+0xb2>
 800ccdc:	2301      	movs	r3, #1
 800ccde:	4652      	mov	r2, sl
 800cce0:	4641      	mov	r1, r8
 800cce2:	4638      	mov	r0, r7
 800cce4:	47c8      	blx	r9
 800cce6:	3001      	adds	r0, #1
 800cce8:	d103      	bne.n	800ccf2 <_printf_common+0xb6>
 800ccea:	f04f 30ff 	mov.w	r0, #4294967295
 800ccee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccf2:	3501      	adds	r5, #1
 800ccf4:	e7c1      	b.n	800cc7a <_printf_common+0x3e>
 800ccf6:	2030      	movs	r0, #48	@ 0x30
 800ccf8:	18e1      	adds	r1, r4, r3
 800ccfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ccfe:	1c5a      	adds	r2, r3, #1
 800cd00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cd04:	4422      	add	r2, r4
 800cd06:	3302      	adds	r3, #2
 800cd08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cd0c:	e7c2      	b.n	800cc94 <_printf_common+0x58>
 800cd0e:	2301      	movs	r3, #1
 800cd10:	4622      	mov	r2, r4
 800cd12:	4641      	mov	r1, r8
 800cd14:	4638      	mov	r0, r7
 800cd16:	47c8      	blx	r9
 800cd18:	3001      	adds	r0, #1
 800cd1a:	d0e6      	beq.n	800ccea <_printf_common+0xae>
 800cd1c:	3601      	adds	r6, #1
 800cd1e:	e7d9      	b.n	800ccd4 <_printf_common+0x98>

0800cd20 <_printf_i>:
 800cd20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd24:	7e0f      	ldrb	r7, [r1, #24]
 800cd26:	4691      	mov	r9, r2
 800cd28:	2f78      	cmp	r7, #120	@ 0x78
 800cd2a:	4680      	mov	r8, r0
 800cd2c:	460c      	mov	r4, r1
 800cd2e:	469a      	mov	sl, r3
 800cd30:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cd32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cd36:	d807      	bhi.n	800cd48 <_printf_i+0x28>
 800cd38:	2f62      	cmp	r7, #98	@ 0x62
 800cd3a:	d80a      	bhi.n	800cd52 <_printf_i+0x32>
 800cd3c:	2f00      	cmp	r7, #0
 800cd3e:	f000 80d1 	beq.w	800cee4 <_printf_i+0x1c4>
 800cd42:	2f58      	cmp	r7, #88	@ 0x58
 800cd44:	f000 80b8 	beq.w	800ceb8 <_printf_i+0x198>
 800cd48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cd50:	e03a      	b.n	800cdc8 <_printf_i+0xa8>
 800cd52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cd56:	2b15      	cmp	r3, #21
 800cd58:	d8f6      	bhi.n	800cd48 <_printf_i+0x28>
 800cd5a:	a101      	add	r1, pc, #4	@ (adr r1, 800cd60 <_printf_i+0x40>)
 800cd5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd60:	0800cdb9 	.word	0x0800cdb9
 800cd64:	0800cdcd 	.word	0x0800cdcd
 800cd68:	0800cd49 	.word	0x0800cd49
 800cd6c:	0800cd49 	.word	0x0800cd49
 800cd70:	0800cd49 	.word	0x0800cd49
 800cd74:	0800cd49 	.word	0x0800cd49
 800cd78:	0800cdcd 	.word	0x0800cdcd
 800cd7c:	0800cd49 	.word	0x0800cd49
 800cd80:	0800cd49 	.word	0x0800cd49
 800cd84:	0800cd49 	.word	0x0800cd49
 800cd88:	0800cd49 	.word	0x0800cd49
 800cd8c:	0800cecb 	.word	0x0800cecb
 800cd90:	0800cdf7 	.word	0x0800cdf7
 800cd94:	0800ce85 	.word	0x0800ce85
 800cd98:	0800cd49 	.word	0x0800cd49
 800cd9c:	0800cd49 	.word	0x0800cd49
 800cda0:	0800ceed 	.word	0x0800ceed
 800cda4:	0800cd49 	.word	0x0800cd49
 800cda8:	0800cdf7 	.word	0x0800cdf7
 800cdac:	0800cd49 	.word	0x0800cd49
 800cdb0:	0800cd49 	.word	0x0800cd49
 800cdb4:	0800ce8d 	.word	0x0800ce8d
 800cdb8:	6833      	ldr	r3, [r6, #0]
 800cdba:	1d1a      	adds	r2, r3, #4
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	6032      	str	r2, [r6, #0]
 800cdc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cdc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cdc8:	2301      	movs	r3, #1
 800cdca:	e09c      	b.n	800cf06 <_printf_i+0x1e6>
 800cdcc:	6833      	ldr	r3, [r6, #0]
 800cdce:	6820      	ldr	r0, [r4, #0]
 800cdd0:	1d19      	adds	r1, r3, #4
 800cdd2:	6031      	str	r1, [r6, #0]
 800cdd4:	0606      	lsls	r6, r0, #24
 800cdd6:	d501      	bpl.n	800cddc <_printf_i+0xbc>
 800cdd8:	681d      	ldr	r5, [r3, #0]
 800cdda:	e003      	b.n	800cde4 <_printf_i+0xc4>
 800cddc:	0645      	lsls	r5, r0, #25
 800cdde:	d5fb      	bpl.n	800cdd8 <_printf_i+0xb8>
 800cde0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cde4:	2d00      	cmp	r5, #0
 800cde6:	da03      	bge.n	800cdf0 <_printf_i+0xd0>
 800cde8:	232d      	movs	r3, #45	@ 0x2d
 800cdea:	426d      	negs	r5, r5
 800cdec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cdf0:	230a      	movs	r3, #10
 800cdf2:	4858      	ldr	r0, [pc, #352]	@ (800cf54 <_printf_i+0x234>)
 800cdf4:	e011      	b.n	800ce1a <_printf_i+0xfa>
 800cdf6:	6821      	ldr	r1, [r4, #0]
 800cdf8:	6833      	ldr	r3, [r6, #0]
 800cdfa:	0608      	lsls	r0, r1, #24
 800cdfc:	f853 5b04 	ldr.w	r5, [r3], #4
 800ce00:	d402      	bmi.n	800ce08 <_printf_i+0xe8>
 800ce02:	0649      	lsls	r1, r1, #25
 800ce04:	bf48      	it	mi
 800ce06:	b2ad      	uxthmi	r5, r5
 800ce08:	2f6f      	cmp	r7, #111	@ 0x6f
 800ce0a:	6033      	str	r3, [r6, #0]
 800ce0c:	bf14      	ite	ne
 800ce0e:	230a      	movne	r3, #10
 800ce10:	2308      	moveq	r3, #8
 800ce12:	4850      	ldr	r0, [pc, #320]	@ (800cf54 <_printf_i+0x234>)
 800ce14:	2100      	movs	r1, #0
 800ce16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ce1a:	6866      	ldr	r6, [r4, #4]
 800ce1c:	2e00      	cmp	r6, #0
 800ce1e:	60a6      	str	r6, [r4, #8]
 800ce20:	db05      	blt.n	800ce2e <_printf_i+0x10e>
 800ce22:	6821      	ldr	r1, [r4, #0]
 800ce24:	432e      	orrs	r6, r5
 800ce26:	f021 0104 	bic.w	r1, r1, #4
 800ce2a:	6021      	str	r1, [r4, #0]
 800ce2c:	d04b      	beq.n	800cec6 <_printf_i+0x1a6>
 800ce2e:	4616      	mov	r6, r2
 800ce30:	fbb5 f1f3 	udiv	r1, r5, r3
 800ce34:	fb03 5711 	mls	r7, r3, r1, r5
 800ce38:	5dc7      	ldrb	r7, [r0, r7]
 800ce3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ce3e:	462f      	mov	r7, r5
 800ce40:	42bb      	cmp	r3, r7
 800ce42:	460d      	mov	r5, r1
 800ce44:	d9f4      	bls.n	800ce30 <_printf_i+0x110>
 800ce46:	2b08      	cmp	r3, #8
 800ce48:	d10b      	bne.n	800ce62 <_printf_i+0x142>
 800ce4a:	6823      	ldr	r3, [r4, #0]
 800ce4c:	07df      	lsls	r7, r3, #31
 800ce4e:	d508      	bpl.n	800ce62 <_printf_i+0x142>
 800ce50:	6923      	ldr	r3, [r4, #16]
 800ce52:	6861      	ldr	r1, [r4, #4]
 800ce54:	4299      	cmp	r1, r3
 800ce56:	bfde      	ittt	le
 800ce58:	2330      	movle	r3, #48	@ 0x30
 800ce5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ce5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ce62:	1b92      	subs	r2, r2, r6
 800ce64:	6122      	str	r2, [r4, #16]
 800ce66:	464b      	mov	r3, r9
 800ce68:	4621      	mov	r1, r4
 800ce6a:	4640      	mov	r0, r8
 800ce6c:	f8cd a000 	str.w	sl, [sp]
 800ce70:	aa03      	add	r2, sp, #12
 800ce72:	f7ff fee3 	bl	800cc3c <_printf_common>
 800ce76:	3001      	adds	r0, #1
 800ce78:	d14a      	bne.n	800cf10 <_printf_i+0x1f0>
 800ce7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce7e:	b004      	add	sp, #16
 800ce80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce84:	6823      	ldr	r3, [r4, #0]
 800ce86:	f043 0320 	orr.w	r3, r3, #32
 800ce8a:	6023      	str	r3, [r4, #0]
 800ce8c:	2778      	movs	r7, #120	@ 0x78
 800ce8e:	4832      	ldr	r0, [pc, #200]	@ (800cf58 <_printf_i+0x238>)
 800ce90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce94:	6823      	ldr	r3, [r4, #0]
 800ce96:	6831      	ldr	r1, [r6, #0]
 800ce98:	061f      	lsls	r7, r3, #24
 800ce9a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce9e:	d402      	bmi.n	800cea6 <_printf_i+0x186>
 800cea0:	065f      	lsls	r7, r3, #25
 800cea2:	bf48      	it	mi
 800cea4:	b2ad      	uxthmi	r5, r5
 800cea6:	6031      	str	r1, [r6, #0]
 800cea8:	07d9      	lsls	r1, r3, #31
 800ceaa:	bf44      	itt	mi
 800ceac:	f043 0320 	orrmi.w	r3, r3, #32
 800ceb0:	6023      	strmi	r3, [r4, #0]
 800ceb2:	b11d      	cbz	r5, 800cebc <_printf_i+0x19c>
 800ceb4:	2310      	movs	r3, #16
 800ceb6:	e7ad      	b.n	800ce14 <_printf_i+0xf4>
 800ceb8:	4826      	ldr	r0, [pc, #152]	@ (800cf54 <_printf_i+0x234>)
 800ceba:	e7e9      	b.n	800ce90 <_printf_i+0x170>
 800cebc:	6823      	ldr	r3, [r4, #0]
 800cebe:	f023 0320 	bic.w	r3, r3, #32
 800cec2:	6023      	str	r3, [r4, #0]
 800cec4:	e7f6      	b.n	800ceb4 <_printf_i+0x194>
 800cec6:	4616      	mov	r6, r2
 800cec8:	e7bd      	b.n	800ce46 <_printf_i+0x126>
 800ceca:	6833      	ldr	r3, [r6, #0]
 800cecc:	6825      	ldr	r5, [r4, #0]
 800cece:	1d18      	adds	r0, r3, #4
 800ced0:	6961      	ldr	r1, [r4, #20]
 800ced2:	6030      	str	r0, [r6, #0]
 800ced4:	062e      	lsls	r6, r5, #24
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	d501      	bpl.n	800cede <_printf_i+0x1be>
 800ceda:	6019      	str	r1, [r3, #0]
 800cedc:	e002      	b.n	800cee4 <_printf_i+0x1c4>
 800cede:	0668      	lsls	r0, r5, #25
 800cee0:	d5fb      	bpl.n	800ceda <_printf_i+0x1ba>
 800cee2:	8019      	strh	r1, [r3, #0]
 800cee4:	2300      	movs	r3, #0
 800cee6:	4616      	mov	r6, r2
 800cee8:	6123      	str	r3, [r4, #16]
 800ceea:	e7bc      	b.n	800ce66 <_printf_i+0x146>
 800ceec:	6833      	ldr	r3, [r6, #0]
 800ceee:	2100      	movs	r1, #0
 800cef0:	1d1a      	adds	r2, r3, #4
 800cef2:	6032      	str	r2, [r6, #0]
 800cef4:	681e      	ldr	r6, [r3, #0]
 800cef6:	6862      	ldr	r2, [r4, #4]
 800cef8:	4630      	mov	r0, r6
 800cefa:	f000 fb3c 	bl	800d576 <memchr>
 800cefe:	b108      	cbz	r0, 800cf04 <_printf_i+0x1e4>
 800cf00:	1b80      	subs	r0, r0, r6
 800cf02:	6060      	str	r0, [r4, #4]
 800cf04:	6863      	ldr	r3, [r4, #4]
 800cf06:	6123      	str	r3, [r4, #16]
 800cf08:	2300      	movs	r3, #0
 800cf0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf0e:	e7aa      	b.n	800ce66 <_printf_i+0x146>
 800cf10:	4632      	mov	r2, r6
 800cf12:	4649      	mov	r1, r9
 800cf14:	4640      	mov	r0, r8
 800cf16:	6923      	ldr	r3, [r4, #16]
 800cf18:	47d0      	blx	sl
 800cf1a:	3001      	adds	r0, #1
 800cf1c:	d0ad      	beq.n	800ce7a <_printf_i+0x15a>
 800cf1e:	6823      	ldr	r3, [r4, #0]
 800cf20:	079b      	lsls	r3, r3, #30
 800cf22:	d413      	bmi.n	800cf4c <_printf_i+0x22c>
 800cf24:	68e0      	ldr	r0, [r4, #12]
 800cf26:	9b03      	ldr	r3, [sp, #12]
 800cf28:	4298      	cmp	r0, r3
 800cf2a:	bfb8      	it	lt
 800cf2c:	4618      	movlt	r0, r3
 800cf2e:	e7a6      	b.n	800ce7e <_printf_i+0x15e>
 800cf30:	2301      	movs	r3, #1
 800cf32:	4632      	mov	r2, r6
 800cf34:	4649      	mov	r1, r9
 800cf36:	4640      	mov	r0, r8
 800cf38:	47d0      	blx	sl
 800cf3a:	3001      	adds	r0, #1
 800cf3c:	d09d      	beq.n	800ce7a <_printf_i+0x15a>
 800cf3e:	3501      	adds	r5, #1
 800cf40:	68e3      	ldr	r3, [r4, #12]
 800cf42:	9903      	ldr	r1, [sp, #12]
 800cf44:	1a5b      	subs	r3, r3, r1
 800cf46:	42ab      	cmp	r3, r5
 800cf48:	dcf2      	bgt.n	800cf30 <_printf_i+0x210>
 800cf4a:	e7eb      	b.n	800cf24 <_printf_i+0x204>
 800cf4c:	2500      	movs	r5, #0
 800cf4e:	f104 0619 	add.w	r6, r4, #25
 800cf52:	e7f5      	b.n	800cf40 <_printf_i+0x220>
 800cf54:	0800fd75 	.word	0x0800fd75
 800cf58:	0800fd86 	.word	0x0800fd86

0800cf5c <std>:
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	b510      	push	{r4, lr}
 800cf60:	4604      	mov	r4, r0
 800cf62:	e9c0 3300 	strd	r3, r3, [r0]
 800cf66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cf6a:	6083      	str	r3, [r0, #8]
 800cf6c:	8181      	strh	r1, [r0, #12]
 800cf6e:	6643      	str	r3, [r0, #100]	@ 0x64
 800cf70:	81c2      	strh	r2, [r0, #14]
 800cf72:	6183      	str	r3, [r0, #24]
 800cf74:	4619      	mov	r1, r3
 800cf76:	2208      	movs	r2, #8
 800cf78:	305c      	adds	r0, #92	@ 0x5c
 800cf7a:	f000 fa49 	bl	800d410 <memset>
 800cf7e:	4b0d      	ldr	r3, [pc, #52]	@ (800cfb4 <std+0x58>)
 800cf80:	6224      	str	r4, [r4, #32]
 800cf82:	6263      	str	r3, [r4, #36]	@ 0x24
 800cf84:	4b0c      	ldr	r3, [pc, #48]	@ (800cfb8 <std+0x5c>)
 800cf86:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cf88:	4b0c      	ldr	r3, [pc, #48]	@ (800cfbc <std+0x60>)
 800cf8a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cf8c:	4b0c      	ldr	r3, [pc, #48]	@ (800cfc0 <std+0x64>)
 800cf8e:	6323      	str	r3, [r4, #48]	@ 0x30
 800cf90:	4b0c      	ldr	r3, [pc, #48]	@ (800cfc4 <std+0x68>)
 800cf92:	429c      	cmp	r4, r3
 800cf94:	d006      	beq.n	800cfa4 <std+0x48>
 800cf96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cf9a:	4294      	cmp	r4, r2
 800cf9c:	d002      	beq.n	800cfa4 <std+0x48>
 800cf9e:	33d0      	adds	r3, #208	@ 0xd0
 800cfa0:	429c      	cmp	r4, r3
 800cfa2:	d105      	bne.n	800cfb0 <std+0x54>
 800cfa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cfa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfac:	f000 bae0 	b.w	800d570 <__retarget_lock_init_recursive>
 800cfb0:	bd10      	pop	{r4, pc}
 800cfb2:	bf00      	nop
 800cfb4:	0800d22d 	.word	0x0800d22d
 800cfb8:	0800d24f 	.word	0x0800d24f
 800cfbc:	0800d287 	.word	0x0800d287
 800cfc0:	0800d2ab 	.word	0x0800d2ab
 800cfc4:	20000698 	.word	0x20000698

0800cfc8 <stdio_exit_handler>:
 800cfc8:	4a02      	ldr	r2, [pc, #8]	@ (800cfd4 <stdio_exit_handler+0xc>)
 800cfca:	4903      	ldr	r1, [pc, #12]	@ (800cfd8 <stdio_exit_handler+0x10>)
 800cfcc:	4803      	ldr	r0, [pc, #12]	@ (800cfdc <stdio_exit_handler+0x14>)
 800cfce:	f000 b869 	b.w	800d0a4 <_fwalk_sglue>
 800cfd2:	bf00      	nop
 800cfd4:	2000004c 	.word	0x2000004c
 800cfd8:	0800f189 	.word	0x0800f189
 800cfdc:	2000005c 	.word	0x2000005c

0800cfe0 <cleanup_stdio>:
 800cfe0:	6841      	ldr	r1, [r0, #4]
 800cfe2:	4b0c      	ldr	r3, [pc, #48]	@ (800d014 <cleanup_stdio+0x34>)
 800cfe4:	b510      	push	{r4, lr}
 800cfe6:	4299      	cmp	r1, r3
 800cfe8:	4604      	mov	r4, r0
 800cfea:	d001      	beq.n	800cff0 <cleanup_stdio+0x10>
 800cfec:	f002 f8cc 	bl	800f188 <_fflush_r>
 800cff0:	68a1      	ldr	r1, [r4, #8]
 800cff2:	4b09      	ldr	r3, [pc, #36]	@ (800d018 <cleanup_stdio+0x38>)
 800cff4:	4299      	cmp	r1, r3
 800cff6:	d002      	beq.n	800cffe <cleanup_stdio+0x1e>
 800cff8:	4620      	mov	r0, r4
 800cffa:	f002 f8c5 	bl	800f188 <_fflush_r>
 800cffe:	68e1      	ldr	r1, [r4, #12]
 800d000:	4b06      	ldr	r3, [pc, #24]	@ (800d01c <cleanup_stdio+0x3c>)
 800d002:	4299      	cmp	r1, r3
 800d004:	d004      	beq.n	800d010 <cleanup_stdio+0x30>
 800d006:	4620      	mov	r0, r4
 800d008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d00c:	f002 b8bc 	b.w	800f188 <_fflush_r>
 800d010:	bd10      	pop	{r4, pc}
 800d012:	bf00      	nop
 800d014:	20000698 	.word	0x20000698
 800d018:	20000700 	.word	0x20000700
 800d01c:	20000768 	.word	0x20000768

0800d020 <global_stdio_init.part.0>:
 800d020:	b510      	push	{r4, lr}
 800d022:	4b0b      	ldr	r3, [pc, #44]	@ (800d050 <global_stdio_init.part.0+0x30>)
 800d024:	4c0b      	ldr	r4, [pc, #44]	@ (800d054 <global_stdio_init.part.0+0x34>)
 800d026:	4a0c      	ldr	r2, [pc, #48]	@ (800d058 <global_stdio_init.part.0+0x38>)
 800d028:	4620      	mov	r0, r4
 800d02a:	601a      	str	r2, [r3, #0]
 800d02c:	2104      	movs	r1, #4
 800d02e:	2200      	movs	r2, #0
 800d030:	f7ff ff94 	bl	800cf5c <std>
 800d034:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d038:	2201      	movs	r2, #1
 800d03a:	2109      	movs	r1, #9
 800d03c:	f7ff ff8e 	bl	800cf5c <std>
 800d040:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d044:	2202      	movs	r2, #2
 800d046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d04a:	2112      	movs	r1, #18
 800d04c:	f7ff bf86 	b.w	800cf5c <std>
 800d050:	200007d0 	.word	0x200007d0
 800d054:	20000698 	.word	0x20000698
 800d058:	0800cfc9 	.word	0x0800cfc9

0800d05c <__sfp_lock_acquire>:
 800d05c:	4801      	ldr	r0, [pc, #4]	@ (800d064 <__sfp_lock_acquire+0x8>)
 800d05e:	f000 ba88 	b.w	800d572 <__retarget_lock_acquire_recursive>
 800d062:	bf00      	nop
 800d064:	200007d9 	.word	0x200007d9

0800d068 <__sfp_lock_release>:
 800d068:	4801      	ldr	r0, [pc, #4]	@ (800d070 <__sfp_lock_release+0x8>)
 800d06a:	f000 ba83 	b.w	800d574 <__retarget_lock_release_recursive>
 800d06e:	bf00      	nop
 800d070:	200007d9 	.word	0x200007d9

0800d074 <__sinit>:
 800d074:	b510      	push	{r4, lr}
 800d076:	4604      	mov	r4, r0
 800d078:	f7ff fff0 	bl	800d05c <__sfp_lock_acquire>
 800d07c:	6a23      	ldr	r3, [r4, #32]
 800d07e:	b11b      	cbz	r3, 800d088 <__sinit+0x14>
 800d080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d084:	f7ff bff0 	b.w	800d068 <__sfp_lock_release>
 800d088:	4b04      	ldr	r3, [pc, #16]	@ (800d09c <__sinit+0x28>)
 800d08a:	6223      	str	r3, [r4, #32]
 800d08c:	4b04      	ldr	r3, [pc, #16]	@ (800d0a0 <__sinit+0x2c>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	2b00      	cmp	r3, #0
 800d092:	d1f5      	bne.n	800d080 <__sinit+0xc>
 800d094:	f7ff ffc4 	bl	800d020 <global_stdio_init.part.0>
 800d098:	e7f2      	b.n	800d080 <__sinit+0xc>
 800d09a:	bf00      	nop
 800d09c:	0800cfe1 	.word	0x0800cfe1
 800d0a0:	200007d0 	.word	0x200007d0

0800d0a4 <_fwalk_sglue>:
 800d0a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0a8:	4607      	mov	r7, r0
 800d0aa:	4688      	mov	r8, r1
 800d0ac:	4614      	mov	r4, r2
 800d0ae:	2600      	movs	r6, #0
 800d0b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0b4:	f1b9 0901 	subs.w	r9, r9, #1
 800d0b8:	d505      	bpl.n	800d0c6 <_fwalk_sglue+0x22>
 800d0ba:	6824      	ldr	r4, [r4, #0]
 800d0bc:	2c00      	cmp	r4, #0
 800d0be:	d1f7      	bne.n	800d0b0 <_fwalk_sglue+0xc>
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0c6:	89ab      	ldrh	r3, [r5, #12]
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	d907      	bls.n	800d0dc <_fwalk_sglue+0x38>
 800d0cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0d0:	3301      	adds	r3, #1
 800d0d2:	d003      	beq.n	800d0dc <_fwalk_sglue+0x38>
 800d0d4:	4629      	mov	r1, r5
 800d0d6:	4638      	mov	r0, r7
 800d0d8:	47c0      	blx	r8
 800d0da:	4306      	orrs	r6, r0
 800d0dc:	3568      	adds	r5, #104	@ 0x68
 800d0de:	e7e9      	b.n	800d0b4 <_fwalk_sglue+0x10>

0800d0e0 <iprintf>:
 800d0e0:	b40f      	push	{r0, r1, r2, r3}
 800d0e2:	b507      	push	{r0, r1, r2, lr}
 800d0e4:	4906      	ldr	r1, [pc, #24]	@ (800d100 <iprintf+0x20>)
 800d0e6:	ab04      	add	r3, sp, #16
 800d0e8:	6808      	ldr	r0, [r1, #0]
 800d0ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0ee:	6881      	ldr	r1, [r0, #8]
 800d0f0:	9301      	str	r3, [sp, #4]
 800d0f2:	f001 feb1 	bl	800ee58 <_vfiprintf_r>
 800d0f6:	b003      	add	sp, #12
 800d0f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d0fc:	b004      	add	sp, #16
 800d0fe:	4770      	bx	lr
 800d100:	20000058 	.word	0x20000058

0800d104 <_puts_r>:
 800d104:	6a03      	ldr	r3, [r0, #32]
 800d106:	b570      	push	{r4, r5, r6, lr}
 800d108:	4605      	mov	r5, r0
 800d10a:	460e      	mov	r6, r1
 800d10c:	6884      	ldr	r4, [r0, #8]
 800d10e:	b90b      	cbnz	r3, 800d114 <_puts_r+0x10>
 800d110:	f7ff ffb0 	bl	800d074 <__sinit>
 800d114:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d116:	07db      	lsls	r3, r3, #31
 800d118:	d405      	bmi.n	800d126 <_puts_r+0x22>
 800d11a:	89a3      	ldrh	r3, [r4, #12]
 800d11c:	0598      	lsls	r0, r3, #22
 800d11e:	d402      	bmi.n	800d126 <_puts_r+0x22>
 800d120:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d122:	f000 fa26 	bl	800d572 <__retarget_lock_acquire_recursive>
 800d126:	89a3      	ldrh	r3, [r4, #12]
 800d128:	0719      	lsls	r1, r3, #28
 800d12a:	d502      	bpl.n	800d132 <_puts_r+0x2e>
 800d12c:	6923      	ldr	r3, [r4, #16]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d135      	bne.n	800d19e <_puts_r+0x9a>
 800d132:	4621      	mov	r1, r4
 800d134:	4628      	mov	r0, r5
 800d136:	f000 f8fb 	bl	800d330 <__swsetup_r>
 800d13a:	b380      	cbz	r0, 800d19e <_puts_r+0x9a>
 800d13c:	f04f 35ff 	mov.w	r5, #4294967295
 800d140:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d142:	07da      	lsls	r2, r3, #31
 800d144:	d405      	bmi.n	800d152 <_puts_r+0x4e>
 800d146:	89a3      	ldrh	r3, [r4, #12]
 800d148:	059b      	lsls	r3, r3, #22
 800d14a:	d402      	bmi.n	800d152 <_puts_r+0x4e>
 800d14c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d14e:	f000 fa11 	bl	800d574 <__retarget_lock_release_recursive>
 800d152:	4628      	mov	r0, r5
 800d154:	bd70      	pop	{r4, r5, r6, pc}
 800d156:	2b00      	cmp	r3, #0
 800d158:	da04      	bge.n	800d164 <_puts_r+0x60>
 800d15a:	69a2      	ldr	r2, [r4, #24]
 800d15c:	429a      	cmp	r2, r3
 800d15e:	dc17      	bgt.n	800d190 <_puts_r+0x8c>
 800d160:	290a      	cmp	r1, #10
 800d162:	d015      	beq.n	800d190 <_puts_r+0x8c>
 800d164:	6823      	ldr	r3, [r4, #0]
 800d166:	1c5a      	adds	r2, r3, #1
 800d168:	6022      	str	r2, [r4, #0]
 800d16a:	7019      	strb	r1, [r3, #0]
 800d16c:	68a3      	ldr	r3, [r4, #8]
 800d16e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d172:	3b01      	subs	r3, #1
 800d174:	60a3      	str	r3, [r4, #8]
 800d176:	2900      	cmp	r1, #0
 800d178:	d1ed      	bne.n	800d156 <_puts_r+0x52>
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	da11      	bge.n	800d1a2 <_puts_r+0x9e>
 800d17e:	4622      	mov	r2, r4
 800d180:	210a      	movs	r1, #10
 800d182:	4628      	mov	r0, r5
 800d184:	f000 f895 	bl	800d2b2 <__swbuf_r>
 800d188:	3001      	adds	r0, #1
 800d18a:	d0d7      	beq.n	800d13c <_puts_r+0x38>
 800d18c:	250a      	movs	r5, #10
 800d18e:	e7d7      	b.n	800d140 <_puts_r+0x3c>
 800d190:	4622      	mov	r2, r4
 800d192:	4628      	mov	r0, r5
 800d194:	f000 f88d 	bl	800d2b2 <__swbuf_r>
 800d198:	3001      	adds	r0, #1
 800d19a:	d1e7      	bne.n	800d16c <_puts_r+0x68>
 800d19c:	e7ce      	b.n	800d13c <_puts_r+0x38>
 800d19e:	3e01      	subs	r6, #1
 800d1a0:	e7e4      	b.n	800d16c <_puts_r+0x68>
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	1c5a      	adds	r2, r3, #1
 800d1a6:	6022      	str	r2, [r4, #0]
 800d1a8:	220a      	movs	r2, #10
 800d1aa:	701a      	strb	r2, [r3, #0]
 800d1ac:	e7ee      	b.n	800d18c <_puts_r+0x88>
	...

0800d1b0 <puts>:
 800d1b0:	4b02      	ldr	r3, [pc, #8]	@ (800d1bc <puts+0xc>)
 800d1b2:	4601      	mov	r1, r0
 800d1b4:	6818      	ldr	r0, [r3, #0]
 800d1b6:	f7ff bfa5 	b.w	800d104 <_puts_r>
 800d1ba:	bf00      	nop
 800d1bc:	20000058 	.word	0x20000058

0800d1c0 <sniprintf>:
 800d1c0:	b40c      	push	{r2, r3}
 800d1c2:	b530      	push	{r4, r5, lr}
 800d1c4:	4b18      	ldr	r3, [pc, #96]	@ (800d228 <sniprintf+0x68>)
 800d1c6:	1e0c      	subs	r4, r1, #0
 800d1c8:	681d      	ldr	r5, [r3, #0]
 800d1ca:	b09d      	sub	sp, #116	@ 0x74
 800d1cc:	da08      	bge.n	800d1e0 <sniprintf+0x20>
 800d1ce:	238b      	movs	r3, #139	@ 0x8b
 800d1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d4:	602b      	str	r3, [r5, #0]
 800d1d6:	b01d      	add	sp, #116	@ 0x74
 800d1d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d1dc:	b002      	add	sp, #8
 800d1de:	4770      	bx	lr
 800d1e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d1e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d1e8:	f04f 0300 	mov.w	r3, #0
 800d1ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d1ee:	bf0c      	ite	eq
 800d1f0:	4623      	moveq	r3, r4
 800d1f2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d1f6:	9304      	str	r3, [sp, #16]
 800d1f8:	9307      	str	r3, [sp, #28]
 800d1fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d1fe:	9002      	str	r0, [sp, #8]
 800d200:	9006      	str	r0, [sp, #24]
 800d202:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d206:	4628      	mov	r0, r5
 800d208:	ab21      	add	r3, sp, #132	@ 0x84
 800d20a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d20c:	a902      	add	r1, sp, #8
 800d20e:	9301      	str	r3, [sp, #4]
 800d210:	f001 fcfe 	bl	800ec10 <_svfiprintf_r>
 800d214:	1c43      	adds	r3, r0, #1
 800d216:	bfbc      	itt	lt
 800d218:	238b      	movlt	r3, #139	@ 0x8b
 800d21a:	602b      	strlt	r3, [r5, #0]
 800d21c:	2c00      	cmp	r4, #0
 800d21e:	d0da      	beq.n	800d1d6 <sniprintf+0x16>
 800d220:	2200      	movs	r2, #0
 800d222:	9b02      	ldr	r3, [sp, #8]
 800d224:	701a      	strb	r2, [r3, #0]
 800d226:	e7d6      	b.n	800d1d6 <sniprintf+0x16>
 800d228:	20000058 	.word	0x20000058

0800d22c <__sread>:
 800d22c:	b510      	push	{r4, lr}
 800d22e:	460c      	mov	r4, r1
 800d230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d234:	f000 f94e 	bl	800d4d4 <_read_r>
 800d238:	2800      	cmp	r0, #0
 800d23a:	bfab      	itete	ge
 800d23c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d23e:	89a3      	ldrhlt	r3, [r4, #12]
 800d240:	181b      	addge	r3, r3, r0
 800d242:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d246:	bfac      	ite	ge
 800d248:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d24a:	81a3      	strhlt	r3, [r4, #12]
 800d24c:	bd10      	pop	{r4, pc}

0800d24e <__swrite>:
 800d24e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d252:	461f      	mov	r7, r3
 800d254:	898b      	ldrh	r3, [r1, #12]
 800d256:	4605      	mov	r5, r0
 800d258:	05db      	lsls	r3, r3, #23
 800d25a:	460c      	mov	r4, r1
 800d25c:	4616      	mov	r6, r2
 800d25e:	d505      	bpl.n	800d26c <__swrite+0x1e>
 800d260:	2302      	movs	r3, #2
 800d262:	2200      	movs	r2, #0
 800d264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d268:	f000 f922 	bl	800d4b0 <_lseek_r>
 800d26c:	89a3      	ldrh	r3, [r4, #12]
 800d26e:	4632      	mov	r2, r6
 800d270:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d274:	81a3      	strh	r3, [r4, #12]
 800d276:	4628      	mov	r0, r5
 800d278:	463b      	mov	r3, r7
 800d27a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d27e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d282:	f000 b939 	b.w	800d4f8 <_write_r>

0800d286 <__sseek>:
 800d286:	b510      	push	{r4, lr}
 800d288:	460c      	mov	r4, r1
 800d28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d28e:	f000 f90f 	bl	800d4b0 <_lseek_r>
 800d292:	1c43      	adds	r3, r0, #1
 800d294:	89a3      	ldrh	r3, [r4, #12]
 800d296:	bf15      	itete	ne
 800d298:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d29a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d29e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d2a2:	81a3      	strheq	r3, [r4, #12]
 800d2a4:	bf18      	it	ne
 800d2a6:	81a3      	strhne	r3, [r4, #12]
 800d2a8:	bd10      	pop	{r4, pc}

0800d2aa <__sclose>:
 800d2aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ae:	f000 b8ef 	b.w	800d490 <_close_r>

0800d2b2 <__swbuf_r>:
 800d2b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2b4:	460e      	mov	r6, r1
 800d2b6:	4614      	mov	r4, r2
 800d2b8:	4605      	mov	r5, r0
 800d2ba:	b118      	cbz	r0, 800d2c4 <__swbuf_r+0x12>
 800d2bc:	6a03      	ldr	r3, [r0, #32]
 800d2be:	b90b      	cbnz	r3, 800d2c4 <__swbuf_r+0x12>
 800d2c0:	f7ff fed8 	bl	800d074 <__sinit>
 800d2c4:	69a3      	ldr	r3, [r4, #24]
 800d2c6:	60a3      	str	r3, [r4, #8]
 800d2c8:	89a3      	ldrh	r3, [r4, #12]
 800d2ca:	071a      	lsls	r2, r3, #28
 800d2cc:	d501      	bpl.n	800d2d2 <__swbuf_r+0x20>
 800d2ce:	6923      	ldr	r3, [r4, #16]
 800d2d0:	b943      	cbnz	r3, 800d2e4 <__swbuf_r+0x32>
 800d2d2:	4621      	mov	r1, r4
 800d2d4:	4628      	mov	r0, r5
 800d2d6:	f000 f82b 	bl	800d330 <__swsetup_r>
 800d2da:	b118      	cbz	r0, 800d2e4 <__swbuf_r+0x32>
 800d2dc:	f04f 37ff 	mov.w	r7, #4294967295
 800d2e0:	4638      	mov	r0, r7
 800d2e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2e4:	6823      	ldr	r3, [r4, #0]
 800d2e6:	6922      	ldr	r2, [r4, #16]
 800d2e8:	b2f6      	uxtb	r6, r6
 800d2ea:	1a98      	subs	r0, r3, r2
 800d2ec:	6963      	ldr	r3, [r4, #20]
 800d2ee:	4637      	mov	r7, r6
 800d2f0:	4283      	cmp	r3, r0
 800d2f2:	dc05      	bgt.n	800d300 <__swbuf_r+0x4e>
 800d2f4:	4621      	mov	r1, r4
 800d2f6:	4628      	mov	r0, r5
 800d2f8:	f001 ff46 	bl	800f188 <_fflush_r>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	d1ed      	bne.n	800d2dc <__swbuf_r+0x2a>
 800d300:	68a3      	ldr	r3, [r4, #8]
 800d302:	3b01      	subs	r3, #1
 800d304:	60a3      	str	r3, [r4, #8]
 800d306:	6823      	ldr	r3, [r4, #0]
 800d308:	1c5a      	adds	r2, r3, #1
 800d30a:	6022      	str	r2, [r4, #0]
 800d30c:	701e      	strb	r6, [r3, #0]
 800d30e:	6962      	ldr	r2, [r4, #20]
 800d310:	1c43      	adds	r3, r0, #1
 800d312:	429a      	cmp	r2, r3
 800d314:	d004      	beq.n	800d320 <__swbuf_r+0x6e>
 800d316:	89a3      	ldrh	r3, [r4, #12]
 800d318:	07db      	lsls	r3, r3, #31
 800d31a:	d5e1      	bpl.n	800d2e0 <__swbuf_r+0x2e>
 800d31c:	2e0a      	cmp	r6, #10
 800d31e:	d1df      	bne.n	800d2e0 <__swbuf_r+0x2e>
 800d320:	4621      	mov	r1, r4
 800d322:	4628      	mov	r0, r5
 800d324:	f001 ff30 	bl	800f188 <_fflush_r>
 800d328:	2800      	cmp	r0, #0
 800d32a:	d0d9      	beq.n	800d2e0 <__swbuf_r+0x2e>
 800d32c:	e7d6      	b.n	800d2dc <__swbuf_r+0x2a>
	...

0800d330 <__swsetup_r>:
 800d330:	b538      	push	{r3, r4, r5, lr}
 800d332:	4b29      	ldr	r3, [pc, #164]	@ (800d3d8 <__swsetup_r+0xa8>)
 800d334:	4605      	mov	r5, r0
 800d336:	6818      	ldr	r0, [r3, #0]
 800d338:	460c      	mov	r4, r1
 800d33a:	b118      	cbz	r0, 800d344 <__swsetup_r+0x14>
 800d33c:	6a03      	ldr	r3, [r0, #32]
 800d33e:	b90b      	cbnz	r3, 800d344 <__swsetup_r+0x14>
 800d340:	f7ff fe98 	bl	800d074 <__sinit>
 800d344:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d348:	0719      	lsls	r1, r3, #28
 800d34a:	d422      	bmi.n	800d392 <__swsetup_r+0x62>
 800d34c:	06da      	lsls	r2, r3, #27
 800d34e:	d407      	bmi.n	800d360 <__swsetup_r+0x30>
 800d350:	2209      	movs	r2, #9
 800d352:	602a      	str	r2, [r5, #0]
 800d354:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d358:	f04f 30ff 	mov.w	r0, #4294967295
 800d35c:	81a3      	strh	r3, [r4, #12]
 800d35e:	e033      	b.n	800d3c8 <__swsetup_r+0x98>
 800d360:	0758      	lsls	r0, r3, #29
 800d362:	d512      	bpl.n	800d38a <__swsetup_r+0x5a>
 800d364:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d366:	b141      	cbz	r1, 800d37a <__swsetup_r+0x4a>
 800d368:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d36c:	4299      	cmp	r1, r3
 800d36e:	d002      	beq.n	800d376 <__swsetup_r+0x46>
 800d370:	4628      	mov	r0, r5
 800d372:	f000 ff79 	bl	800e268 <_free_r>
 800d376:	2300      	movs	r3, #0
 800d378:	6363      	str	r3, [r4, #52]	@ 0x34
 800d37a:	89a3      	ldrh	r3, [r4, #12]
 800d37c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d380:	81a3      	strh	r3, [r4, #12]
 800d382:	2300      	movs	r3, #0
 800d384:	6063      	str	r3, [r4, #4]
 800d386:	6923      	ldr	r3, [r4, #16]
 800d388:	6023      	str	r3, [r4, #0]
 800d38a:	89a3      	ldrh	r3, [r4, #12]
 800d38c:	f043 0308 	orr.w	r3, r3, #8
 800d390:	81a3      	strh	r3, [r4, #12]
 800d392:	6923      	ldr	r3, [r4, #16]
 800d394:	b94b      	cbnz	r3, 800d3aa <__swsetup_r+0x7a>
 800d396:	89a3      	ldrh	r3, [r4, #12]
 800d398:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d39c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d3a0:	d003      	beq.n	800d3aa <__swsetup_r+0x7a>
 800d3a2:	4621      	mov	r1, r4
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	f001 ff3c 	bl	800f222 <__smakebuf_r>
 800d3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3ae:	f013 0201 	ands.w	r2, r3, #1
 800d3b2:	d00a      	beq.n	800d3ca <__swsetup_r+0x9a>
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	60a2      	str	r2, [r4, #8]
 800d3b8:	6962      	ldr	r2, [r4, #20]
 800d3ba:	4252      	negs	r2, r2
 800d3bc:	61a2      	str	r2, [r4, #24]
 800d3be:	6922      	ldr	r2, [r4, #16]
 800d3c0:	b942      	cbnz	r2, 800d3d4 <__swsetup_r+0xa4>
 800d3c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d3c6:	d1c5      	bne.n	800d354 <__swsetup_r+0x24>
 800d3c8:	bd38      	pop	{r3, r4, r5, pc}
 800d3ca:	0799      	lsls	r1, r3, #30
 800d3cc:	bf58      	it	pl
 800d3ce:	6962      	ldrpl	r2, [r4, #20]
 800d3d0:	60a2      	str	r2, [r4, #8]
 800d3d2:	e7f4      	b.n	800d3be <__swsetup_r+0x8e>
 800d3d4:	2000      	movs	r0, #0
 800d3d6:	e7f7      	b.n	800d3c8 <__swsetup_r+0x98>
 800d3d8:	20000058 	.word	0x20000058

0800d3dc <memmove>:
 800d3dc:	4288      	cmp	r0, r1
 800d3de:	b510      	push	{r4, lr}
 800d3e0:	eb01 0402 	add.w	r4, r1, r2
 800d3e4:	d902      	bls.n	800d3ec <memmove+0x10>
 800d3e6:	4284      	cmp	r4, r0
 800d3e8:	4623      	mov	r3, r4
 800d3ea:	d807      	bhi.n	800d3fc <memmove+0x20>
 800d3ec:	1e43      	subs	r3, r0, #1
 800d3ee:	42a1      	cmp	r1, r4
 800d3f0:	d008      	beq.n	800d404 <memmove+0x28>
 800d3f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3fa:	e7f8      	b.n	800d3ee <memmove+0x12>
 800d3fc:	4601      	mov	r1, r0
 800d3fe:	4402      	add	r2, r0
 800d400:	428a      	cmp	r2, r1
 800d402:	d100      	bne.n	800d406 <memmove+0x2a>
 800d404:	bd10      	pop	{r4, pc}
 800d406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d40a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d40e:	e7f7      	b.n	800d400 <memmove+0x24>

0800d410 <memset>:
 800d410:	4603      	mov	r3, r0
 800d412:	4402      	add	r2, r0
 800d414:	4293      	cmp	r3, r2
 800d416:	d100      	bne.n	800d41a <memset+0xa>
 800d418:	4770      	bx	lr
 800d41a:	f803 1b01 	strb.w	r1, [r3], #1
 800d41e:	e7f9      	b.n	800d414 <memset+0x4>

0800d420 <strchr>:
 800d420:	4603      	mov	r3, r0
 800d422:	b2c9      	uxtb	r1, r1
 800d424:	4618      	mov	r0, r3
 800d426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d42a:	b112      	cbz	r2, 800d432 <strchr+0x12>
 800d42c:	428a      	cmp	r2, r1
 800d42e:	d1f9      	bne.n	800d424 <strchr+0x4>
 800d430:	4770      	bx	lr
 800d432:	2900      	cmp	r1, #0
 800d434:	bf18      	it	ne
 800d436:	2000      	movne	r0, #0
 800d438:	4770      	bx	lr

0800d43a <strncat>:
 800d43a:	b530      	push	{r4, r5, lr}
 800d43c:	4604      	mov	r4, r0
 800d43e:	7825      	ldrb	r5, [r4, #0]
 800d440:	4623      	mov	r3, r4
 800d442:	3401      	adds	r4, #1
 800d444:	2d00      	cmp	r5, #0
 800d446:	d1fa      	bne.n	800d43e <strncat+0x4>
 800d448:	3a01      	subs	r2, #1
 800d44a:	d304      	bcc.n	800d456 <strncat+0x1c>
 800d44c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d450:	f803 4b01 	strb.w	r4, [r3], #1
 800d454:	b904      	cbnz	r4, 800d458 <strncat+0x1e>
 800d456:	bd30      	pop	{r4, r5, pc}
 800d458:	2a00      	cmp	r2, #0
 800d45a:	d1f5      	bne.n	800d448 <strncat+0xe>
 800d45c:	701a      	strb	r2, [r3, #0]
 800d45e:	e7f3      	b.n	800d448 <strncat+0xe>

0800d460 <strncpy>:
 800d460:	4603      	mov	r3, r0
 800d462:	b510      	push	{r4, lr}
 800d464:	3901      	subs	r1, #1
 800d466:	b132      	cbz	r2, 800d476 <strncpy+0x16>
 800d468:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d46c:	3a01      	subs	r2, #1
 800d46e:	f803 4b01 	strb.w	r4, [r3], #1
 800d472:	2c00      	cmp	r4, #0
 800d474:	d1f7      	bne.n	800d466 <strncpy+0x6>
 800d476:	2100      	movs	r1, #0
 800d478:	441a      	add	r2, r3
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d100      	bne.n	800d480 <strncpy+0x20>
 800d47e:	bd10      	pop	{r4, pc}
 800d480:	f803 1b01 	strb.w	r1, [r3], #1
 800d484:	e7f9      	b.n	800d47a <strncpy+0x1a>
	...

0800d488 <_localeconv_r>:
 800d488:	4800      	ldr	r0, [pc, #0]	@ (800d48c <_localeconv_r+0x4>)
 800d48a:	4770      	bx	lr
 800d48c:	20000198 	.word	0x20000198

0800d490 <_close_r>:
 800d490:	b538      	push	{r3, r4, r5, lr}
 800d492:	2300      	movs	r3, #0
 800d494:	4d05      	ldr	r5, [pc, #20]	@ (800d4ac <_close_r+0x1c>)
 800d496:	4604      	mov	r4, r0
 800d498:	4608      	mov	r0, r1
 800d49a:	602b      	str	r3, [r5, #0]
 800d49c:	f7f8 fb2b 	bl	8005af6 <_close>
 800d4a0:	1c43      	adds	r3, r0, #1
 800d4a2:	d102      	bne.n	800d4aa <_close_r+0x1a>
 800d4a4:	682b      	ldr	r3, [r5, #0]
 800d4a6:	b103      	cbz	r3, 800d4aa <_close_r+0x1a>
 800d4a8:	6023      	str	r3, [r4, #0]
 800d4aa:	bd38      	pop	{r3, r4, r5, pc}
 800d4ac:	200007d4 	.word	0x200007d4

0800d4b0 <_lseek_r>:
 800d4b0:	b538      	push	{r3, r4, r5, lr}
 800d4b2:	4604      	mov	r4, r0
 800d4b4:	4608      	mov	r0, r1
 800d4b6:	4611      	mov	r1, r2
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	4d05      	ldr	r5, [pc, #20]	@ (800d4d0 <_lseek_r+0x20>)
 800d4bc:	602a      	str	r2, [r5, #0]
 800d4be:	461a      	mov	r2, r3
 800d4c0:	f7f8 fb3d 	bl	8005b3e <_lseek>
 800d4c4:	1c43      	adds	r3, r0, #1
 800d4c6:	d102      	bne.n	800d4ce <_lseek_r+0x1e>
 800d4c8:	682b      	ldr	r3, [r5, #0]
 800d4ca:	b103      	cbz	r3, 800d4ce <_lseek_r+0x1e>
 800d4cc:	6023      	str	r3, [r4, #0]
 800d4ce:	bd38      	pop	{r3, r4, r5, pc}
 800d4d0:	200007d4 	.word	0x200007d4

0800d4d4 <_read_r>:
 800d4d4:	b538      	push	{r3, r4, r5, lr}
 800d4d6:	4604      	mov	r4, r0
 800d4d8:	4608      	mov	r0, r1
 800d4da:	4611      	mov	r1, r2
 800d4dc:	2200      	movs	r2, #0
 800d4de:	4d05      	ldr	r5, [pc, #20]	@ (800d4f4 <_read_r+0x20>)
 800d4e0:	602a      	str	r2, [r5, #0]
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	f7f8 face 	bl	8005a84 <_read>
 800d4e8:	1c43      	adds	r3, r0, #1
 800d4ea:	d102      	bne.n	800d4f2 <_read_r+0x1e>
 800d4ec:	682b      	ldr	r3, [r5, #0]
 800d4ee:	b103      	cbz	r3, 800d4f2 <_read_r+0x1e>
 800d4f0:	6023      	str	r3, [r4, #0]
 800d4f2:	bd38      	pop	{r3, r4, r5, pc}
 800d4f4:	200007d4 	.word	0x200007d4

0800d4f8 <_write_r>:
 800d4f8:	b538      	push	{r3, r4, r5, lr}
 800d4fa:	4604      	mov	r4, r0
 800d4fc:	4608      	mov	r0, r1
 800d4fe:	4611      	mov	r1, r2
 800d500:	2200      	movs	r2, #0
 800d502:	4d05      	ldr	r5, [pc, #20]	@ (800d518 <_write_r+0x20>)
 800d504:	602a      	str	r2, [r5, #0]
 800d506:	461a      	mov	r2, r3
 800d508:	f7f8 fad9 	bl	8005abe <_write>
 800d50c:	1c43      	adds	r3, r0, #1
 800d50e:	d102      	bne.n	800d516 <_write_r+0x1e>
 800d510:	682b      	ldr	r3, [r5, #0]
 800d512:	b103      	cbz	r3, 800d516 <_write_r+0x1e>
 800d514:	6023      	str	r3, [r4, #0]
 800d516:	bd38      	pop	{r3, r4, r5, pc}
 800d518:	200007d4 	.word	0x200007d4

0800d51c <__errno>:
 800d51c:	4b01      	ldr	r3, [pc, #4]	@ (800d524 <__errno+0x8>)
 800d51e:	6818      	ldr	r0, [r3, #0]
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop
 800d524:	20000058 	.word	0x20000058

0800d528 <__libc_init_array>:
 800d528:	b570      	push	{r4, r5, r6, lr}
 800d52a:	2600      	movs	r6, #0
 800d52c:	4d0c      	ldr	r5, [pc, #48]	@ (800d560 <__libc_init_array+0x38>)
 800d52e:	4c0d      	ldr	r4, [pc, #52]	@ (800d564 <__libc_init_array+0x3c>)
 800d530:	1b64      	subs	r4, r4, r5
 800d532:	10a4      	asrs	r4, r4, #2
 800d534:	42a6      	cmp	r6, r4
 800d536:	d109      	bne.n	800d54c <__libc_init_array+0x24>
 800d538:	f001 ffc8 	bl	800f4cc <_init>
 800d53c:	2600      	movs	r6, #0
 800d53e:	4d0a      	ldr	r5, [pc, #40]	@ (800d568 <__libc_init_array+0x40>)
 800d540:	4c0a      	ldr	r4, [pc, #40]	@ (800d56c <__libc_init_array+0x44>)
 800d542:	1b64      	subs	r4, r4, r5
 800d544:	10a4      	asrs	r4, r4, #2
 800d546:	42a6      	cmp	r6, r4
 800d548:	d105      	bne.n	800d556 <__libc_init_array+0x2e>
 800d54a:	bd70      	pop	{r4, r5, r6, pc}
 800d54c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d550:	4798      	blx	r3
 800d552:	3601      	adds	r6, #1
 800d554:	e7ee      	b.n	800d534 <__libc_init_array+0xc>
 800d556:	f855 3b04 	ldr.w	r3, [r5], #4
 800d55a:	4798      	blx	r3
 800d55c:	3601      	adds	r6, #1
 800d55e:	e7f2      	b.n	800d546 <__libc_init_array+0x1e>
 800d560:	0800ffd8 	.word	0x0800ffd8
 800d564:	0800ffd8 	.word	0x0800ffd8
 800d568:	0800ffd8 	.word	0x0800ffd8
 800d56c:	0800ffdc 	.word	0x0800ffdc

0800d570 <__retarget_lock_init_recursive>:
 800d570:	4770      	bx	lr

0800d572 <__retarget_lock_acquire_recursive>:
 800d572:	4770      	bx	lr

0800d574 <__retarget_lock_release_recursive>:
 800d574:	4770      	bx	lr

0800d576 <memchr>:
 800d576:	4603      	mov	r3, r0
 800d578:	b510      	push	{r4, lr}
 800d57a:	b2c9      	uxtb	r1, r1
 800d57c:	4402      	add	r2, r0
 800d57e:	4293      	cmp	r3, r2
 800d580:	4618      	mov	r0, r3
 800d582:	d101      	bne.n	800d588 <memchr+0x12>
 800d584:	2000      	movs	r0, #0
 800d586:	e003      	b.n	800d590 <memchr+0x1a>
 800d588:	7804      	ldrb	r4, [r0, #0]
 800d58a:	3301      	adds	r3, #1
 800d58c:	428c      	cmp	r4, r1
 800d58e:	d1f6      	bne.n	800d57e <memchr+0x8>
 800d590:	bd10      	pop	{r4, pc}

0800d592 <memcpy>:
 800d592:	440a      	add	r2, r1
 800d594:	4291      	cmp	r1, r2
 800d596:	f100 33ff 	add.w	r3, r0, #4294967295
 800d59a:	d100      	bne.n	800d59e <memcpy+0xc>
 800d59c:	4770      	bx	lr
 800d59e:	b510      	push	{r4, lr}
 800d5a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5a4:	4291      	cmp	r1, r2
 800d5a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5aa:	d1f9      	bne.n	800d5a0 <memcpy+0xe>
 800d5ac:	bd10      	pop	{r4, pc}

0800d5ae <quorem>:
 800d5ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b2:	6903      	ldr	r3, [r0, #16]
 800d5b4:	690c      	ldr	r4, [r1, #16]
 800d5b6:	4607      	mov	r7, r0
 800d5b8:	42a3      	cmp	r3, r4
 800d5ba:	db7e      	blt.n	800d6ba <quorem+0x10c>
 800d5bc:	3c01      	subs	r4, #1
 800d5be:	00a3      	lsls	r3, r4, #2
 800d5c0:	f100 0514 	add.w	r5, r0, #20
 800d5c4:	f101 0814 	add.w	r8, r1, #20
 800d5c8:	9300      	str	r3, [sp, #0]
 800d5ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d5ce:	9301      	str	r3, [sp, #4]
 800d5d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d5d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d5d8:	3301      	adds	r3, #1
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	fbb2 f6f3 	udiv	r6, r2, r3
 800d5e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d5e4:	d32e      	bcc.n	800d644 <quorem+0x96>
 800d5e6:	f04f 0a00 	mov.w	sl, #0
 800d5ea:	46c4      	mov	ip, r8
 800d5ec:	46ae      	mov	lr, r5
 800d5ee:	46d3      	mov	fp, sl
 800d5f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d5f4:	b298      	uxth	r0, r3
 800d5f6:	fb06 a000 	mla	r0, r6, r0, sl
 800d5fa:	0c1b      	lsrs	r3, r3, #16
 800d5fc:	0c02      	lsrs	r2, r0, #16
 800d5fe:	fb06 2303 	mla	r3, r6, r3, r2
 800d602:	f8de 2000 	ldr.w	r2, [lr]
 800d606:	b280      	uxth	r0, r0
 800d608:	b292      	uxth	r2, r2
 800d60a:	1a12      	subs	r2, r2, r0
 800d60c:	445a      	add	r2, fp
 800d60e:	f8de 0000 	ldr.w	r0, [lr]
 800d612:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d616:	b29b      	uxth	r3, r3
 800d618:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d61c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d620:	b292      	uxth	r2, r2
 800d622:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d626:	45e1      	cmp	r9, ip
 800d628:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d62c:	f84e 2b04 	str.w	r2, [lr], #4
 800d630:	d2de      	bcs.n	800d5f0 <quorem+0x42>
 800d632:	9b00      	ldr	r3, [sp, #0]
 800d634:	58eb      	ldr	r3, [r5, r3]
 800d636:	b92b      	cbnz	r3, 800d644 <quorem+0x96>
 800d638:	9b01      	ldr	r3, [sp, #4]
 800d63a:	3b04      	subs	r3, #4
 800d63c:	429d      	cmp	r5, r3
 800d63e:	461a      	mov	r2, r3
 800d640:	d32f      	bcc.n	800d6a2 <quorem+0xf4>
 800d642:	613c      	str	r4, [r7, #16]
 800d644:	4638      	mov	r0, r7
 800d646:	f001 f97f 	bl	800e948 <__mcmp>
 800d64a:	2800      	cmp	r0, #0
 800d64c:	db25      	blt.n	800d69a <quorem+0xec>
 800d64e:	4629      	mov	r1, r5
 800d650:	2000      	movs	r0, #0
 800d652:	f858 2b04 	ldr.w	r2, [r8], #4
 800d656:	f8d1 c000 	ldr.w	ip, [r1]
 800d65a:	fa1f fe82 	uxth.w	lr, r2
 800d65e:	fa1f f38c 	uxth.w	r3, ip
 800d662:	eba3 030e 	sub.w	r3, r3, lr
 800d666:	4403      	add	r3, r0
 800d668:	0c12      	lsrs	r2, r2, #16
 800d66a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d66e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d672:	b29b      	uxth	r3, r3
 800d674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d678:	45c1      	cmp	r9, r8
 800d67a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d67e:	f841 3b04 	str.w	r3, [r1], #4
 800d682:	d2e6      	bcs.n	800d652 <quorem+0xa4>
 800d684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d688:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d68c:	b922      	cbnz	r2, 800d698 <quorem+0xea>
 800d68e:	3b04      	subs	r3, #4
 800d690:	429d      	cmp	r5, r3
 800d692:	461a      	mov	r2, r3
 800d694:	d30b      	bcc.n	800d6ae <quorem+0x100>
 800d696:	613c      	str	r4, [r7, #16]
 800d698:	3601      	adds	r6, #1
 800d69a:	4630      	mov	r0, r6
 800d69c:	b003      	add	sp, #12
 800d69e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6a2:	6812      	ldr	r2, [r2, #0]
 800d6a4:	3b04      	subs	r3, #4
 800d6a6:	2a00      	cmp	r2, #0
 800d6a8:	d1cb      	bne.n	800d642 <quorem+0x94>
 800d6aa:	3c01      	subs	r4, #1
 800d6ac:	e7c6      	b.n	800d63c <quorem+0x8e>
 800d6ae:	6812      	ldr	r2, [r2, #0]
 800d6b0:	3b04      	subs	r3, #4
 800d6b2:	2a00      	cmp	r2, #0
 800d6b4:	d1ef      	bne.n	800d696 <quorem+0xe8>
 800d6b6:	3c01      	subs	r4, #1
 800d6b8:	e7ea      	b.n	800d690 <quorem+0xe2>
 800d6ba:	2000      	movs	r0, #0
 800d6bc:	e7ee      	b.n	800d69c <quorem+0xee>
	...

0800d6c0 <_dtoa_r>:
 800d6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6c4:	4614      	mov	r4, r2
 800d6c6:	461d      	mov	r5, r3
 800d6c8:	69c7      	ldr	r7, [r0, #28]
 800d6ca:	b097      	sub	sp, #92	@ 0x5c
 800d6cc:	4681      	mov	r9, r0
 800d6ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d6d2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800d6d4:	b97f      	cbnz	r7, 800d6f6 <_dtoa_r+0x36>
 800d6d6:	2010      	movs	r0, #16
 800d6d8:	f000 fe0e 	bl	800e2f8 <malloc>
 800d6dc:	4602      	mov	r2, r0
 800d6de:	f8c9 001c 	str.w	r0, [r9, #28]
 800d6e2:	b920      	cbnz	r0, 800d6ee <_dtoa_r+0x2e>
 800d6e4:	21ef      	movs	r1, #239	@ 0xef
 800d6e6:	4bac      	ldr	r3, [pc, #688]	@ (800d998 <_dtoa_r+0x2d8>)
 800d6e8:	48ac      	ldr	r0, [pc, #688]	@ (800d99c <_dtoa_r+0x2dc>)
 800d6ea:	f001 fe09 	bl	800f300 <__assert_func>
 800d6ee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d6f2:	6007      	str	r7, [r0, #0]
 800d6f4:	60c7      	str	r7, [r0, #12]
 800d6f6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d6fa:	6819      	ldr	r1, [r3, #0]
 800d6fc:	b159      	cbz	r1, 800d716 <_dtoa_r+0x56>
 800d6fe:	685a      	ldr	r2, [r3, #4]
 800d700:	2301      	movs	r3, #1
 800d702:	4093      	lsls	r3, r2
 800d704:	604a      	str	r2, [r1, #4]
 800d706:	608b      	str	r3, [r1, #8]
 800d708:	4648      	mov	r0, r9
 800d70a:	f000 feeb 	bl	800e4e4 <_Bfree>
 800d70e:	2200      	movs	r2, #0
 800d710:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d714:	601a      	str	r2, [r3, #0]
 800d716:	1e2b      	subs	r3, r5, #0
 800d718:	bfaf      	iteee	ge
 800d71a:	2300      	movge	r3, #0
 800d71c:	2201      	movlt	r2, #1
 800d71e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d722:	9307      	strlt	r3, [sp, #28]
 800d724:	bfa8      	it	ge
 800d726:	6033      	strge	r3, [r6, #0]
 800d728:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d72c:	4b9c      	ldr	r3, [pc, #624]	@ (800d9a0 <_dtoa_r+0x2e0>)
 800d72e:	bfb8      	it	lt
 800d730:	6032      	strlt	r2, [r6, #0]
 800d732:	ea33 0308 	bics.w	r3, r3, r8
 800d736:	d112      	bne.n	800d75e <_dtoa_r+0x9e>
 800d738:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d73c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d73e:	6013      	str	r3, [r2, #0]
 800d740:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d744:	4323      	orrs	r3, r4
 800d746:	f000 855e 	beq.w	800e206 <_dtoa_r+0xb46>
 800d74a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d74c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d9a4 <_dtoa_r+0x2e4>
 800d750:	2b00      	cmp	r3, #0
 800d752:	f000 8560 	beq.w	800e216 <_dtoa_r+0xb56>
 800d756:	f10a 0303 	add.w	r3, sl, #3
 800d75a:	f000 bd5a 	b.w	800e212 <_dtoa_r+0xb52>
 800d75e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d762:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d766:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d76a:	2200      	movs	r2, #0
 800d76c:	2300      	movs	r3, #0
 800d76e:	f7f3 f925 	bl	80009bc <__aeabi_dcmpeq>
 800d772:	4607      	mov	r7, r0
 800d774:	b158      	cbz	r0, 800d78e <_dtoa_r+0xce>
 800d776:	2301      	movs	r3, #1
 800d778:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d77a:	6013      	str	r3, [r2, #0]
 800d77c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d77e:	b113      	cbz	r3, 800d786 <_dtoa_r+0xc6>
 800d780:	4b89      	ldr	r3, [pc, #548]	@ (800d9a8 <_dtoa_r+0x2e8>)
 800d782:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d784:	6013      	str	r3, [r2, #0]
 800d786:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800d9ac <_dtoa_r+0x2ec>
 800d78a:	f000 bd44 	b.w	800e216 <_dtoa_r+0xb56>
 800d78e:	ab14      	add	r3, sp, #80	@ 0x50
 800d790:	9301      	str	r3, [sp, #4]
 800d792:	ab15      	add	r3, sp, #84	@ 0x54
 800d794:	9300      	str	r3, [sp, #0]
 800d796:	4648      	mov	r0, r9
 800d798:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d79c:	f001 f984 	bl	800eaa8 <__d2b>
 800d7a0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800d7a4:	9003      	str	r0, [sp, #12]
 800d7a6:	2e00      	cmp	r6, #0
 800d7a8:	d078      	beq.n	800d89c <_dtoa_r+0x1dc>
 800d7aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d7ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d7b0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d7b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d7b8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d7bc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d7c0:	9712      	str	r7, [sp, #72]	@ 0x48
 800d7c2:	4619      	mov	r1, r3
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	4b7a      	ldr	r3, [pc, #488]	@ (800d9b0 <_dtoa_r+0x2f0>)
 800d7c8:	f7f2 fcd8 	bl	800017c <__aeabi_dsub>
 800d7cc:	a36c      	add	r3, pc, #432	@ (adr r3, 800d980 <_dtoa_r+0x2c0>)
 800d7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d2:	f7f2 fe8b 	bl	80004ec <__aeabi_dmul>
 800d7d6:	a36c      	add	r3, pc, #432	@ (adr r3, 800d988 <_dtoa_r+0x2c8>)
 800d7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7dc:	f7f2 fcd0 	bl	8000180 <__adddf3>
 800d7e0:	4604      	mov	r4, r0
 800d7e2:	4630      	mov	r0, r6
 800d7e4:	460d      	mov	r5, r1
 800d7e6:	f7f2 fe17 	bl	8000418 <__aeabi_i2d>
 800d7ea:	a369      	add	r3, pc, #420	@ (adr r3, 800d990 <_dtoa_r+0x2d0>)
 800d7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7f0:	f7f2 fe7c 	bl	80004ec <__aeabi_dmul>
 800d7f4:	4602      	mov	r2, r0
 800d7f6:	460b      	mov	r3, r1
 800d7f8:	4620      	mov	r0, r4
 800d7fa:	4629      	mov	r1, r5
 800d7fc:	f7f2 fcc0 	bl	8000180 <__adddf3>
 800d800:	4604      	mov	r4, r0
 800d802:	460d      	mov	r5, r1
 800d804:	f7f3 f922 	bl	8000a4c <__aeabi_d2iz>
 800d808:	2200      	movs	r2, #0
 800d80a:	4607      	mov	r7, r0
 800d80c:	2300      	movs	r3, #0
 800d80e:	4620      	mov	r0, r4
 800d810:	4629      	mov	r1, r5
 800d812:	f7f3 f8dd 	bl	80009d0 <__aeabi_dcmplt>
 800d816:	b140      	cbz	r0, 800d82a <_dtoa_r+0x16a>
 800d818:	4638      	mov	r0, r7
 800d81a:	f7f2 fdfd 	bl	8000418 <__aeabi_i2d>
 800d81e:	4622      	mov	r2, r4
 800d820:	462b      	mov	r3, r5
 800d822:	f7f3 f8cb 	bl	80009bc <__aeabi_dcmpeq>
 800d826:	b900      	cbnz	r0, 800d82a <_dtoa_r+0x16a>
 800d828:	3f01      	subs	r7, #1
 800d82a:	2f16      	cmp	r7, #22
 800d82c:	d854      	bhi.n	800d8d8 <_dtoa_r+0x218>
 800d82e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d832:	4b60      	ldr	r3, [pc, #384]	@ (800d9b4 <_dtoa_r+0x2f4>)
 800d834:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d83c:	f7f3 f8c8 	bl	80009d0 <__aeabi_dcmplt>
 800d840:	2800      	cmp	r0, #0
 800d842:	d04b      	beq.n	800d8dc <_dtoa_r+0x21c>
 800d844:	2300      	movs	r3, #0
 800d846:	3f01      	subs	r7, #1
 800d848:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d84a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d84c:	1b9b      	subs	r3, r3, r6
 800d84e:	1e5a      	subs	r2, r3, #1
 800d850:	bf49      	itett	mi
 800d852:	f1c3 0301 	rsbmi	r3, r3, #1
 800d856:	2300      	movpl	r3, #0
 800d858:	9304      	strmi	r3, [sp, #16]
 800d85a:	2300      	movmi	r3, #0
 800d85c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d85e:	bf54      	ite	pl
 800d860:	9304      	strpl	r3, [sp, #16]
 800d862:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800d864:	2f00      	cmp	r7, #0
 800d866:	db3b      	blt.n	800d8e0 <_dtoa_r+0x220>
 800d868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d86a:	970e      	str	r7, [sp, #56]	@ 0x38
 800d86c:	443b      	add	r3, r7
 800d86e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d870:	2300      	movs	r3, #0
 800d872:	930a      	str	r3, [sp, #40]	@ 0x28
 800d874:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d876:	2b09      	cmp	r3, #9
 800d878:	d865      	bhi.n	800d946 <_dtoa_r+0x286>
 800d87a:	2b05      	cmp	r3, #5
 800d87c:	bfc4      	itt	gt
 800d87e:	3b04      	subgt	r3, #4
 800d880:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800d882:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d884:	bfc8      	it	gt
 800d886:	2400      	movgt	r4, #0
 800d888:	f1a3 0302 	sub.w	r3, r3, #2
 800d88c:	bfd8      	it	le
 800d88e:	2401      	movle	r4, #1
 800d890:	2b03      	cmp	r3, #3
 800d892:	d864      	bhi.n	800d95e <_dtoa_r+0x29e>
 800d894:	e8df f003 	tbb	[pc, r3]
 800d898:	2c385553 	.word	0x2c385553
 800d89c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d8a0:	441e      	add	r6, r3
 800d8a2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d8a6:	2b20      	cmp	r3, #32
 800d8a8:	bfc1      	itttt	gt
 800d8aa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d8ae:	fa08 f803 	lslgt.w	r8, r8, r3
 800d8b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d8b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d8ba:	bfd6      	itet	le
 800d8bc:	f1c3 0320 	rsble	r3, r3, #32
 800d8c0:	ea48 0003 	orrgt.w	r0, r8, r3
 800d8c4:	fa04 f003 	lslle.w	r0, r4, r3
 800d8c8:	f7f2 fd96 	bl	80003f8 <__aeabi_ui2d>
 800d8cc:	2201      	movs	r2, #1
 800d8ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d8d2:	3e01      	subs	r6, #1
 800d8d4:	9212      	str	r2, [sp, #72]	@ 0x48
 800d8d6:	e774      	b.n	800d7c2 <_dtoa_r+0x102>
 800d8d8:	2301      	movs	r3, #1
 800d8da:	e7b5      	b.n	800d848 <_dtoa_r+0x188>
 800d8dc:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d8de:	e7b4      	b.n	800d84a <_dtoa_r+0x18a>
 800d8e0:	9b04      	ldr	r3, [sp, #16]
 800d8e2:	1bdb      	subs	r3, r3, r7
 800d8e4:	9304      	str	r3, [sp, #16]
 800d8e6:	427b      	negs	r3, r7
 800d8e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	930e      	str	r3, [sp, #56]	@ 0x38
 800d8ee:	e7c1      	b.n	800d874 <_dtoa_r+0x1b4>
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d8f6:	eb07 0b03 	add.w	fp, r7, r3
 800d8fa:	f10b 0301 	add.w	r3, fp, #1
 800d8fe:	2b01      	cmp	r3, #1
 800d900:	9308      	str	r3, [sp, #32]
 800d902:	bfb8      	it	lt
 800d904:	2301      	movlt	r3, #1
 800d906:	e006      	b.n	800d916 <_dtoa_r+0x256>
 800d908:	2301      	movs	r3, #1
 800d90a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d90c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d90e:	2b00      	cmp	r3, #0
 800d910:	dd28      	ble.n	800d964 <_dtoa_r+0x2a4>
 800d912:	469b      	mov	fp, r3
 800d914:	9308      	str	r3, [sp, #32]
 800d916:	2100      	movs	r1, #0
 800d918:	2204      	movs	r2, #4
 800d91a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d91e:	f102 0514 	add.w	r5, r2, #20
 800d922:	429d      	cmp	r5, r3
 800d924:	d926      	bls.n	800d974 <_dtoa_r+0x2b4>
 800d926:	6041      	str	r1, [r0, #4]
 800d928:	4648      	mov	r0, r9
 800d92a:	f000 fd9b 	bl	800e464 <_Balloc>
 800d92e:	4682      	mov	sl, r0
 800d930:	2800      	cmp	r0, #0
 800d932:	d143      	bne.n	800d9bc <_dtoa_r+0x2fc>
 800d934:	4602      	mov	r2, r0
 800d936:	f240 11af 	movw	r1, #431	@ 0x1af
 800d93a:	4b1f      	ldr	r3, [pc, #124]	@ (800d9b8 <_dtoa_r+0x2f8>)
 800d93c:	e6d4      	b.n	800d6e8 <_dtoa_r+0x28>
 800d93e:	2300      	movs	r3, #0
 800d940:	e7e3      	b.n	800d90a <_dtoa_r+0x24a>
 800d942:	2300      	movs	r3, #0
 800d944:	e7d5      	b.n	800d8f2 <_dtoa_r+0x232>
 800d946:	2401      	movs	r4, #1
 800d948:	2300      	movs	r3, #0
 800d94a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d94c:	9320      	str	r3, [sp, #128]	@ 0x80
 800d94e:	f04f 3bff 	mov.w	fp, #4294967295
 800d952:	2200      	movs	r2, #0
 800d954:	2312      	movs	r3, #18
 800d956:	f8cd b020 	str.w	fp, [sp, #32]
 800d95a:	9221      	str	r2, [sp, #132]	@ 0x84
 800d95c:	e7db      	b.n	800d916 <_dtoa_r+0x256>
 800d95e:	2301      	movs	r3, #1
 800d960:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d962:	e7f4      	b.n	800d94e <_dtoa_r+0x28e>
 800d964:	f04f 0b01 	mov.w	fp, #1
 800d968:	465b      	mov	r3, fp
 800d96a:	f8cd b020 	str.w	fp, [sp, #32]
 800d96e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800d972:	e7d0      	b.n	800d916 <_dtoa_r+0x256>
 800d974:	3101      	adds	r1, #1
 800d976:	0052      	lsls	r2, r2, #1
 800d978:	e7d1      	b.n	800d91e <_dtoa_r+0x25e>
 800d97a:	bf00      	nop
 800d97c:	f3af 8000 	nop.w
 800d980:	636f4361 	.word	0x636f4361
 800d984:	3fd287a7 	.word	0x3fd287a7
 800d988:	8b60c8b3 	.word	0x8b60c8b3
 800d98c:	3fc68a28 	.word	0x3fc68a28
 800d990:	509f79fb 	.word	0x509f79fb
 800d994:	3fd34413 	.word	0x3fd34413
 800d998:	0800fda4 	.word	0x0800fda4
 800d99c:	0800fdbb 	.word	0x0800fdbb
 800d9a0:	7ff00000 	.word	0x7ff00000
 800d9a4:	0800fda0 	.word	0x0800fda0
 800d9a8:	0800fd74 	.word	0x0800fd74
 800d9ac:	0800fd73 	.word	0x0800fd73
 800d9b0:	3ff80000 	.word	0x3ff80000
 800d9b4:	0800ff08 	.word	0x0800ff08
 800d9b8:	0800fe13 	.word	0x0800fe13
 800d9bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d9c0:	6018      	str	r0, [r3, #0]
 800d9c2:	9b08      	ldr	r3, [sp, #32]
 800d9c4:	2b0e      	cmp	r3, #14
 800d9c6:	f200 80a1 	bhi.w	800db0c <_dtoa_r+0x44c>
 800d9ca:	2c00      	cmp	r4, #0
 800d9cc:	f000 809e 	beq.w	800db0c <_dtoa_r+0x44c>
 800d9d0:	2f00      	cmp	r7, #0
 800d9d2:	dd33      	ble.n	800da3c <_dtoa_r+0x37c>
 800d9d4:	4b9c      	ldr	r3, [pc, #624]	@ (800dc48 <_dtoa_r+0x588>)
 800d9d6:	f007 020f 	and.w	r2, r7, #15
 800d9da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9de:	05f8      	lsls	r0, r7, #23
 800d9e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d9e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800d9e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d9ec:	d516      	bpl.n	800da1c <_dtoa_r+0x35c>
 800d9ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d9f2:	4b96      	ldr	r3, [pc, #600]	@ (800dc4c <_dtoa_r+0x58c>)
 800d9f4:	2603      	movs	r6, #3
 800d9f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d9fa:	f7f2 fea1 	bl	8000740 <__aeabi_ddiv>
 800d9fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da02:	f004 040f 	and.w	r4, r4, #15
 800da06:	4d91      	ldr	r5, [pc, #580]	@ (800dc4c <_dtoa_r+0x58c>)
 800da08:	b954      	cbnz	r4, 800da20 <_dtoa_r+0x360>
 800da0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800da0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da12:	f7f2 fe95 	bl	8000740 <__aeabi_ddiv>
 800da16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da1a:	e028      	b.n	800da6e <_dtoa_r+0x3ae>
 800da1c:	2602      	movs	r6, #2
 800da1e:	e7f2      	b.n	800da06 <_dtoa_r+0x346>
 800da20:	07e1      	lsls	r1, r4, #31
 800da22:	d508      	bpl.n	800da36 <_dtoa_r+0x376>
 800da24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800da28:	e9d5 2300 	ldrd	r2, r3, [r5]
 800da2c:	f7f2 fd5e 	bl	80004ec <__aeabi_dmul>
 800da30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800da34:	3601      	adds	r6, #1
 800da36:	1064      	asrs	r4, r4, #1
 800da38:	3508      	adds	r5, #8
 800da3a:	e7e5      	b.n	800da08 <_dtoa_r+0x348>
 800da3c:	f000 80af 	beq.w	800db9e <_dtoa_r+0x4de>
 800da40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800da44:	427c      	negs	r4, r7
 800da46:	4b80      	ldr	r3, [pc, #512]	@ (800dc48 <_dtoa_r+0x588>)
 800da48:	f004 020f 	and.w	r2, r4, #15
 800da4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da54:	f7f2 fd4a 	bl	80004ec <__aeabi_dmul>
 800da58:	2602      	movs	r6, #2
 800da5a:	2300      	movs	r3, #0
 800da5c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da60:	4d7a      	ldr	r5, [pc, #488]	@ (800dc4c <_dtoa_r+0x58c>)
 800da62:	1124      	asrs	r4, r4, #4
 800da64:	2c00      	cmp	r4, #0
 800da66:	f040 808f 	bne.w	800db88 <_dtoa_r+0x4c8>
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d1d3      	bne.n	800da16 <_dtoa_r+0x356>
 800da6e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800da72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da74:	2b00      	cmp	r3, #0
 800da76:	f000 8094 	beq.w	800dba2 <_dtoa_r+0x4e2>
 800da7a:	2200      	movs	r2, #0
 800da7c:	4620      	mov	r0, r4
 800da7e:	4629      	mov	r1, r5
 800da80:	4b73      	ldr	r3, [pc, #460]	@ (800dc50 <_dtoa_r+0x590>)
 800da82:	f7f2 ffa5 	bl	80009d0 <__aeabi_dcmplt>
 800da86:	2800      	cmp	r0, #0
 800da88:	f000 808b 	beq.w	800dba2 <_dtoa_r+0x4e2>
 800da8c:	9b08      	ldr	r3, [sp, #32]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	f000 8087 	beq.w	800dba2 <_dtoa_r+0x4e2>
 800da94:	f1bb 0f00 	cmp.w	fp, #0
 800da98:	dd34      	ble.n	800db04 <_dtoa_r+0x444>
 800da9a:	4620      	mov	r0, r4
 800da9c:	2200      	movs	r2, #0
 800da9e:	4629      	mov	r1, r5
 800daa0:	4b6c      	ldr	r3, [pc, #432]	@ (800dc54 <_dtoa_r+0x594>)
 800daa2:	f7f2 fd23 	bl	80004ec <__aeabi_dmul>
 800daa6:	465c      	mov	r4, fp
 800daa8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800daac:	f107 38ff 	add.w	r8, r7, #4294967295
 800dab0:	3601      	adds	r6, #1
 800dab2:	4630      	mov	r0, r6
 800dab4:	f7f2 fcb0 	bl	8000418 <__aeabi_i2d>
 800dab8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dabc:	f7f2 fd16 	bl	80004ec <__aeabi_dmul>
 800dac0:	2200      	movs	r2, #0
 800dac2:	4b65      	ldr	r3, [pc, #404]	@ (800dc58 <_dtoa_r+0x598>)
 800dac4:	f7f2 fb5c 	bl	8000180 <__adddf3>
 800dac8:	4605      	mov	r5, r0
 800daca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dace:	2c00      	cmp	r4, #0
 800dad0:	d16a      	bne.n	800dba8 <_dtoa_r+0x4e8>
 800dad2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dad6:	2200      	movs	r2, #0
 800dad8:	4b60      	ldr	r3, [pc, #384]	@ (800dc5c <_dtoa_r+0x59c>)
 800dada:	f7f2 fb4f 	bl	800017c <__aeabi_dsub>
 800dade:	4602      	mov	r2, r0
 800dae0:	460b      	mov	r3, r1
 800dae2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dae6:	462a      	mov	r2, r5
 800dae8:	4633      	mov	r3, r6
 800daea:	f7f2 ff8f 	bl	8000a0c <__aeabi_dcmpgt>
 800daee:	2800      	cmp	r0, #0
 800daf0:	f040 8298 	bne.w	800e024 <_dtoa_r+0x964>
 800daf4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800daf8:	462a      	mov	r2, r5
 800dafa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dafe:	f7f2 ff67 	bl	80009d0 <__aeabi_dcmplt>
 800db02:	bb38      	cbnz	r0, 800db54 <_dtoa_r+0x494>
 800db04:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800db08:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800db0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800db0e:	2b00      	cmp	r3, #0
 800db10:	f2c0 8157 	blt.w	800ddc2 <_dtoa_r+0x702>
 800db14:	2f0e      	cmp	r7, #14
 800db16:	f300 8154 	bgt.w	800ddc2 <_dtoa_r+0x702>
 800db1a:	4b4b      	ldr	r3, [pc, #300]	@ (800dc48 <_dtoa_r+0x588>)
 800db1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800db20:	e9d3 3400 	ldrd	r3, r4, [r3]
 800db24:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800db28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	f280 80e5 	bge.w	800dcfa <_dtoa_r+0x63a>
 800db30:	9b08      	ldr	r3, [sp, #32]
 800db32:	2b00      	cmp	r3, #0
 800db34:	f300 80e1 	bgt.w	800dcfa <_dtoa_r+0x63a>
 800db38:	d10c      	bne.n	800db54 <_dtoa_r+0x494>
 800db3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db3e:	2200      	movs	r2, #0
 800db40:	4b46      	ldr	r3, [pc, #280]	@ (800dc5c <_dtoa_r+0x59c>)
 800db42:	f7f2 fcd3 	bl	80004ec <__aeabi_dmul>
 800db46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db4a:	f7f2 ff55 	bl	80009f8 <__aeabi_dcmpge>
 800db4e:	2800      	cmp	r0, #0
 800db50:	f000 8266 	beq.w	800e020 <_dtoa_r+0x960>
 800db54:	2400      	movs	r4, #0
 800db56:	4625      	mov	r5, r4
 800db58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db5a:	4656      	mov	r6, sl
 800db5c:	ea6f 0803 	mvn.w	r8, r3
 800db60:	2700      	movs	r7, #0
 800db62:	4621      	mov	r1, r4
 800db64:	4648      	mov	r0, r9
 800db66:	f000 fcbd 	bl	800e4e4 <_Bfree>
 800db6a:	2d00      	cmp	r5, #0
 800db6c:	f000 80bd 	beq.w	800dcea <_dtoa_r+0x62a>
 800db70:	b12f      	cbz	r7, 800db7e <_dtoa_r+0x4be>
 800db72:	42af      	cmp	r7, r5
 800db74:	d003      	beq.n	800db7e <_dtoa_r+0x4be>
 800db76:	4639      	mov	r1, r7
 800db78:	4648      	mov	r0, r9
 800db7a:	f000 fcb3 	bl	800e4e4 <_Bfree>
 800db7e:	4629      	mov	r1, r5
 800db80:	4648      	mov	r0, r9
 800db82:	f000 fcaf 	bl	800e4e4 <_Bfree>
 800db86:	e0b0      	b.n	800dcea <_dtoa_r+0x62a>
 800db88:	07e2      	lsls	r2, r4, #31
 800db8a:	d505      	bpl.n	800db98 <_dtoa_r+0x4d8>
 800db8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db90:	f7f2 fcac 	bl	80004ec <__aeabi_dmul>
 800db94:	2301      	movs	r3, #1
 800db96:	3601      	adds	r6, #1
 800db98:	1064      	asrs	r4, r4, #1
 800db9a:	3508      	adds	r5, #8
 800db9c:	e762      	b.n	800da64 <_dtoa_r+0x3a4>
 800db9e:	2602      	movs	r6, #2
 800dba0:	e765      	b.n	800da6e <_dtoa_r+0x3ae>
 800dba2:	46b8      	mov	r8, r7
 800dba4:	9c08      	ldr	r4, [sp, #32]
 800dba6:	e784      	b.n	800dab2 <_dtoa_r+0x3f2>
 800dba8:	4b27      	ldr	r3, [pc, #156]	@ (800dc48 <_dtoa_r+0x588>)
 800dbaa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dbac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dbb0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dbb4:	4454      	add	r4, sl
 800dbb6:	2900      	cmp	r1, #0
 800dbb8:	d054      	beq.n	800dc64 <_dtoa_r+0x5a4>
 800dbba:	2000      	movs	r0, #0
 800dbbc:	4928      	ldr	r1, [pc, #160]	@ (800dc60 <_dtoa_r+0x5a0>)
 800dbbe:	f7f2 fdbf 	bl	8000740 <__aeabi_ddiv>
 800dbc2:	4633      	mov	r3, r6
 800dbc4:	462a      	mov	r2, r5
 800dbc6:	f7f2 fad9 	bl	800017c <__aeabi_dsub>
 800dbca:	4656      	mov	r6, sl
 800dbcc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dbd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbd4:	f7f2 ff3a 	bl	8000a4c <__aeabi_d2iz>
 800dbd8:	4605      	mov	r5, r0
 800dbda:	f7f2 fc1d 	bl	8000418 <__aeabi_i2d>
 800dbde:	4602      	mov	r2, r0
 800dbe0:	460b      	mov	r3, r1
 800dbe2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbe6:	f7f2 fac9 	bl	800017c <__aeabi_dsub>
 800dbea:	4602      	mov	r2, r0
 800dbec:	460b      	mov	r3, r1
 800dbee:	3530      	adds	r5, #48	@ 0x30
 800dbf0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dbf4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dbf8:	f806 5b01 	strb.w	r5, [r6], #1
 800dbfc:	f7f2 fee8 	bl	80009d0 <__aeabi_dcmplt>
 800dc00:	2800      	cmp	r0, #0
 800dc02:	d172      	bne.n	800dcea <_dtoa_r+0x62a>
 800dc04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc08:	2000      	movs	r0, #0
 800dc0a:	4911      	ldr	r1, [pc, #68]	@ (800dc50 <_dtoa_r+0x590>)
 800dc0c:	f7f2 fab6 	bl	800017c <__aeabi_dsub>
 800dc10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dc14:	f7f2 fedc 	bl	80009d0 <__aeabi_dcmplt>
 800dc18:	2800      	cmp	r0, #0
 800dc1a:	f040 80b4 	bne.w	800dd86 <_dtoa_r+0x6c6>
 800dc1e:	42a6      	cmp	r6, r4
 800dc20:	f43f af70 	beq.w	800db04 <_dtoa_r+0x444>
 800dc24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dc28:	2200      	movs	r2, #0
 800dc2a:	4b0a      	ldr	r3, [pc, #40]	@ (800dc54 <_dtoa_r+0x594>)
 800dc2c:	f7f2 fc5e 	bl	80004ec <__aeabi_dmul>
 800dc30:	2200      	movs	r2, #0
 800dc32:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dc36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc3a:	4b06      	ldr	r3, [pc, #24]	@ (800dc54 <_dtoa_r+0x594>)
 800dc3c:	f7f2 fc56 	bl	80004ec <__aeabi_dmul>
 800dc40:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc44:	e7c4      	b.n	800dbd0 <_dtoa_r+0x510>
 800dc46:	bf00      	nop
 800dc48:	0800ff08 	.word	0x0800ff08
 800dc4c:	0800fee0 	.word	0x0800fee0
 800dc50:	3ff00000 	.word	0x3ff00000
 800dc54:	40240000 	.word	0x40240000
 800dc58:	401c0000 	.word	0x401c0000
 800dc5c:	40140000 	.word	0x40140000
 800dc60:	3fe00000 	.word	0x3fe00000
 800dc64:	4631      	mov	r1, r6
 800dc66:	4628      	mov	r0, r5
 800dc68:	f7f2 fc40 	bl	80004ec <__aeabi_dmul>
 800dc6c:	4656      	mov	r6, sl
 800dc6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dc72:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dc74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc78:	f7f2 fee8 	bl	8000a4c <__aeabi_d2iz>
 800dc7c:	4605      	mov	r5, r0
 800dc7e:	f7f2 fbcb 	bl	8000418 <__aeabi_i2d>
 800dc82:	4602      	mov	r2, r0
 800dc84:	460b      	mov	r3, r1
 800dc86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc8a:	f7f2 fa77 	bl	800017c <__aeabi_dsub>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	460b      	mov	r3, r1
 800dc92:	3530      	adds	r5, #48	@ 0x30
 800dc94:	f806 5b01 	strb.w	r5, [r6], #1
 800dc98:	42a6      	cmp	r6, r4
 800dc9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dc9e:	f04f 0200 	mov.w	r2, #0
 800dca2:	d124      	bne.n	800dcee <_dtoa_r+0x62e>
 800dca4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dca8:	4bae      	ldr	r3, [pc, #696]	@ (800df64 <_dtoa_r+0x8a4>)
 800dcaa:	f7f2 fa69 	bl	8000180 <__adddf3>
 800dcae:	4602      	mov	r2, r0
 800dcb0:	460b      	mov	r3, r1
 800dcb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcb6:	f7f2 fea9 	bl	8000a0c <__aeabi_dcmpgt>
 800dcba:	2800      	cmp	r0, #0
 800dcbc:	d163      	bne.n	800dd86 <_dtoa_r+0x6c6>
 800dcbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dcc2:	2000      	movs	r0, #0
 800dcc4:	49a7      	ldr	r1, [pc, #668]	@ (800df64 <_dtoa_r+0x8a4>)
 800dcc6:	f7f2 fa59 	bl	800017c <__aeabi_dsub>
 800dcca:	4602      	mov	r2, r0
 800dccc:	460b      	mov	r3, r1
 800dcce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcd2:	f7f2 fe7d 	bl	80009d0 <__aeabi_dcmplt>
 800dcd6:	2800      	cmp	r0, #0
 800dcd8:	f43f af14 	beq.w	800db04 <_dtoa_r+0x444>
 800dcdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800dcde:	1e73      	subs	r3, r6, #1
 800dce0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dce2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dce6:	2b30      	cmp	r3, #48	@ 0x30
 800dce8:	d0f8      	beq.n	800dcdc <_dtoa_r+0x61c>
 800dcea:	4647      	mov	r7, r8
 800dcec:	e03b      	b.n	800dd66 <_dtoa_r+0x6a6>
 800dcee:	4b9e      	ldr	r3, [pc, #632]	@ (800df68 <_dtoa_r+0x8a8>)
 800dcf0:	f7f2 fbfc 	bl	80004ec <__aeabi_dmul>
 800dcf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dcf8:	e7bc      	b.n	800dc74 <_dtoa_r+0x5b4>
 800dcfa:	4656      	mov	r6, sl
 800dcfc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800dd00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd04:	4620      	mov	r0, r4
 800dd06:	4629      	mov	r1, r5
 800dd08:	f7f2 fd1a 	bl	8000740 <__aeabi_ddiv>
 800dd0c:	f7f2 fe9e 	bl	8000a4c <__aeabi_d2iz>
 800dd10:	4680      	mov	r8, r0
 800dd12:	f7f2 fb81 	bl	8000418 <__aeabi_i2d>
 800dd16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd1a:	f7f2 fbe7 	bl	80004ec <__aeabi_dmul>
 800dd1e:	4602      	mov	r2, r0
 800dd20:	460b      	mov	r3, r1
 800dd22:	4620      	mov	r0, r4
 800dd24:	4629      	mov	r1, r5
 800dd26:	f7f2 fa29 	bl	800017c <__aeabi_dsub>
 800dd2a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dd2e:	9d08      	ldr	r5, [sp, #32]
 800dd30:	f806 4b01 	strb.w	r4, [r6], #1
 800dd34:	eba6 040a 	sub.w	r4, r6, sl
 800dd38:	42a5      	cmp	r5, r4
 800dd3a:	4602      	mov	r2, r0
 800dd3c:	460b      	mov	r3, r1
 800dd3e:	d133      	bne.n	800dda8 <_dtoa_r+0x6e8>
 800dd40:	f7f2 fa1e 	bl	8000180 <__adddf3>
 800dd44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd48:	4604      	mov	r4, r0
 800dd4a:	460d      	mov	r5, r1
 800dd4c:	f7f2 fe5e 	bl	8000a0c <__aeabi_dcmpgt>
 800dd50:	b9c0      	cbnz	r0, 800dd84 <_dtoa_r+0x6c4>
 800dd52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd56:	4620      	mov	r0, r4
 800dd58:	4629      	mov	r1, r5
 800dd5a:	f7f2 fe2f 	bl	80009bc <__aeabi_dcmpeq>
 800dd5e:	b110      	cbz	r0, 800dd66 <_dtoa_r+0x6a6>
 800dd60:	f018 0f01 	tst.w	r8, #1
 800dd64:	d10e      	bne.n	800dd84 <_dtoa_r+0x6c4>
 800dd66:	4648      	mov	r0, r9
 800dd68:	9903      	ldr	r1, [sp, #12]
 800dd6a:	f000 fbbb 	bl	800e4e4 <_Bfree>
 800dd6e:	2300      	movs	r3, #0
 800dd70:	7033      	strb	r3, [r6, #0]
 800dd72:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800dd74:	3701      	adds	r7, #1
 800dd76:	601f      	str	r7, [r3, #0]
 800dd78:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	f000 824b 	beq.w	800e216 <_dtoa_r+0xb56>
 800dd80:	601e      	str	r6, [r3, #0]
 800dd82:	e248      	b.n	800e216 <_dtoa_r+0xb56>
 800dd84:	46b8      	mov	r8, r7
 800dd86:	4633      	mov	r3, r6
 800dd88:	461e      	mov	r6, r3
 800dd8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd8e:	2a39      	cmp	r2, #57	@ 0x39
 800dd90:	d106      	bne.n	800dda0 <_dtoa_r+0x6e0>
 800dd92:	459a      	cmp	sl, r3
 800dd94:	d1f8      	bne.n	800dd88 <_dtoa_r+0x6c8>
 800dd96:	2230      	movs	r2, #48	@ 0x30
 800dd98:	f108 0801 	add.w	r8, r8, #1
 800dd9c:	f88a 2000 	strb.w	r2, [sl]
 800dda0:	781a      	ldrb	r2, [r3, #0]
 800dda2:	3201      	adds	r2, #1
 800dda4:	701a      	strb	r2, [r3, #0]
 800dda6:	e7a0      	b.n	800dcea <_dtoa_r+0x62a>
 800dda8:	2200      	movs	r2, #0
 800ddaa:	4b6f      	ldr	r3, [pc, #444]	@ (800df68 <_dtoa_r+0x8a8>)
 800ddac:	f7f2 fb9e 	bl	80004ec <__aeabi_dmul>
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	4604      	mov	r4, r0
 800ddb6:	460d      	mov	r5, r1
 800ddb8:	f7f2 fe00 	bl	80009bc <__aeabi_dcmpeq>
 800ddbc:	2800      	cmp	r0, #0
 800ddbe:	d09f      	beq.n	800dd00 <_dtoa_r+0x640>
 800ddc0:	e7d1      	b.n	800dd66 <_dtoa_r+0x6a6>
 800ddc2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ddc4:	2a00      	cmp	r2, #0
 800ddc6:	f000 80ea 	beq.w	800df9e <_dtoa_r+0x8de>
 800ddca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ddcc:	2a01      	cmp	r2, #1
 800ddce:	f300 80cd 	bgt.w	800df6c <_dtoa_r+0x8ac>
 800ddd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ddd4:	2a00      	cmp	r2, #0
 800ddd6:	f000 80c1 	beq.w	800df5c <_dtoa_r+0x89c>
 800ddda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ddde:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dde0:	9e04      	ldr	r6, [sp, #16]
 800dde2:	9a04      	ldr	r2, [sp, #16]
 800dde4:	2101      	movs	r1, #1
 800dde6:	441a      	add	r2, r3
 800dde8:	9204      	str	r2, [sp, #16]
 800ddea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ddec:	4648      	mov	r0, r9
 800ddee:	441a      	add	r2, r3
 800ddf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800ddf2:	f000 fc2b 	bl	800e64c <__i2b>
 800ddf6:	4605      	mov	r5, r0
 800ddf8:	b166      	cbz	r6, 800de14 <_dtoa_r+0x754>
 800ddfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	dd09      	ble.n	800de14 <_dtoa_r+0x754>
 800de00:	42b3      	cmp	r3, r6
 800de02:	bfa8      	it	ge
 800de04:	4633      	movge	r3, r6
 800de06:	9a04      	ldr	r2, [sp, #16]
 800de08:	1af6      	subs	r6, r6, r3
 800de0a:	1ad2      	subs	r2, r2, r3
 800de0c:	9204      	str	r2, [sp, #16]
 800de0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de10:	1ad3      	subs	r3, r2, r3
 800de12:	9309      	str	r3, [sp, #36]	@ 0x24
 800de14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de16:	b30b      	cbz	r3, 800de5c <_dtoa_r+0x79c>
 800de18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	f000 80c6 	beq.w	800dfac <_dtoa_r+0x8ec>
 800de20:	2c00      	cmp	r4, #0
 800de22:	f000 80c0 	beq.w	800dfa6 <_dtoa_r+0x8e6>
 800de26:	4629      	mov	r1, r5
 800de28:	4622      	mov	r2, r4
 800de2a:	4648      	mov	r0, r9
 800de2c:	f000 fcc6 	bl	800e7bc <__pow5mult>
 800de30:	9a03      	ldr	r2, [sp, #12]
 800de32:	4601      	mov	r1, r0
 800de34:	4605      	mov	r5, r0
 800de36:	4648      	mov	r0, r9
 800de38:	f000 fc1e 	bl	800e678 <__multiply>
 800de3c:	9903      	ldr	r1, [sp, #12]
 800de3e:	4680      	mov	r8, r0
 800de40:	4648      	mov	r0, r9
 800de42:	f000 fb4f 	bl	800e4e4 <_Bfree>
 800de46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de48:	1b1b      	subs	r3, r3, r4
 800de4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800de4c:	f000 80b1 	beq.w	800dfb2 <_dtoa_r+0x8f2>
 800de50:	4641      	mov	r1, r8
 800de52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de54:	4648      	mov	r0, r9
 800de56:	f000 fcb1 	bl	800e7bc <__pow5mult>
 800de5a:	9003      	str	r0, [sp, #12]
 800de5c:	2101      	movs	r1, #1
 800de5e:	4648      	mov	r0, r9
 800de60:	f000 fbf4 	bl	800e64c <__i2b>
 800de64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de66:	4604      	mov	r4, r0
 800de68:	2b00      	cmp	r3, #0
 800de6a:	f000 81d8 	beq.w	800e21e <_dtoa_r+0xb5e>
 800de6e:	461a      	mov	r2, r3
 800de70:	4601      	mov	r1, r0
 800de72:	4648      	mov	r0, r9
 800de74:	f000 fca2 	bl	800e7bc <__pow5mult>
 800de78:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800de7a:	4604      	mov	r4, r0
 800de7c:	2b01      	cmp	r3, #1
 800de7e:	f300 809f 	bgt.w	800dfc0 <_dtoa_r+0x900>
 800de82:	9b06      	ldr	r3, [sp, #24]
 800de84:	2b00      	cmp	r3, #0
 800de86:	f040 8097 	bne.w	800dfb8 <_dtoa_r+0x8f8>
 800de8a:	9b07      	ldr	r3, [sp, #28]
 800de8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de90:	2b00      	cmp	r3, #0
 800de92:	f040 8093 	bne.w	800dfbc <_dtoa_r+0x8fc>
 800de96:	9b07      	ldr	r3, [sp, #28]
 800de98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800de9c:	0d1b      	lsrs	r3, r3, #20
 800de9e:	051b      	lsls	r3, r3, #20
 800dea0:	b133      	cbz	r3, 800deb0 <_dtoa_r+0x7f0>
 800dea2:	9b04      	ldr	r3, [sp, #16]
 800dea4:	3301      	adds	r3, #1
 800dea6:	9304      	str	r3, [sp, #16]
 800dea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deaa:	3301      	adds	r3, #1
 800deac:	9309      	str	r3, [sp, #36]	@ 0x24
 800deae:	2301      	movs	r3, #1
 800deb0:	930a      	str	r3, [sp, #40]	@ 0x28
 800deb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	f000 81b8 	beq.w	800e22a <_dtoa_r+0xb6a>
 800deba:	6923      	ldr	r3, [r4, #16]
 800debc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dec0:	6918      	ldr	r0, [r3, #16]
 800dec2:	f000 fb77 	bl	800e5b4 <__hi0bits>
 800dec6:	f1c0 0020 	rsb	r0, r0, #32
 800deca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800decc:	4418      	add	r0, r3
 800dece:	f010 001f 	ands.w	r0, r0, #31
 800ded2:	f000 8082 	beq.w	800dfda <_dtoa_r+0x91a>
 800ded6:	f1c0 0320 	rsb	r3, r0, #32
 800deda:	2b04      	cmp	r3, #4
 800dedc:	dd73      	ble.n	800dfc6 <_dtoa_r+0x906>
 800dede:	9b04      	ldr	r3, [sp, #16]
 800dee0:	f1c0 001c 	rsb	r0, r0, #28
 800dee4:	4403      	add	r3, r0
 800dee6:	9304      	str	r3, [sp, #16]
 800dee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800deea:	4406      	add	r6, r0
 800deec:	4403      	add	r3, r0
 800deee:	9309      	str	r3, [sp, #36]	@ 0x24
 800def0:	9b04      	ldr	r3, [sp, #16]
 800def2:	2b00      	cmp	r3, #0
 800def4:	dd05      	ble.n	800df02 <_dtoa_r+0x842>
 800def6:	461a      	mov	r2, r3
 800def8:	4648      	mov	r0, r9
 800defa:	9903      	ldr	r1, [sp, #12]
 800defc:	f000 fcb8 	bl	800e870 <__lshift>
 800df00:	9003      	str	r0, [sp, #12]
 800df02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df04:	2b00      	cmp	r3, #0
 800df06:	dd05      	ble.n	800df14 <_dtoa_r+0x854>
 800df08:	4621      	mov	r1, r4
 800df0a:	461a      	mov	r2, r3
 800df0c:	4648      	mov	r0, r9
 800df0e:	f000 fcaf 	bl	800e870 <__lshift>
 800df12:	4604      	mov	r4, r0
 800df14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df16:	2b00      	cmp	r3, #0
 800df18:	d061      	beq.n	800dfde <_dtoa_r+0x91e>
 800df1a:	4621      	mov	r1, r4
 800df1c:	9803      	ldr	r0, [sp, #12]
 800df1e:	f000 fd13 	bl	800e948 <__mcmp>
 800df22:	2800      	cmp	r0, #0
 800df24:	da5b      	bge.n	800dfde <_dtoa_r+0x91e>
 800df26:	2300      	movs	r3, #0
 800df28:	220a      	movs	r2, #10
 800df2a:	4648      	mov	r0, r9
 800df2c:	9903      	ldr	r1, [sp, #12]
 800df2e:	f000 fafb 	bl	800e528 <__multadd>
 800df32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df34:	f107 38ff 	add.w	r8, r7, #4294967295
 800df38:	9003      	str	r0, [sp, #12]
 800df3a:	2b00      	cmp	r3, #0
 800df3c:	f000 8177 	beq.w	800e22e <_dtoa_r+0xb6e>
 800df40:	4629      	mov	r1, r5
 800df42:	2300      	movs	r3, #0
 800df44:	220a      	movs	r2, #10
 800df46:	4648      	mov	r0, r9
 800df48:	f000 faee 	bl	800e528 <__multadd>
 800df4c:	f1bb 0f00 	cmp.w	fp, #0
 800df50:	4605      	mov	r5, r0
 800df52:	dc6f      	bgt.n	800e034 <_dtoa_r+0x974>
 800df54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800df56:	2b02      	cmp	r3, #2
 800df58:	dc49      	bgt.n	800dfee <_dtoa_r+0x92e>
 800df5a:	e06b      	b.n	800e034 <_dtoa_r+0x974>
 800df5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800df5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800df62:	e73c      	b.n	800ddde <_dtoa_r+0x71e>
 800df64:	3fe00000 	.word	0x3fe00000
 800df68:	40240000 	.word	0x40240000
 800df6c:	9b08      	ldr	r3, [sp, #32]
 800df6e:	1e5c      	subs	r4, r3, #1
 800df70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df72:	42a3      	cmp	r3, r4
 800df74:	db09      	blt.n	800df8a <_dtoa_r+0x8ca>
 800df76:	1b1c      	subs	r4, r3, r4
 800df78:	9b08      	ldr	r3, [sp, #32]
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	f6bf af30 	bge.w	800dde0 <_dtoa_r+0x720>
 800df80:	9b04      	ldr	r3, [sp, #16]
 800df82:	9a08      	ldr	r2, [sp, #32]
 800df84:	1a9e      	subs	r6, r3, r2
 800df86:	2300      	movs	r3, #0
 800df88:	e72b      	b.n	800dde2 <_dtoa_r+0x722>
 800df8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800df8e:	1ae3      	subs	r3, r4, r3
 800df90:	441a      	add	r2, r3
 800df92:	940a      	str	r4, [sp, #40]	@ 0x28
 800df94:	9e04      	ldr	r6, [sp, #16]
 800df96:	2400      	movs	r4, #0
 800df98:	9b08      	ldr	r3, [sp, #32]
 800df9a:	920e      	str	r2, [sp, #56]	@ 0x38
 800df9c:	e721      	b.n	800dde2 <_dtoa_r+0x722>
 800df9e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dfa0:	9e04      	ldr	r6, [sp, #16]
 800dfa2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dfa4:	e728      	b.n	800ddf8 <_dtoa_r+0x738>
 800dfa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800dfaa:	e751      	b.n	800de50 <_dtoa_r+0x790>
 800dfac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dfae:	9903      	ldr	r1, [sp, #12]
 800dfb0:	e750      	b.n	800de54 <_dtoa_r+0x794>
 800dfb2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dfb6:	e751      	b.n	800de5c <_dtoa_r+0x79c>
 800dfb8:	2300      	movs	r3, #0
 800dfba:	e779      	b.n	800deb0 <_dtoa_r+0x7f0>
 800dfbc:	9b06      	ldr	r3, [sp, #24]
 800dfbe:	e777      	b.n	800deb0 <_dtoa_r+0x7f0>
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	930a      	str	r3, [sp, #40]	@ 0x28
 800dfc4:	e779      	b.n	800deba <_dtoa_r+0x7fa>
 800dfc6:	d093      	beq.n	800def0 <_dtoa_r+0x830>
 800dfc8:	9a04      	ldr	r2, [sp, #16]
 800dfca:	331c      	adds	r3, #28
 800dfcc:	441a      	add	r2, r3
 800dfce:	9204      	str	r2, [sp, #16]
 800dfd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dfd2:	441e      	add	r6, r3
 800dfd4:	441a      	add	r2, r3
 800dfd6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dfd8:	e78a      	b.n	800def0 <_dtoa_r+0x830>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	e7f4      	b.n	800dfc8 <_dtoa_r+0x908>
 800dfde:	9b08      	ldr	r3, [sp, #32]
 800dfe0:	46b8      	mov	r8, r7
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	dc20      	bgt.n	800e028 <_dtoa_r+0x968>
 800dfe6:	469b      	mov	fp, r3
 800dfe8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dfea:	2b02      	cmp	r3, #2
 800dfec:	dd1e      	ble.n	800e02c <_dtoa_r+0x96c>
 800dfee:	f1bb 0f00 	cmp.w	fp, #0
 800dff2:	f47f adb1 	bne.w	800db58 <_dtoa_r+0x498>
 800dff6:	4621      	mov	r1, r4
 800dff8:	465b      	mov	r3, fp
 800dffa:	2205      	movs	r2, #5
 800dffc:	4648      	mov	r0, r9
 800dffe:	f000 fa93 	bl	800e528 <__multadd>
 800e002:	4601      	mov	r1, r0
 800e004:	4604      	mov	r4, r0
 800e006:	9803      	ldr	r0, [sp, #12]
 800e008:	f000 fc9e 	bl	800e948 <__mcmp>
 800e00c:	2800      	cmp	r0, #0
 800e00e:	f77f ada3 	ble.w	800db58 <_dtoa_r+0x498>
 800e012:	4656      	mov	r6, sl
 800e014:	2331      	movs	r3, #49	@ 0x31
 800e016:	f108 0801 	add.w	r8, r8, #1
 800e01a:	f806 3b01 	strb.w	r3, [r6], #1
 800e01e:	e59f      	b.n	800db60 <_dtoa_r+0x4a0>
 800e020:	46b8      	mov	r8, r7
 800e022:	9c08      	ldr	r4, [sp, #32]
 800e024:	4625      	mov	r5, r4
 800e026:	e7f4      	b.n	800e012 <_dtoa_r+0x952>
 800e028:	f8dd b020 	ldr.w	fp, [sp, #32]
 800e02c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e02e:	2b00      	cmp	r3, #0
 800e030:	f000 8101 	beq.w	800e236 <_dtoa_r+0xb76>
 800e034:	2e00      	cmp	r6, #0
 800e036:	dd05      	ble.n	800e044 <_dtoa_r+0x984>
 800e038:	4629      	mov	r1, r5
 800e03a:	4632      	mov	r2, r6
 800e03c:	4648      	mov	r0, r9
 800e03e:	f000 fc17 	bl	800e870 <__lshift>
 800e042:	4605      	mov	r5, r0
 800e044:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e046:	2b00      	cmp	r3, #0
 800e048:	d05c      	beq.n	800e104 <_dtoa_r+0xa44>
 800e04a:	4648      	mov	r0, r9
 800e04c:	6869      	ldr	r1, [r5, #4]
 800e04e:	f000 fa09 	bl	800e464 <_Balloc>
 800e052:	4606      	mov	r6, r0
 800e054:	b928      	cbnz	r0, 800e062 <_dtoa_r+0x9a2>
 800e056:	4602      	mov	r2, r0
 800e058:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e05c:	4b80      	ldr	r3, [pc, #512]	@ (800e260 <_dtoa_r+0xba0>)
 800e05e:	f7ff bb43 	b.w	800d6e8 <_dtoa_r+0x28>
 800e062:	692a      	ldr	r2, [r5, #16]
 800e064:	f105 010c 	add.w	r1, r5, #12
 800e068:	3202      	adds	r2, #2
 800e06a:	0092      	lsls	r2, r2, #2
 800e06c:	300c      	adds	r0, #12
 800e06e:	f7ff fa90 	bl	800d592 <memcpy>
 800e072:	2201      	movs	r2, #1
 800e074:	4631      	mov	r1, r6
 800e076:	4648      	mov	r0, r9
 800e078:	f000 fbfa 	bl	800e870 <__lshift>
 800e07c:	462f      	mov	r7, r5
 800e07e:	4605      	mov	r5, r0
 800e080:	f10a 0301 	add.w	r3, sl, #1
 800e084:	9304      	str	r3, [sp, #16]
 800e086:	eb0a 030b 	add.w	r3, sl, fp
 800e08a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e08c:	9b06      	ldr	r3, [sp, #24]
 800e08e:	f003 0301 	and.w	r3, r3, #1
 800e092:	9309      	str	r3, [sp, #36]	@ 0x24
 800e094:	9b04      	ldr	r3, [sp, #16]
 800e096:	4621      	mov	r1, r4
 800e098:	9803      	ldr	r0, [sp, #12]
 800e09a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e09e:	f7ff fa86 	bl	800d5ae <quorem>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	4639      	mov	r1, r7
 800e0a6:	3330      	adds	r3, #48	@ 0x30
 800e0a8:	9006      	str	r0, [sp, #24]
 800e0aa:	9803      	ldr	r0, [sp, #12]
 800e0ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e0ae:	f000 fc4b 	bl	800e948 <__mcmp>
 800e0b2:	462a      	mov	r2, r5
 800e0b4:	9008      	str	r0, [sp, #32]
 800e0b6:	4621      	mov	r1, r4
 800e0b8:	4648      	mov	r0, r9
 800e0ba:	f000 fc61 	bl	800e980 <__mdiff>
 800e0be:	68c2      	ldr	r2, [r0, #12]
 800e0c0:	4606      	mov	r6, r0
 800e0c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0c4:	bb02      	cbnz	r2, 800e108 <_dtoa_r+0xa48>
 800e0c6:	4601      	mov	r1, r0
 800e0c8:	9803      	ldr	r0, [sp, #12]
 800e0ca:	f000 fc3d 	bl	800e948 <__mcmp>
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0d2:	4631      	mov	r1, r6
 800e0d4:	4648      	mov	r0, r9
 800e0d6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800e0da:	f000 fa03 	bl	800e4e4 <_Bfree>
 800e0de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e0e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e0e2:	9e04      	ldr	r6, [sp, #16]
 800e0e4:	ea42 0103 	orr.w	r1, r2, r3
 800e0e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0ea:	4319      	orrs	r1, r3
 800e0ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0ee:	d10d      	bne.n	800e10c <_dtoa_r+0xa4c>
 800e0f0:	2b39      	cmp	r3, #57	@ 0x39
 800e0f2:	d027      	beq.n	800e144 <_dtoa_r+0xa84>
 800e0f4:	9a08      	ldr	r2, [sp, #32]
 800e0f6:	2a00      	cmp	r2, #0
 800e0f8:	dd01      	ble.n	800e0fe <_dtoa_r+0xa3e>
 800e0fa:	9b06      	ldr	r3, [sp, #24]
 800e0fc:	3331      	adds	r3, #49	@ 0x31
 800e0fe:	f88b 3000 	strb.w	r3, [fp]
 800e102:	e52e      	b.n	800db62 <_dtoa_r+0x4a2>
 800e104:	4628      	mov	r0, r5
 800e106:	e7b9      	b.n	800e07c <_dtoa_r+0x9bc>
 800e108:	2201      	movs	r2, #1
 800e10a:	e7e2      	b.n	800e0d2 <_dtoa_r+0xa12>
 800e10c:	9908      	ldr	r1, [sp, #32]
 800e10e:	2900      	cmp	r1, #0
 800e110:	db04      	blt.n	800e11c <_dtoa_r+0xa5c>
 800e112:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800e114:	4301      	orrs	r1, r0
 800e116:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e118:	4301      	orrs	r1, r0
 800e11a:	d120      	bne.n	800e15e <_dtoa_r+0xa9e>
 800e11c:	2a00      	cmp	r2, #0
 800e11e:	ddee      	ble.n	800e0fe <_dtoa_r+0xa3e>
 800e120:	2201      	movs	r2, #1
 800e122:	9903      	ldr	r1, [sp, #12]
 800e124:	4648      	mov	r0, r9
 800e126:	9304      	str	r3, [sp, #16]
 800e128:	f000 fba2 	bl	800e870 <__lshift>
 800e12c:	4621      	mov	r1, r4
 800e12e:	9003      	str	r0, [sp, #12]
 800e130:	f000 fc0a 	bl	800e948 <__mcmp>
 800e134:	2800      	cmp	r0, #0
 800e136:	9b04      	ldr	r3, [sp, #16]
 800e138:	dc02      	bgt.n	800e140 <_dtoa_r+0xa80>
 800e13a:	d1e0      	bne.n	800e0fe <_dtoa_r+0xa3e>
 800e13c:	07da      	lsls	r2, r3, #31
 800e13e:	d5de      	bpl.n	800e0fe <_dtoa_r+0xa3e>
 800e140:	2b39      	cmp	r3, #57	@ 0x39
 800e142:	d1da      	bne.n	800e0fa <_dtoa_r+0xa3a>
 800e144:	2339      	movs	r3, #57	@ 0x39
 800e146:	f88b 3000 	strb.w	r3, [fp]
 800e14a:	4633      	mov	r3, r6
 800e14c:	461e      	mov	r6, r3
 800e14e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e152:	3b01      	subs	r3, #1
 800e154:	2a39      	cmp	r2, #57	@ 0x39
 800e156:	d04e      	beq.n	800e1f6 <_dtoa_r+0xb36>
 800e158:	3201      	adds	r2, #1
 800e15a:	701a      	strb	r2, [r3, #0]
 800e15c:	e501      	b.n	800db62 <_dtoa_r+0x4a2>
 800e15e:	2a00      	cmp	r2, #0
 800e160:	dd03      	ble.n	800e16a <_dtoa_r+0xaaa>
 800e162:	2b39      	cmp	r3, #57	@ 0x39
 800e164:	d0ee      	beq.n	800e144 <_dtoa_r+0xa84>
 800e166:	3301      	adds	r3, #1
 800e168:	e7c9      	b.n	800e0fe <_dtoa_r+0xa3e>
 800e16a:	9a04      	ldr	r2, [sp, #16]
 800e16c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e16e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e172:	428a      	cmp	r2, r1
 800e174:	d028      	beq.n	800e1c8 <_dtoa_r+0xb08>
 800e176:	2300      	movs	r3, #0
 800e178:	220a      	movs	r2, #10
 800e17a:	9903      	ldr	r1, [sp, #12]
 800e17c:	4648      	mov	r0, r9
 800e17e:	f000 f9d3 	bl	800e528 <__multadd>
 800e182:	42af      	cmp	r7, r5
 800e184:	9003      	str	r0, [sp, #12]
 800e186:	f04f 0300 	mov.w	r3, #0
 800e18a:	f04f 020a 	mov.w	r2, #10
 800e18e:	4639      	mov	r1, r7
 800e190:	4648      	mov	r0, r9
 800e192:	d107      	bne.n	800e1a4 <_dtoa_r+0xae4>
 800e194:	f000 f9c8 	bl	800e528 <__multadd>
 800e198:	4607      	mov	r7, r0
 800e19a:	4605      	mov	r5, r0
 800e19c:	9b04      	ldr	r3, [sp, #16]
 800e19e:	3301      	adds	r3, #1
 800e1a0:	9304      	str	r3, [sp, #16]
 800e1a2:	e777      	b.n	800e094 <_dtoa_r+0x9d4>
 800e1a4:	f000 f9c0 	bl	800e528 <__multadd>
 800e1a8:	4629      	mov	r1, r5
 800e1aa:	4607      	mov	r7, r0
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	220a      	movs	r2, #10
 800e1b0:	4648      	mov	r0, r9
 800e1b2:	f000 f9b9 	bl	800e528 <__multadd>
 800e1b6:	4605      	mov	r5, r0
 800e1b8:	e7f0      	b.n	800e19c <_dtoa_r+0xadc>
 800e1ba:	f1bb 0f00 	cmp.w	fp, #0
 800e1be:	bfcc      	ite	gt
 800e1c0:	465e      	movgt	r6, fp
 800e1c2:	2601      	movle	r6, #1
 800e1c4:	2700      	movs	r7, #0
 800e1c6:	4456      	add	r6, sl
 800e1c8:	2201      	movs	r2, #1
 800e1ca:	9903      	ldr	r1, [sp, #12]
 800e1cc:	4648      	mov	r0, r9
 800e1ce:	9304      	str	r3, [sp, #16]
 800e1d0:	f000 fb4e 	bl	800e870 <__lshift>
 800e1d4:	4621      	mov	r1, r4
 800e1d6:	9003      	str	r0, [sp, #12]
 800e1d8:	f000 fbb6 	bl	800e948 <__mcmp>
 800e1dc:	2800      	cmp	r0, #0
 800e1de:	dcb4      	bgt.n	800e14a <_dtoa_r+0xa8a>
 800e1e0:	d102      	bne.n	800e1e8 <_dtoa_r+0xb28>
 800e1e2:	9b04      	ldr	r3, [sp, #16]
 800e1e4:	07db      	lsls	r3, r3, #31
 800e1e6:	d4b0      	bmi.n	800e14a <_dtoa_r+0xa8a>
 800e1e8:	4633      	mov	r3, r6
 800e1ea:	461e      	mov	r6, r3
 800e1ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1f0:	2a30      	cmp	r2, #48	@ 0x30
 800e1f2:	d0fa      	beq.n	800e1ea <_dtoa_r+0xb2a>
 800e1f4:	e4b5      	b.n	800db62 <_dtoa_r+0x4a2>
 800e1f6:	459a      	cmp	sl, r3
 800e1f8:	d1a8      	bne.n	800e14c <_dtoa_r+0xa8c>
 800e1fa:	2331      	movs	r3, #49	@ 0x31
 800e1fc:	f108 0801 	add.w	r8, r8, #1
 800e200:	f88a 3000 	strb.w	r3, [sl]
 800e204:	e4ad      	b.n	800db62 <_dtoa_r+0x4a2>
 800e206:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e208:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e264 <_dtoa_r+0xba4>
 800e20c:	b11b      	cbz	r3, 800e216 <_dtoa_r+0xb56>
 800e20e:	f10a 0308 	add.w	r3, sl, #8
 800e212:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e214:	6013      	str	r3, [r2, #0]
 800e216:	4650      	mov	r0, sl
 800e218:	b017      	add	sp, #92	@ 0x5c
 800e21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e21e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e220:	2b01      	cmp	r3, #1
 800e222:	f77f ae2e 	ble.w	800de82 <_dtoa_r+0x7c2>
 800e226:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e228:	930a      	str	r3, [sp, #40]	@ 0x28
 800e22a:	2001      	movs	r0, #1
 800e22c:	e64d      	b.n	800deca <_dtoa_r+0x80a>
 800e22e:	f1bb 0f00 	cmp.w	fp, #0
 800e232:	f77f aed9 	ble.w	800dfe8 <_dtoa_r+0x928>
 800e236:	4656      	mov	r6, sl
 800e238:	4621      	mov	r1, r4
 800e23a:	9803      	ldr	r0, [sp, #12]
 800e23c:	f7ff f9b7 	bl	800d5ae <quorem>
 800e240:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e244:	f806 3b01 	strb.w	r3, [r6], #1
 800e248:	eba6 020a 	sub.w	r2, r6, sl
 800e24c:	4593      	cmp	fp, r2
 800e24e:	ddb4      	ble.n	800e1ba <_dtoa_r+0xafa>
 800e250:	2300      	movs	r3, #0
 800e252:	220a      	movs	r2, #10
 800e254:	4648      	mov	r0, r9
 800e256:	9903      	ldr	r1, [sp, #12]
 800e258:	f000 f966 	bl	800e528 <__multadd>
 800e25c:	9003      	str	r0, [sp, #12]
 800e25e:	e7eb      	b.n	800e238 <_dtoa_r+0xb78>
 800e260:	0800fe13 	.word	0x0800fe13
 800e264:	0800fd97 	.word	0x0800fd97

0800e268 <_free_r>:
 800e268:	b538      	push	{r3, r4, r5, lr}
 800e26a:	4605      	mov	r5, r0
 800e26c:	2900      	cmp	r1, #0
 800e26e:	d040      	beq.n	800e2f2 <_free_r+0x8a>
 800e270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e274:	1f0c      	subs	r4, r1, #4
 800e276:	2b00      	cmp	r3, #0
 800e278:	bfb8      	it	lt
 800e27a:	18e4      	addlt	r4, r4, r3
 800e27c:	f000 f8e6 	bl	800e44c <__malloc_lock>
 800e280:	4a1c      	ldr	r2, [pc, #112]	@ (800e2f4 <_free_r+0x8c>)
 800e282:	6813      	ldr	r3, [r2, #0]
 800e284:	b933      	cbnz	r3, 800e294 <_free_r+0x2c>
 800e286:	6063      	str	r3, [r4, #4]
 800e288:	6014      	str	r4, [r2, #0]
 800e28a:	4628      	mov	r0, r5
 800e28c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e290:	f000 b8e2 	b.w	800e458 <__malloc_unlock>
 800e294:	42a3      	cmp	r3, r4
 800e296:	d908      	bls.n	800e2aa <_free_r+0x42>
 800e298:	6820      	ldr	r0, [r4, #0]
 800e29a:	1821      	adds	r1, r4, r0
 800e29c:	428b      	cmp	r3, r1
 800e29e:	bf01      	itttt	eq
 800e2a0:	6819      	ldreq	r1, [r3, #0]
 800e2a2:	685b      	ldreq	r3, [r3, #4]
 800e2a4:	1809      	addeq	r1, r1, r0
 800e2a6:	6021      	streq	r1, [r4, #0]
 800e2a8:	e7ed      	b.n	800e286 <_free_r+0x1e>
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	685b      	ldr	r3, [r3, #4]
 800e2ae:	b10b      	cbz	r3, 800e2b4 <_free_r+0x4c>
 800e2b0:	42a3      	cmp	r3, r4
 800e2b2:	d9fa      	bls.n	800e2aa <_free_r+0x42>
 800e2b4:	6811      	ldr	r1, [r2, #0]
 800e2b6:	1850      	adds	r0, r2, r1
 800e2b8:	42a0      	cmp	r0, r4
 800e2ba:	d10b      	bne.n	800e2d4 <_free_r+0x6c>
 800e2bc:	6820      	ldr	r0, [r4, #0]
 800e2be:	4401      	add	r1, r0
 800e2c0:	1850      	adds	r0, r2, r1
 800e2c2:	4283      	cmp	r3, r0
 800e2c4:	6011      	str	r1, [r2, #0]
 800e2c6:	d1e0      	bne.n	800e28a <_free_r+0x22>
 800e2c8:	6818      	ldr	r0, [r3, #0]
 800e2ca:	685b      	ldr	r3, [r3, #4]
 800e2cc:	4408      	add	r0, r1
 800e2ce:	6010      	str	r0, [r2, #0]
 800e2d0:	6053      	str	r3, [r2, #4]
 800e2d2:	e7da      	b.n	800e28a <_free_r+0x22>
 800e2d4:	d902      	bls.n	800e2dc <_free_r+0x74>
 800e2d6:	230c      	movs	r3, #12
 800e2d8:	602b      	str	r3, [r5, #0]
 800e2da:	e7d6      	b.n	800e28a <_free_r+0x22>
 800e2dc:	6820      	ldr	r0, [r4, #0]
 800e2de:	1821      	adds	r1, r4, r0
 800e2e0:	428b      	cmp	r3, r1
 800e2e2:	bf01      	itttt	eq
 800e2e4:	6819      	ldreq	r1, [r3, #0]
 800e2e6:	685b      	ldreq	r3, [r3, #4]
 800e2e8:	1809      	addeq	r1, r1, r0
 800e2ea:	6021      	streq	r1, [r4, #0]
 800e2ec:	6063      	str	r3, [r4, #4]
 800e2ee:	6054      	str	r4, [r2, #4]
 800e2f0:	e7cb      	b.n	800e28a <_free_r+0x22>
 800e2f2:	bd38      	pop	{r3, r4, r5, pc}
 800e2f4:	200007e0 	.word	0x200007e0

0800e2f8 <malloc>:
 800e2f8:	4b02      	ldr	r3, [pc, #8]	@ (800e304 <malloc+0xc>)
 800e2fa:	4601      	mov	r1, r0
 800e2fc:	6818      	ldr	r0, [r3, #0]
 800e2fe:	f000 b825 	b.w	800e34c <_malloc_r>
 800e302:	bf00      	nop
 800e304:	20000058 	.word	0x20000058

0800e308 <sbrk_aligned>:
 800e308:	b570      	push	{r4, r5, r6, lr}
 800e30a:	4e0f      	ldr	r6, [pc, #60]	@ (800e348 <sbrk_aligned+0x40>)
 800e30c:	460c      	mov	r4, r1
 800e30e:	6831      	ldr	r1, [r6, #0]
 800e310:	4605      	mov	r5, r0
 800e312:	b911      	cbnz	r1, 800e31a <sbrk_aligned+0x12>
 800e314:	f000 ffe4 	bl	800f2e0 <_sbrk_r>
 800e318:	6030      	str	r0, [r6, #0]
 800e31a:	4621      	mov	r1, r4
 800e31c:	4628      	mov	r0, r5
 800e31e:	f000 ffdf 	bl	800f2e0 <_sbrk_r>
 800e322:	1c43      	adds	r3, r0, #1
 800e324:	d103      	bne.n	800e32e <sbrk_aligned+0x26>
 800e326:	f04f 34ff 	mov.w	r4, #4294967295
 800e32a:	4620      	mov	r0, r4
 800e32c:	bd70      	pop	{r4, r5, r6, pc}
 800e32e:	1cc4      	adds	r4, r0, #3
 800e330:	f024 0403 	bic.w	r4, r4, #3
 800e334:	42a0      	cmp	r0, r4
 800e336:	d0f8      	beq.n	800e32a <sbrk_aligned+0x22>
 800e338:	1a21      	subs	r1, r4, r0
 800e33a:	4628      	mov	r0, r5
 800e33c:	f000 ffd0 	bl	800f2e0 <_sbrk_r>
 800e340:	3001      	adds	r0, #1
 800e342:	d1f2      	bne.n	800e32a <sbrk_aligned+0x22>
 800e344:	e7ef      	b.n	800e326 <sbrk_aligned+0x1e>
 800e346:	bf00      	nop
 800e348:	200007dc 	.word	0x200007dc

0800e34c <_malloc_r>:
 800e34c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e350:	1ccd      	adds	r5, r1, #3
 800e352:	f025 0503 	bic.w	r5, r5, #3
 800e356:	3508      	adds	r5, #8
 800e358:	2d0c      	cmp	r5, #12
 800e35a:	bf38      	it	cc
 800e35c:	250c      	movcc	r5, #12
 800e35e:	2d00      	cmp	r5, #0
 800e360:	4606      	mov	r6, r0
 800e362:	db01      	blt.n	800e368 <_malloc_r+0x1c>
 800e364:	42a9      	cmp	r1, r5
 800e366:	d904      	bls.n	800e372 <_malloc_r+0x26>
 800e368:	230c      	movs	r3, #12
 800e36a:	6033      	str	r3, [r6, #0]
 800e36c:	2000      	movs	r0, #0
 800e36e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e372:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e448 <_malloc_r+0xfc>
 800e376:	f000 f869 	bl	800e44c <__malloc_lock>
 800e37a:	f8d8 3000 	ldr.w	r3, [r8]
 800e37e:	461c      	mov	r4, r3
 800e380:	bb44      	cbnz	r4, 800e3d4 <_malloc_r+0x88>
 800e382:	4629      	mov	r1, r5
 800e384:	4630      	mov	r0, r6
 800e386:	f7ff ffbf 	bl	800e308 <sbrk_aligned>
 800e38a:	1c43      	adds	r3, r0, #1
 800e38c:	4604      	mov	r4, r0
 800e38e:	d158      	bne.n	800e442 <_malloc_r+0xf6>
 800e390:	f8d8 4000 	ldr.w	r4, [r8]
 800e394:	4627      	mov	r7, r4
 800e396:	2f00      	cmp	r7, #0
 800e398:	d143      	bne.n	800e422 <_malloc_r+0xd6>
 800e39a:	2c00      	cmp	r4, #0
 800e39c:	d04b      	beq.n	800e436 <_malloc_r+0xea>
 800e39e:	6823      	ldr	r3, [r4, #0]
 800e3a0:	4639      	mov	r1, r7
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	eb04 0903 	add.w	r9, r4, r3
 800e3a8:	f000 ff9a 	bl	800f2e0 <_sbrk_r>
 800e3ac:	4581      	cmp	r9, r0
 800e3ae:	d142      	bne.n	800e436 <_malloc_r+0xea>
 800e3b0:	6821      	ldr	r1, [r4, #0]
 800e3b2:	4630      	mov	r0, r6
 800e3b4:	1a6d      	subs	r5, r5, r1
 800e3b6:	4629      	mov	r1, r5
 800e3b8:	f7ff ffa6 	bl	800e308 <sbrk_aligned>
 800e3bc:	3001      	adds	r0, #1
 800e3be:	d03a      	beq.n	800e436 <_malloc_r+0xea>
 800e3c0:	6823      	ldr	r3, [r4, #0]
 800e3c2:	442b      	add	r3, r5
 800e3c4:	6023      	str	r3, [r4, #0]
 800e3c6:	f8d8 3000 	ldr.w	r3, [r8]
 800e3ca:	685a      	ldr	r2, [r3, #4]
 800e3cc:	bb62      	cbnz	r2, 800e428 <_malloc_r+0xdc>
 800e3ce:	f8c8 7000 	str.w	r7, [r8]
 800e3d2:	e00f      	b.n	800e3f4 <_malloc_r+0xa8>
 800e3d4:	6822      	ldr	r2, [r4, #0]
 800e3d6:	1b52      	subs	r2, r2, r5
 800e3d8:	d420      	bmi.n	800e41c <_malloc_r+0xd0>
 800e3da:	2a0b      	cmp	r2, #11
 800e3dc:	d917      	bls.n	800e40e <_malloc_r+0xc2>
 800e3de:	1961      	adds	r1, r4, r5
 800e3e0:	42a3      	cmp	r3, r4
 800e3e2:	6025      	str	r5, [r4, #0]
 800e3e4:	bf18      	it	ne
 800e3e6:	6059      	strne	r1, [r3, #4]
 800e3e8:	6863      	ldr	r3, [r4, #4]
 800e3ea:	bf08      	it	eq
 800e3ec:	f8c8 1000 	streq.w	r1, [r8]
 800e3f0:	5162      	str	r2, [r4, r5]
 800e3f2:	604b      	str	r3, [r1, #4]
 800e3f4:	4630      	mov	r0, r6
 800e3f6:	f000 f82f 	bl	800e458 <__malloc_unlock>
 800e3fa:	f104 000b 	add.w	r0, r4, #11
 800e3fe:	1d23      	adds	r3, r4, #4
 800e400:	f020 0007 	bic.w	r0, r0, #7
 800e404:	1ac2      	subs	r2, r0, r3
 800e406:	bf1c      	itt	ne
 800e408:	1a1b      	subne	r3, r3, r0
 800e40a:	50a3      	strne	r3, [r4, r2]
 800e40c:	e7af      	b.n	800e36e <_malloc_r+0x22>
 800e40e:	6862      	ldr	r2, [r4, #4]
 800e410:	42a3      	cmp	r3, r4
 800e412:	bf0c      	ite	eq
 800e414:	f8c8 2000 	streq.w	r2, [r8]
 800e418:	605a      	strne	r2, [r3, #4]
 800e41a:	e7eb      	b.n	800e3f4 <_malloc_r+0xa8>
 800e41c:	4623      	mov	r3, r4
 800e41e:	6864      	ldr	r4, [r4, #4]
 800e420:	e7ae      	b.n	800e380 <_malloc_r+0x34>
 800e422:	463c      	mov	r4, r7
 800e424:	687f      	ldr	r7, [r7, #4]
 800e426:	e7b6      	b.n	800e396 <_malloc_r+0x4a>
 800e428:	461a      	mov	r2, r3
 800e42a:	685b      	ldr	r3, [r3, #4]
 800e42c:	42a3      	cmp	r3, r4
 800e42e:	d1fb      	bne.n	800e428 <_malloc_r+0xdc>
 800e430:	2300      	movs	r3, #0
 800e432:	6053      	str	r3, [r2, #4]
 800e434:	e7de      	b.n	800e3f4 <_malloc_r+0xa8>
 800e436:	230c      	movs	r3, #12
 800e438:	4630      	mov	r0, r6
 800e43a:	6033      	str	r3, [r6, #0]
 800e43c:	f000 f80c 	bl	800e458 <__malloc_unlock>
 800e440:	e794      	b.n	800e36c <_malloc_r+0x20>
 800e442:	6005      	str	r5, [r0, #0]
 800e444:	e7d6      	b.n	800e3f4 <_malloc_r+0xa8>
 800e446:	bf00      	nop
 800e448:	200007e0 	.word	0x200007e0

0800e44c <__malloc_lock>:
 800e44c:	4801      	ldr	r0, [pc, #4]	@ (800e454 <__malloc_lock+0x8>)
 800e44e:	f7ff b890 	b.w	800d572 <__retarget_lock_acquire_recursive>
 800e452:	bf00      	nop
 800e454:	200007d8 	.word	0x200007d8

0800e458 <__malloc_unlock>:
 800e458:	4801      	ldr	r0, [pc, #4]	@ (800e460 <__malloc_unlock+0x8>)
 800e45a:	f7ff b88b 	b.w	800d574 <__retarget_lock_release_recursive>
 800e45e:	bf00      	nop
 800e460:	200007d8 	.word	0x200007d8

0800e464 <_Balloc>:
 800e464:	b570      	push	{r4, r5, r6, lr}
 800e466:	69c6      	ldr	r6, [r0, #28]
 800e468:	4604      	mov	r4, r0
 800e46a:	460d      	mov	r5, r1
 800e46c:	b976      	cbnz	r6, 800e48c <_Balloc+0x28>
 800e46e:	2010      	movs	r0, #16
 800e470:	f7ff ff42 	bl	800e2f8 <malloc>
 800e474:	4602      	mov	r2, r0
 800e476:	61e0      	str	r0, [r4, #28]
 800e478:	b920      	cbnz	r0, 800e484 <_Balloc+0x20>
 800e47a:	216b      	movs	r1, #107	@ 0x6b
 800e47c:	4b17      	ldr	r3, [pc, #92]	@ (800e4dc <_Balloc+0x78>)
 800e47e:	4818      	ldr	r0, [pc, #96]	@ (800e4e0 <_Balloc+0x7c>)
 800e480:	f000 ff3e 	bl	800f300 <__assert_func>
 800e484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e488:	6006      	str	r6, [r0, #0]
 800e48a:	60c6      	str	r6, [r0, #12]
 800e48c:	69e6      	ldr	r6, [r4, #28]
 800e48e:	68f3      	ldr	r3, [r6, #12]
 800e490:	b183      	cbz	r3, 800e4b4 <_Balloc+0x50>
 800e492:	69e3      	ldr	r3, [r4, #28]
 800e494:	68db      	ldr	r3, [r3, #12]
 800e496:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e49a:	b9b8      	cbnz	r0, 800e4cc <_Balloc+0x68>
 800e49c:	2101      	movs	r1, #1
 800e49e:	fa01 f605 	lsl.w	r6, r1, r5
 800e4a2:	1d72      	adds	r2, r6, #5
 800e4a4:	4620      	mov	r0, r4
 800e4a6:	0092      	lsls	r2, r2, #2
 800e4a8:	f000 ff48 	bl	800f33c <_calloc_r>
 800e4ac:	b160      	cbz	r0, 800e4c8 <_Balloc+0x64>
 800e4ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e4b2:	e00e      	b.n	800e4d2 <_Balloc+0x6e>
 800e4b4:	2221      	movs	r2, #33	@ 0x21
 800e4b6:	2104      	movs	r1, #4
 800e4b8:	4620      	mov	r0, r4
 800e4ba:	f000 ff3f 	bl	800f33c <_calloc_r>
 800e4be:	69e3      	ldr	r3, [r4, #28]
 800e4c0:	60f0      	str	r0, [r6, #12]
 800e4c2:	68db      	ldr	r3, [r3, #12]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d1e4      	bne.n	800e492 <_Balloc+0x2e>
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	bd70      	pop	{r4, r5, r6, pc}
 800e4cc:	6802      	ldr	r2, [r0, #0]
 800e4ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e4d8:	e7f7      	b.n	800e4ca <_Balloc+0x66>
 800e4da:	bf00      	nop
 800e4dc:	0800fda4 	.word	0x0800fda4
 800e4e0:	0800fe24 	.word	0x0800fe24

0800e4e4 <_Bfree>:
 800e4e4:	b570      	push	{r4, r5, r6, lr}
 800e4e6:	69c6      	ldr	r6, [r0, #28]
 800e4e8:	4605      	mov	r5, r0
 800e4ea:	460c      	mov	r4, r1
 800e4ec:	b976      	cbnz	r6, 800e50c <_Bfree+0x28>
 800e4ee:	2010      	movs	r0, #16
 800e4f0:	f7ff ff02 	bl	800e2f8 <malloc>
 800e4f4:	4602      	mov	r2, r0
 800e4f6:	61e8      	str	r0, [r5, #28]
 800e4f8:	b920      	cbnz	r0, 800e504 <_Bfree+0x20>
 800e4fa:	218f      	movs	r1, #143	@ 0x8f
 800e4fc:	4b08      	ldr	r3, [pc, #32]	@ (800e520 <_Bfree+0x3c>)
 800e4fe:	4809      	ldr	r0, [pc, #36]	@ (800e524 <_Bfree+0x40>)
 800e500:	f000 fefe 	bl	800f300 <__assert_func>
 800e504:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e508:	6006      	str	r6, [r0, #0]
 800e50a:	60c6      	str	r6, [r0, #12]
 800e50c:	b13c      	cbz	r4, 800e51e <_Bfree+0x3a>
 800e50e:	69eb      	ldr	r3, [r5, #28]
 800e510:	6862      	ldr	r2, [r4, #4]
 800e512:	68db      	ldr	r3, [r3, #12]
 800e514:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e518:	6021      	str	r1, [r4, #0]
 800e51a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e51e:	bd70      	pop	{r4, r5, r6, pc}
 800e520:	0800fda4 	.word	0x0800fda4
 800e524:	0800fe24 	.word	0x0800fe24

0800e528 <__multadd>:
 800e528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e52c:	4607      	mov	r7, r0
 800e52e:	460c      	mov	r4, r1
 800e530:	461e      	mov	r6, r3
 800e532:	2000      	movs	r0, #0
 800e534:	690d      	ldr	r5, [r1, #16]
 800e536:	f101 0c14 	add.w	ip, r1, #20
 800e53a:	f8dc 3000 	ldr.w	r3, [ip]
 800e53e:	3001      	adds	r0, #1
 800e540:	b299      	uxth	r1, r3
 800e542:	fb02 6101 	mla	r1, r2, r1, r6
 800e546:	0c1e      	lsrs	r6, r3, #16
 800e548:	0c0b      	lsrs	r3, r1, #16
 800e54a:	fb02 3306 	mla	r3, r2, r6, r3
 800e54e:	b289      	uxth	r1, r1
 800e550:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e554:	4285      	cmp	r5, r0
 800e556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e55a:	f84c 1b04 	str.w	r1, [ip], #4
 800e55e:	dcec      	bgt.n	800e53a <__multadd+0x12>
 800e560:	b30e      	cbz	r6, 800e5a6 <__multadd+0x7e>
 800e562:	68a3      	ldr	r3, [r4, #8]
 800e564:	42ab      	cmp	r3, r5
 800e566:	dc19      	bgt.n	800e59c <__multadd+0x74>
 800e568:	6861      	ldr	r1, [r4, #4]
 800e56a:	4638      	mov	r0, r7
 800e56c:	3101      	adds	r1, #1
 800e56e:	f7ff ff79 	bl	800e464 <_Balloc>
 800e572:	4680      	mov	r8, r0
 800e574:	b928      	cbnz	r0, 800e582 <__multadd+0x5a>
 800e576:	4602      	mov	r2, r0
 800e578:	21ba      	movs	r1, #186	@ 0xba
 800e57a:	4b0c      	ldr	r3, [pc, #48]	@ (800e5ac <__multadd+0x84>)
 800e57c:	480c      	ldr	r0, [pc, #48]	@ (800e5b0 <__multadd+0x88>)
 800e57e:	f000 febf 	bl	800f300 <__assert_func>
 800e582:	6922      	ldr	r2, [r4, #16]
 800e584:	f104 010c 	add.w	r1, r4, #12
 800e588:	3202      	adds	r2, #2
 800e58a:	0092      	lsls	r2, r2, #2
 800e58c:	300c      	adds	r0, #12
 800e58e:	f7ff f800 	bl	800d592 <memcpy>
 800e592:	4621      	mov	r1, r4
 800e594:	4638      	mov	r0, r7
 800e596:	f7ff ffa5 	bl	800e4e4 <_Bfree>
 800e59a:	4644      	mov	r4, r8
 800e59c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e5a0:	3501      	adds	r5, #1
 800e5a2:	615e      	str	r6, [r3, #20]
 800e5a4:	6125      	str	r5, [r4, #16]
 800e5a6:	4620      	mov	r0, r4
 800e5a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5ac:	0800fe13 	.word	0x0800fe13
 800e5b0:	0800fe24 	.word	0x0800fe24

0800e5b4 <__hi0bits>:
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e5ba:	bf3a      	itte	cc
 800e5bc:	0403      	lslcc	r3, r0, #16
 800e5be:	2010      	movcc	r0, #16
 800e5c0:	2000      	movcs	r0, #0
 800e5c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e5c6:	bf3c      	itt	cc
 800e5c8:	021b      	lslcc	r3, r3, #8
 800e5ca:	3008      	addcc	r0, #8
 800e5cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5d0:	bf3c      	itt	cc
 800e5d2:	011b      	lslcc	r3, r3, #4
 800e5d4:	3004      	addcc	r0, #4
 800e5d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e5da:	bf3c      	itt	cc
 800e5dc:	009b      	lslcc	r3, r3, #2
 800e5de:	3002      	addcc	r0, #2
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	db05      	blt.n	800e5f0 <__hi0bits+0x3c>
 800e5e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e5e8:	f100 0001 	add.w	r0, r0, #1
 800e5ec:	bf08      	it	eq
 800e5ee:	2020      	moveq	r0, #32
 800e5f0:	4770      	bx	lr

0800e5f2 <__lo0bits>:
 800e5f2:	6803      	ldr	r3, [r0, #0]
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	f013 0007 	ands.w	r0, r3, #7
 800e5fa:	d00b      	beq.n	800e614 <__lo0bits+0x22>
 800e5fc:	07d9      	lsls	r1, r3, #31
 800e5fe:	d421      	bmi.n	800e644 <__lo0bits+0x52>
 800e600:	0798      	lsls	r0, r3, #30
 800e602:	bf49      	itett	mi
 800e604:	085b      	lsrmi	r3, r3, #1
 800e606:	089b      	lsrpl	r3, r3, #2
 800e608:	2001      	movmi	r0, #1
 800e60a:	6013      	strmi	r3, [r2, #0]
 800e60c:	bf5c      	itt	pl
 800e60e:	2002      	movpl	r0, #2
 800e610:	6013      	strpl	r3, [r2, #0]
 800e612:	4770      	bx	lr
 800e614:	b299      	uxth	r1, r3
 800e616:	b909      	cbnz	r1, 800e61c <__lo0bits+0x2a>
 800e618:	2010      	movs	r0, #16
 800e61a:	0c1b      	lsrs	r3, r3, #16
 800e61c:	b2d9      	uxtb	r1, r3
 800e61e:	b909      	cbnz	r1, 800e624 <__lo0bits+0x32>
 800e620:	3008      	adds	r0, #8
 800e622:	0a1b      	lsrs	r3, r3, #8
 800e624:	0719      	lsls	r1, r3, #28
 800e626:	bf04      	itt	eq
 800e628:	091b      	lsreq	r3, r3, #4
 800e62a:	3004      	addeq	r0, #4
 800e62c:	0799      	lsls	r1, r3, #30
 800e62e:	bf04      	itt	eq
 800e630:	089b      	lsreq	r3, r3, #2
 800e632:	3002      	addeq	r0, #2
 800e634:	07d9      	lsls	r1, r3, #31
 800e636:	d403      	bmi.n	800e640 <__lo0bits+0x4e>
 800e638:	085b      	lsrs	r3, r3, #1
 800e63a:	f100 0001 	add.w	r0, r0, #1
 800e63e:	d003      	beq.n	800e648 <__lo0bits+0x56>
 800e640:	6013      	str	r3, [r2, #0]
 800e642:	4770      	bx	lr
 800e644:	2000      	movs	r0, #0
 800e646:	4770      	bx	lr
 800e648:	2020      	movs	r0, #32
 800e64a:	4770      	bx	lr

0800e64c <__i2b>:
 800e64c:	b510      	push	{r4, lr}
 800e64e:	460c      	mov	r4, r1
 800e650:	2101      	movs	r1, #1
 800e652:	f7ff ff07 	bl	800e464 <_Balloc>
 800e656:	4602      	mov	r2, r0
 800e658:	b928      	cbnz	r0, 800e666 <__i2b+0x1a>
 800e65a:	f240 1145 	movw	r1, #325	@ 0x145
 800e65e:	4b04      	ldr	r3, [pc, #16]	@ (800e670 <__i2b+0x24>)
 800e660:	4804      	ldr	r0, [pc, #16]	@ (800e674 <__i2b+0x28>)
 800e662:	f000 fe4d 	bl	800f300 <__assert_func>
 800e666:	2301      	movs	r3, #1
 800e668:	6144      	str	r4, [r0, #20]
 800e66a:	6103      	str	r3, [r0, #16]
 800e66c:	bd10      	pop	{r4, pc}
 800e66e:	bf00      	nop
 800e670:	0800fe13 	.word	0x0800fe13
 800e674:	0800fe24 	.word	0x0800fe24

0800e678 <__multiply>:
 800e678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e67c:	4617      	mov	r7, r2
 800e67e:	690a      	ldr	r2, [r1, #16]
 800e680:	693b      	ldr	r3, [r7, #16]
 800e682:	4689      	mov	r9, r1
 800e684:	429a      	cmp	r2, r3
 800e686:	bfa2      	ittt	ge
 800e688:	463b      	movge	r3, r7
 800e68a:	460f      	movge	r7, r1
 800e68c:	4699      	movge	r9, r3
 800e68e:	693d      	ldr	r5, [r7, #16]
 800e690:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e694:	68bb      	ldr	r3, [r7, #8]
 800e696:	6879      	ldr	r1, [r7, #4]
 800e698:	eb05 060a 	add.w	r6, r5, sl
 800e69c:	42b3      	cmp	r3, r6
 800e69e:	b085      	sub	sp, #20
 800e6a0:	bfb8      	it	lt
 800e6a2:	3101      	addlt	r1, #1
 800e6a4:	f7ff fede 	bl	800e464 <_Balloc>
 800e6a8:	b930      	cbnz	r0, 800e6b8 <__multiply+0x40>
 800e6aa:	4602      	mov	r2, r0
 800e6ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e6b0:	4b40      	ldr	r3, [pc, #256]	@ (800e7b4 <__multiply+0x13c>)
 800e6b2:	4841      	ldr	r0, [pc, #260]	@ (800e7b8 <__multiply+0x140>)
 800e6b4:	f000 fe24 	bl	800f300 <__assert_func>
 800e6b8:	f100 0414 	add.w	r4, r0, #20
 800e6bc:	4623      	mov	r3, r4
 800e6be:	2200      	movs	r2, #0
 800e6c0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e6c4:	4573      	cmp	r3, lr
 800e6c6:	d320      	bcc.n	800e70a <__multiply+0x92>
 800e6c8:	f107 0814 	add.w	r8, r7, #20
 800e6cc:	f109 0114 	add.w	r1, r9, #20
 800e6d0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e6d4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e6d8:	9302      	str	r3, [sp, #8]
 800e6da:	1beb      	subs	r3, r5, r7
 800e6dc:	3b15      	subs	r3, #21
 800e6de:	f023 0303 	bic.w	r3, r3, #3
 800e6e2:	3304      	adds	r3, #4
 800e6e4:	3715      	adds	r7, #21
 800e6e6:	42bd      	cmp	r5, r7
 800e6e8:	bf38      	it	cc
 800e6ea:	2304      	movcc	r3, #4
 800e6ec:	9301      	str	r3, [sp, #4]
 800e6ee:	9b02      	ldr	r3, [sp, #8]
 800e6f0:	9103      	str	r1, [sp, #12]
 800e6f2:	428b      	cmp	r3, r1
 800e6f4:	d80c      	bhi.n	800e710 <__multiply+0x98>
 800e6f6:	2e00      	cmp	r6, #0
 800e6f8:	dd03      	ble.n	800e702 <__multiply+0x8a>
 800e6fa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d055      	beq.n	800e7ae <__multiply+0x136>
 800e702:	6106      	str	r6, [r0, #16]
 800e704:	b005      	add	sp, #20
 800e706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e70a:	f843 2b04 	str.w	r2, [r3], #4
 800e70e:	e7d9      	b.n	800e6c4 <__multiply+0x4c>
 800e710:	f8b1 a000 	ldrh.w	sl, [r1]
 800e714:	f1ba 0f00 	cmp.w	sl, #0
 800e718:	d01f      	beq.n	800e75a <__multiply+0xe2>
 800e71a:	46c4      	mov	ip, r8
 800e71c:	46a1      	mov	r9, r4
 800e71e:	2700      	movs	r7, #0
 800e720:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e724:	f8d9 3000 	ldr.w	r3, [r9]
 800e728:	fa1f fb82 	uxth.w	fp, r2
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	fb0a 330b 	mla	r3, sl, fp, r3
 800e732:	443b      	add	r3, r7
 800e734:	f8d9 7000 	ldr.w	r7, [r9]
 800e738:	0c12      	lsrs	r2, r2, #16
 800e73a:	0c3f      	lsrs	r7, r7, #16
 800e73c:	fb0a 7202 	mla	r2, sl, r2, r7
 800e740:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e744:	b29b      	uxth	r3, r3
 800e746:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e74a:	4565      	cmp	r5, ip
 800e74c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e750:	f849 3b04 	str.w	r3, [r9], #4
 800e754:	d8e4      	bhi.n	800e720 <__multiply+0xa8>
 800e756:	9b01      	ldr	r3, [sp, #4]
 800e758:	50e7      	str	r7, [r4, r3]
 800e75a:	9b03      	ldr	r3, [sp, #12]
 800e75c:	3104      	adds	r1, #4
 800e75e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e762:	f1b9 0f00 	cmp.w	r9, #0
 800e766:	d020      	beq.n	800e7aa <__multiply+0x132>
 800e768:	4647      	mov	r7, r8
 800e76a:	46a4      	mov	ip, r4
 800e76c:	f04f 0a00 	mov.w	sl, #0
 800e770:	6823      	ldr	r3, [r4, #0]
 800e772:	f8b7 b000 	ldrh.w	fp, [r7]
 800e776:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	fb09 220b 	mla	r2, r9, fp, r2
 800e780:	4452      	add	r2, sl
 800e782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e786:	f84c 3b04 	str.w	r3, [ip], #4
 800e78a:	f857 3b04 	ldr.w	r3, [r7], #4
 800e78e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e792:	f8bc 3000 	ldrh.w	r3, [ip]
 800e796:	42bd      	cmp	r5, r7
 800e798:	fb09 330a 	mla	r3, r9, sl, r3
 800e79c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e7a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e7a4:	d8e5      	bhi.n	800e772 <__multiply+0xfa>
 800e7a6:	9a01      	ldr	r2, [sp, #4]
 800e7a8:	50a3      	str	r3, [r4, r2]
 800e7aa:	3404      	adds	r4, #4
 800e7ac:	e79f      	b.n	800e6ee <__multiply+0x76>
 800e7ae:	3e01      	subs	r6, #1
 800e7b0:	e7a1      	b.n	800e6f6 <__multiply+0x7e>
 800e7b2:	bf00      	nop
 800e7b4:	0800fe13 	.word	0x0800fe13
 800e7b8:	0800fe24 	.word	0x0800fe24

0800e7bc <__pow5mult>:
 800e7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7c0:	4615      	mov	r5, r2
 800e7c2:	f012 0203 	ands.w	r2, r2, #3
 800e7c6:	4607      	mov	r7, r0
 800e7c8:	460e      	mov	r6, r1
 800e7ca:	d007      	beq.n	800e7dc <__pow5mult+0x20>
 800e7cc:	4c25      	ldr	r4, [pc, #148]	@ (800e864 <__pow5mult+0xa8>)
 800e7ce:	3a01      	subs	r2, #1
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e7d6:	f7ff fea7 	bl	800e528 <__multadd>
 800e7da:	4606      	mov	r6, r0
 800e7dc:	10ad      	asrs	r5, r5, #2
 800e7de:	d03d      	beq.n	800e85c <__pow5mult+0xa0>
 800e7e0:	69fc      	ldr	r4, [r7, #28]
 800e7e2:	b97c      	cbnz	r4, 800e804 <__pow5mult+0x48>
 800e7e4:	2010      	movs	r0, #16
 800e7e6:	f7ff fd87 	bl	800e2f8 <malloc>
 800e7ea:	4602      	mov	r2, r0
 800e7ec:	61f8      	str	r0, [r7, #28]
 800e7ee:	b928      	cbnz	r0, 800e7fc <__pow5mult+0x40>
 800e7f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e7f4:	4b1c      	ldr	r3, [pc, #112]	@ (800e868 <__pow5mult+0xac>)
 800e7f6:	481d      	ldr	r0, [pc, #116]	@ (800e86c <__pow5mult+0xb0>)
 800e7f8:	f000 fd82 	bl	800f300 <__assert_func>
 800e7fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e800:	6004      	str	r4, [r0, #0]
 800e802:	60c4      	str	r4, [r0, #12]
 800e804:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e808:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e80c:	b94c      	cbnz	r4, 800e822 <__pow5mult+0x66>
 800e80e:	f240 2171 	movw	r1, #625	@ 0x271
 800e812:	4638      	mov	r0, r7
 800e814:	f7ff ff1a 	bl	800e64c <__i2b>
 800e818:	2300      	movs	r3, #0
 800e81a:	4604      	mov	r4, r0
 800e81c:	f8c8 0008 	str.w	r0, [r8, #8]
 800e820:	6003      	str	r3, [r0, #0]
 800e822:	f04f 0900 	mov.w	r9, #0
 800e826:	07eb      	lsls	r3, r5, #31
 800e828:	d50a      	bpl.n	800e840 <__pow5mult+0x84>
 800e82a:	4631      	mov	r1, r6
 800e82c:	4622      	mov	r2, r4
 800e82e:	4638      	mov	r0, r7
 800e830:	f7ff ff22 	bl	800e678 <__multiply>
 800e834:	4680      	mov	r8, r0
 800e836:	4631      	mov	r1, r6
 800e838:	4638      	mov	r0, r7
 800e83a:	f7ff fe53 	bl	800e4e4 <_Bfree>
 800e83e:	4646      	mov	r6, r8
 800e840:	106d      	asrs	r5, r5, #1
 800e842:	d00b      	beq.n	800e85c <__pow5mult+0xa0>
 800e844:	6820      	ldr	r0, [r4, #0]
 800e846:	b938      	cbnz	r0, 800e858 <__pow5mult+0x9c>
 800e848:	4622      	mov	r2, r4
 800e84a:	4621      	mov	r1, r4
 800e84c:	4638      	mov	r0, r7
 800e84e:	f7ff ff13 	bl	800e678 <__multiply>
 800e852:	6020      	str	r0, [r4, #0]
 800e854:	f8c0 9000 	str.w	r9, [r0]
 800e858:	4604      	mov	r4, r0
 800e85a:	e7e4      	b.n	800e826 <__pow5mult+0x6a>
 800e85c:	4630      	mov	r0, r6
 800e85e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e862:	bf00      	nop
 800e864:	0800fed4 	.word	0x0800fed4
 800e868:	0800fda4 	.word	0x0800fda4
 800e86c:	0800fe24 	.word	0x0800fe24

0800e870 <__lshift>:
 800e870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e874:	460c      	mov	r4, r1
 800e876:	4607      	mov	r7, r0
 800e878:	4691      	mov	r9, r2
 800e87a:	6923      	ldr	r3, [r4, #16]
 800e87c:	6849      	ldr	r1, [r1, #4]
 800e87e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e882:	68a3      	ldr	r3, [r4, #8]
 800e884:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e888:	f108 0601 	add.w	r6, r8, #1
 800e88c:	42b3      	cmp	r3, r6
 800e88e:	db0b      	blt.n	800e8a8 <__lshift+0x38>
 800e890:	4638      	mov	r0, r7
 800e892:	f7ff fde7 	bl	800e464 <_Balloc>
 800e896:	4605      	mov	r5, r0
 800e898:	b948      	cbnz	r0, 800e8ae <__lshift+0x3e>
 800e89a:	4602      	mov	r2, r0
 800e89c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e8a0:	4b27      	ldr	r3, [pc, #156]	@ (800e940 <__lshift+0xd0>)
 800e8a2:	4828      	ldr	r0, [pc, #160]	@ (800e944 <__lshift+0xd4>)
 800e8a4:	f000 fd2c 	bl	800f300 <__assert_func>
 800e8a8:	3101      	adds	r1, #1
 800e8aa:	005b      	lsls	r3, r3, #1
 800e8ac:	e7ee      	b.n	800e88c <__lshift+0x1c>
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	f100 0114 	add.w	r1, r0, #20
 800e8b4:	f100 0210 	add.w	r2, r0, #16
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	4553      	cmp	r3, sl
 800e8bc:	db33      	blt.n	800e926 <__lshift+0xb6>
 800e8be:	6920      	ldr	r0, [r4, #16]
 800e8c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8c4:	f104 0314 	add.w	r3, r4, #20
 800e8c8:	f019 091f 	ands.w	r9, r9, #31
 800e8cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e8d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e8d4:	d02b      	beq.n	800e92e <__lshift+0xbe>
 800e8d6:	468a      	mov	sl, r1
 800e8d8:	2200      	movs	r2, #0
 800e8da:	f1c9 0e20 	rsb	lr, r9, #32
 800e8de:	6818      	ldr	r0, [r3, #0]
 800e8e0:	fa00 f009 	lsl.w	r0, r0, r9
 800e8e4:	4310      	orrs	r0, r2
 800e8e6:	f84a 0b04 	str.w	r0, [sl], #4
 800e8ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ee:	459c      	cmp	ip, r3
 800e8f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e8f4:	d8f3      	bhi.n	800e8de <__lshift+0x6e>
 800e8f6:	ebac 0304 	sub.w	r3, ip, r4
 800e8fa:	3b15      	subs	r3, #21
 800e8fc:	f023 0303 	bic.w	r3, r3, #3
 800e900:	3304      	adds	r3, #4
 800e902:	f104 0015 	add.w	r0, r4, #21
 800e906:	4560      	cmp	r0, ip
 800e908:	bf88      	it	hi
 800e90a:	2304      	movhi	r3, #4
 800e90c:	50ca      	str	r2, [r1, r3]
 800e90e:	b10a      	cbz	r2, 800e914 <__lshift+0xa4>
 800e910:	f108 0602 	add.w	r6, r8, #2
 800e914:	3e01      	subs	r6, #1
 800e916:	4638      	mov	r0, r7
 800e918:	4621      	mov	r1, r4
 800e91a:	612e      	str	r6, [r5, #16]
 800e91c:	f7ff fde2 	bl	800e4e4 <_Bfree>
 800e920:	4628      	mov	r0, r5
 800e922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e926:	f842 0f04 	str.w	r0, [r2, #4]!
 800e92a:	3301      	adds	r3, #1
 800e92c:	e7c5      	b.n	800e8ba <__lshift+0x4a>
 800e92e:	3904      	subs	r1, #4
 800e930:	f853 2b04 	ldr.w	r2, [r3], #4
 800e934:	459c      	cmp	ip, r3
 800e936:	f841 2f04 	str.w	r2, [r1, #4]!
 800e93a:	d8f9      	bhi.n	800e930 <__lshift+0xc0>
 800e93c:	e7ea      	b.n	800e914 <__lshift+0xa4>
 800e93e:	bf00      	nop
 800e940:	0800fe13 	.word	0x0800fe13
 800e944:	0800fe24 	.word	0x0800fe24

0800e948 <__mcmp>:
 800e948:	4603      	mov	r3, r0
 800e94a:	690a      	ldr	r2, [r1, #16]
 800e94c:	6900      	ldr	r0, [r0, #16]
 800e94e:	b530      	push	{r4, r5, lr}
 800e950:	1a80      	subs	r0, r0, r2
 800e952:	d10e      	bne.n	800e972 <__mcmp+0x2a>
 800e954:	3314      	adds	r3, #20
 800e956:	3114      	adds	r1, #20
 800e958:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e95c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e960:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e964:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e968:	4295      	cmp	r5, r2
 800e96a:	d003      	beq.n	800e974 <__mcmp+0x2c>
 800e96c:	d205      	bcs.n	800e97a <__mcmp+0x32>
 800e96e:	f04f 30ff 	mov.w	r0, #4294967295
 800e972:	bd30      	pop	{r4, r5, pc}
 800e974:	42a3      	cmp	r3, r4
 800e976:	d3f3      	bcc.n	800e960 <__mcmp+0x18>
 800e978:	e7fb      	b.n	800e972 <__mcmp+0x2a>
 800e97a:	2001      	movs	r0, #1
 800e97c:	e7f9      	b.n	800e972 <__mcmp+0x2a>
	...

0800e980 <__mdiff>:
 800e980:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e984:	4689      	mov	r9, r1
 800e986:	4606      	mov	r6, r0
 800e988:	4611      	mov	r1, r2
 800e98a:	4648      	mov	r0, r9
 800e98c:	4614      	mov	r4, r2
 800e98e:	f7ff ffdb 	bl	800e948 <__mcmp>
 800e992:	1e05      	subs	r5, r0, #0
 800e994:	d112      	bne.n	800e9bc <__mdiff+0x3c>
 800e996:	4629      	mov	r1, r5
 800e998:	4630      	mov	r0, r6
 800e99a:	f7ff fd63 	bl	800e464 <_Balloc>
 800e99e:	4602      	mov	r2, r0
 800e9a0:	b928      	cbnz	r0, 800e9ae <__mdiff+0x2e>
 800e9a2:	f240 2137 	movw	r1, #567	@ 0x237
 800e9a6:	4b3e      	ldr	r3, [pc, #248]	@ (800eaa0 <__mdiff+0x120>)
 800e9a8:	483e      	ldr	r0, [pc, #248]	@ (800eaa4 <__mdiff+0x124>)
 800e9aa:	f000 fca9 	bl	800f300 <__assert_func>
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e9b4:	4610      	mov	r0, r2
 800e9b6:	b003      	add	sp, #12
 800e9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9bc:	bfbc      	itt	lt
 800e9be:	464b      	movlt	r3, r9
 800e9c0:	46a1      	movlt	r9, r4
 800e9c2:	4630      	mov	r0, r6
 800e9c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e9c8:	bfba      	itte	lt
 800e9ca:	461c      	movlt	r4, r3
 800e9cc:	2501      	movlt	r5, #1
 800e9ce:	2500      	movge	r5, #0
 800e9d0:	f7ff fd48 	bl	800e464 <_Balloc>
 800e9d4:	4602      	mov	r2, r0
 800e9d6:	b918      	cbnz	r0, 800e9e0 <__mdiff+0x60>
 800e9d8:	f240 2145 	movw	r1, #581	@ 0x245
 800e9dc:	4b30      	ldr	r3, [pc, #192]	@ (800eaa0 <__mdiff+0x120>)
 800e9de:	e7e3      	b.n	800e9a8 <__mdiff+0x28>
 800e9e0:	f100 0b14 	add.w	fp, r0, #20
 800e9e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e9e8:	f109 0310 	add.w	r3, r9, #16
 800e9ec:	60c5      	str	r5, [r0, #12]
 800e9ee:	f04f 0c00 	mov.w	ip, #0
 800e9f2:	f109 0514 	add.w	r5, r9, #20
 800e9f6:	46d9      	mov	r9, fp
 800e9f8:	6926      	ldr	r6, [r4, #16]
 800e9fa:	f104 0e14 	add.w	lr, r4, #20
 800e9fe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ea02:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ea06:	9301      	str	r3, [sp, #4]
 800ea08:	9b01      	ldr	r3, [sp, #4]
 800ea0a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ea0e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ea12:	b281      	uxth	r1, r0
 800ea14:	9301      	str	r3, [sp, #4]
 800ea16:	fa1f f38a 	uxth.w	r3, sl
 800ea1a:	1a5b      	subs	r3, r3, r1
 800ea1c:	0c00      	lsrs	r0, r0, #16
 800ea1e:	4463      	add	r3, ip
 800ea20:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ea24:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ea28:	b29b      	uxth	r3, r3
 800ea2a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ea2e:	4576      	cmp	r6, lr
 800ea30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ea34:	f849 3b04 	str.w	r3, [r9], #4
 800ea38:	d8e6      	bhi.n	800ea08 <__mdiff+0x88>
 800ea3a:	1b33      	subs	r3, r6, r4
 800ea3c:	3b15      	subs	r3, #21
 800ea3e:	f023 0303 	bic.w	r3, r3, #3
 800ea42:	3415      	adds	r4, #21
 800ea44:	3304      	adds	r3, #4
 800ea46:	42a6      	cmp	r6, r4
 800ea48:	bf38      	it	cc
 800ea4a:	2304      	movcc	r3, #4
 800ea4c:	441d      	add	r5, r3
 800ea4e:	445b      	add	r3, fp
 800ea50:	461e      	mov	r6, r3
 800ea52:	462c      	mov	r4, r5
 800ea54:	4544      	cmp	r4, r8
 800ea56:	d30e      	bcc.n	800ea76 <__mdiff+0xf6>
 800ea58:	f108 0103 	add.w	r1, r8, #3
 800ea5c:	1b49      	subs	r1, r1, r5
 800ea5e:	f021 0103 	bic.w	r1, r1, #3
 800ea62:	3d03      	subs	r5, #3
 800ea64:	45a8      	cmp	r8, r5
 800ea66:	bf38      	it	cc
 800ea68:	2100      	movcc	r1, #0
 800ea6a:	440b      	add	r3, r1
 800ea6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ea70:	b199      	cbz	r1, 800ea9a <__mdiff+0x11a>
 800ea72:	6117      	str	r7, [r2, #16]
 800ea74:	e79e      	b.n	800e9b4 <__mdiff+0x34>
 800ea76:	46e6      	mov	lr, ip
 800ea78:	f854 1b04 	ldr.w	r1, [r4], #4
 800ea7c:	fa1f fc81 	uxth.w	ip, r1
 800ea80:	44f4      	add	ip, lr
 800ea82:	0c08      	lsrs	r0, r1, #16
 800ea84:	4471      	add	r1, lr
 800ea86:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ea8a:	b289      	uxth	r1, r1
 800ea8c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ea90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ea94:	f846 1b04 	str.w	r1, [r6], #4
 800ea98:	e7dc      	b.n	800ea54 <__mdiff+0xd4>
 800ea9a:	3f01      	subs	r7, #1
 800ea9c:	e7e6      	b.n	800ea6c <__mdiff+0xec>
 800ea9e:	bf00      	nop
 800eaa0:	0800fe13 	.word	0x0800fe13
 800eaa4:	0800fe24 	.word	0x0800fe24

0800eaa8 <__d2b>:
 800eaa8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800eaac:	2101      	movs	r1, #1
 800eaae:	4690      	mov	r8, r2
 800eab0:	4699      	mov	r9, r3
 800eab2:	9e08      	ldr	r6, [sp, #32]
 800eab4:	f7ff fcd6 	bl	800e464 <_Balloc>
 800eab8:	4604      	mov	r4, r0
 800eaba:	b930      	cbnz	r0, 800eaca <__d2b+0x22>
 800eabc:	4602      	mov	r2, r0
 800eabe:	f240 310f 	movw	r1, #783	@ 0x30f
 800eac2:	4b23      	ldr	r3, [pc, #140]	@ (800eb50 <__d2b+0xa8>)
 800eac4:	4823      	ldr	r0, [pc, #140]	@ (800eb54 <__d2b+0xac>)
 800eac6:	f000 fc1b 	bl	800f300 <__assert_func>
 800eaca:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eace:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ead2:	b10d      	cbz	r5, 800ead8 <__d2b+0x30>
 800ead4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ead8:	9301      	str	r3, [sp, #4]
 800eada:	f1b8 0300 	subs.w	r3, r8, #0
 800eade:	d024      	beq.n	800eb2a <__d2b+0x82>
 800eae0:	4668      	mov	r0, sp
 800eae2:	9300      	str	r3, [sp, #0]
 800eae4:	f7ff fd85 	bl	800e5f2 <__lo0bits>
 800eae8:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eaec:	b1d8      	cbz	r0, 800eb26 <__d2b+0x7e>
 800eaee:	f1c0 0320 	rsb	r3, r0, #32
 800eaf2:	fa02 f303 	lsl.w	r3, r2, r3
 800eaf6:	430b      	orrs	r3, r1
 800eaf8:	40c2      	lsrs	r2, r0
 800eafa:	6163      	str	r3, [r4, #20]
 800eafc:	9201      	str	r2, [sp, #4]
 800eafe:	9b01      	ldr	r3, [sp, #4]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	bf0c      	ite	eq
 800eb04:	2201      	moveq	r2, #1
 800eb06:	2202      	movne	r2, #2
 800eb08:	61a3      	str	r3, [r4, #24]
 800eb0a:	6122      	str	r2, [r4, #16]
 800eb0c:	b1ad      	cbz	r5, 800eb3a <__d2b+0x92>
 800eb0e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eb12:	4405      	add	r5, r0
 800eb14:	6035      	str	r5, [r6, #0]
 800eb16:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eb1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb1c:	6018      	str	r0, [r3, #0]
 800eb1e:	4620      	mov	r0, r4
 800eb20:	b002      	add	sp, #8
 800eb22:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800eb26:	6161      	str	r1, [r4, #20]
 800eb28:	e7e9      	b.n	800eafe <__d2b+0x56>
 800eb2a:	a801      	add	r0, sp, #4
 800eb2c:	f7ff fd61 	bl	800e5f2 <__lo0bits>
 800eb30:	9b01      	ldr	r3, [sp, #4]
 800eb32:	2201      	movs	r2, #1
 800eb34:	6163      	str	r3, [r4, #20]
 800eb36:	3020      	adds	r0, #32
 800eb38:	e7e7      	b.n	800eb0a <__d2b+0x62>
 800eb3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800eb3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb42:	6030      	str	r0, [r6, #0]
 800eb44:	6918      	ldr	r0, [r3, #16]
 800eb46:	f7ff fd35 	bl	800e5b4 <__hi0bits>
 800eb4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eb4e:	e7e4      	b.n	800eb1a <__d2b+0x72>
 800eb50:	0800fe13 	.word	0x0800fe13
 800eb54:	0800fe24 	.word	0x0800fe24

0800eb58 <__ssputs_r>:
 800eb58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb5c:	461f      	mov	r7, r3
 800eb5e:	688e      	ldr	r6, [r1, #8]
 800eb60:	4682      	mov	sl, r0
 800eb62:	42be      	cmp	r6, r7
 800eb64:	460c      	mov	r4, r1
 800eb66:	4690      	mov	r8, r2
 800eb68:	680b      	ldr	r3, [r1, #0]
 800eb6a:	d82d      	bhi.n	800ebc8 <__ssputs_r+0x70>
 800eb6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eb74:	d026      	beq.n	800ebc4 <__ssputs_r+0x6c>
 800eb76:	6965      	ldr	r5, [r4, #20]
 800eb78:	6909      	ldr	r1, [r1, #16]
 800eb7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb7e:	eba3 0901 	sub.w	r9, r3, r1
 800eb82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eb86:	1c7b      	adds	r3, r7, #1
 800eb88:	444b      	add	r3, r9
 800eb8a:	106d      	asrs	r5, r5, #1
 800eb8c:	429d      	cmp	r5, r3
 800eb8e:	bf38      	it	cc
 800eb90:	461d      	movcc	r5, r3
 800eb92:	0553      	lsls	r3, r2, #21
 800eb94:	d527      	bpl.n	800ebe6 <__ssputs_r+0x8e>
 800eb96:	4629      	mov	r1, r5
 800eb98:	f7ff fbd8 	bl	800e34c <_malloc_r>
 800eb9c:	4606      	mov	r6, r0
 800eb9e:	b360      	cbz	r0, 800ebfa <__ssputs_r+0xa2>
 800eba0:	464a      	mov	r2, r9
 800eba2:	6921      	ldr	r1, [r4, #16]
 800eba4:	f7fe fcf5 	bl	800d592 <memcpy>
 800eba8:	89a3      	ldrh	r3, [r4, #12]
 800ebaa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ebae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebb2:	81a3      	strh	r3, [r4, #12]
 800ebb4:	6126      	str	r6, [r4, #16]
 800ebb6:	444e      	add	r6, r9
 800ebb8:	6026      	str	r6, [r4, #0]
 800ebba:	463e      	mov	r6, r7
 800ebbc:	6165      	str	r5, [r4, #20]
 800ebbe:	eba5 0509 	sub.w	r5, r5, r9
 800ebc2:	60a5      	str	r5, [r4, #8]
 800ebc4:	42be      	cmp	r6, r7
 800ebc6:	d900      	bls.n	800ebca <__ssputs_r+0x72>
 800ebc8:	463e      	mov	r6, r7
 800ebca:	4632      	mov	r2, r6
 800ebcc:	4641      	mov	r1, r8
 800ebce:	6820      	ldr	r0, [r4, #0]
 800ebd0:	f7fe fc04 	bl	800d3dc <memmove>
 800ebd4:	2000      	movs	r0, #0
 800ebd6:	68a3      	ldr	r3, [r4, #8]
 800ebd8:	1b9b      	subs	r3, r3, r6
 800ebda:	60a3      	str	r3, [r4, #8]
 800ebdc:	6823      	ldr	r3, [r4, #0]
 800ebde:	4433      	add	r3, r6
 800ebe0:	6023      	str	r3, [r4, #0]
 800ebe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebe6:	462a      	mov	r2, r5
 800ebe8:	f000 fbce 	bl	800f388 <_realloc_r>
 800ebec:	4606      	mov	r6, r0
 800ebee:	2800      	cmp	r0, #0
 800ebf0:	d1e0      	bne.n	800ebb4 <__ssputs_r+0x5c>
 800ebf2:	4650      	mov	r0, sl
 800ebf4:	6921      	ldr	r1, [r4, #16]
 800ebf6:	f7ff fb37 	bl	800e268 <_free_r>
 800ebfa:	230c      	movs	r3, #12
 800ebfc:	f8ca 3000 	str.w	r3, [sl]
 800ec00:	89a3      	ldrh	r3, [r4, #12]
 800ec02:	f04f 30ff 	mov.w	r0, #4294967295
 800ec06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec0a:	81a3      	strh	r3, [r4, #12]
 800ec0c:	e7e9      	b.n	800ebe2 <__ssputs_r+0x8a>
	...

0800ec10 <_svfiprintf_r>:
 800ec10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec14:	4698      	mov	r8, r3
 800ec16:	898b      	ldrh	r3, [r1, #12]
 800ec18:	4607      	mov	r7, r0
 800ec1a:	061b      	lsls	r3, r3, #24
 800ec1c:	460d      	mov	r5, r1
 800ec1e:	4614      	mov	r4, r2
 800ec20:	b09d      	sub	sp, #116	@ 0x74
 800ec22:	d510      	bpl.n	800ec46 <_svfiprintf_r+0x36>
 800ec24:	690b      	ldr	r3, [r1, #16]
 800ec26:	b973      	cbnz	r3, 800ec46 <_svfiprintf_r+0x36>
 800ec28:	2140      	movs	r1, #64	@ 0x40
 800ec2a:	f7ff fb8f 	bl	800e34c <_malloc_r>
 800ec2e:	6028      	str	r0, [r5, #0]
 800ec30:	6128      	str	r0, [r5, #16]
 800ec32:	b930      	cbnz	r0, 800ec42 <_svfiprintf_r+0x32>
 800ec34:	230c      	movs	r3, #12
 800ec36:	603b      	str	r3, [r7, #0]
 800ec38:	f04f 30ff 	mov.w	r0, #4294967295
 800ec3c:	b01d      	add	sp, #116	@ 0x74
 800ec3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec42:	2340      	movs	r3, #64	@ 0x40
 800ec44:	616b      	str	r3, [r5, #20]
 800ec46:	2300      	movs	r3, #0
 800ec48:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec4a:	2320      	movs	r3, #32
 800ec4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec50:	2330      	movs	r3, #48	@ 0x30
 800ec52:	f04f 0901 	mov.w	r9, #1
 800ec56:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec5a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800edf4 <_svfiprintf_r+0x1e4>
 800ec5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec62:	4623      	mov	r3, r4
 800ec64:	469a      	mov	sl, r3
 800ec66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec6a:	b10a      	cbz	r2, 800ec70 <_svfiprintf_r+0x60>
 800ec6c:	2a25      	cmp	r2, #37	@ 0x25
 800ec6e:	d1f9      	bne.n	800ec64 <_svfiprintf_r+0x54>
 800ec70:	ebba 0b04 	subs.w	fp, sl, r4
 800ec74:	d00b      	beq.n	800ec8e <_svfiprintf_r+0x7e>
 800ec76:	465b      	mov	r3, fp
 800ec78:	4622      	mov	r2, r4
 800ec7a:	4629      	mov	r1, r5
 800ec7c:	4638      	mov	r0, r7
 800ec7e:	f7ff ff6b 	bl	800eb58 <__ssputs_r>
 800ec82:	3001      	adds	r0, #1
 800ec84:	f000 80a7 	beq.w	800edd6 <_svfiprintf_r+0x1c6>
 800ec88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec8a:	445a      	add	r2, fp
 800ec8c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec8e:	f89a 3000 	ldrb.w	r3, [sl]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	f000 809f 	beq.w	800edd6 <_svfiprintf_r+0x1c6>
 800ec98:	2300      	movs	r3, #0
 800ec9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ec9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eca2:	f10a 0a01 	add.w	sl, sl, #1
 800eca6:	9304      	str	r3, [sp, #16]
 800eca8:	9307      	str	r3, [sp, #28]
 800ecaa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ecae:	931a      	str	r3, [sp, #104]	@ 0x68
 800ecb0:	4654      	mov	r4, sl
 800ecb2:	2205      	movs	r2, #5
 800ecb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecb8:	484e      	ldr	r0, [pc, #312]	@ (800edf4 <_svfiprintf_r+0x1e4>)
 800ecba:	f7fe fc5c 	bl	800d576 <memchr>
 800ecbe:	9a04      	ldr	r2, [sp, #16]
 800ecc0:	b9d8      	cbnz	r0, 800ecfa <_svfiprintf_r+0xea>
 800ecc2:	06d0      	lsls	r0, r2, #27
 800ecc4:	bf44      	itt	mi
 800ecc6:	2320      	movmi	r3, #32
 800ecc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eccc:	0711      	lsls	r1, r2, #28
 800ecce:	bf44      	itt	mi
 800ecd0:	232b      	movmi	r3, #43	@ 0x2b
 800ecd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecd6:	f89a 3000 	ldrb.w	r3, [sl]
 800ecda:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecdc:	d015      	beq.n	800ed0a <_svfiprintf_r+0xfa>
 800ecde:	4654      	mov	r4, sl
 800ece0:	2000      	movs	r0, #0
 800ece2:	f04f 0c0a 	mov.w	ip, #10
 800ece6:	9a07      	ldr	r2, [sp, #28]
 800ece8:	4621      	mov	r1, r4
 800ecea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecee:	3b30      	subs	r3, #48	@ 0x30
 800ecf0:	2b09      	cmp	r3, #9
 800ecf2:	d94b      	bls.n	800ed8c <_svfiprintf_r+0x17c>
 800ecf4:	b1b0      	cbz	r0, 800ed24 <_svfiprintf_r+0x114>
 800ecf6:	9207      	str	r2, [sp, #28]
 800ecf8:	e014      	b.n	800ed24 <_svfiprintf_r+0x114>
 800ecfa:	eba0 0308 	sub.w	r3, r0, r8
 800ecfe:	fa09 f303 	lsl.w	r3, r9, r3
 800ed02:	4313      	orrs	r3, r2
 800ed04:	46a2      	mov	sl, r4
 800ed06:	9304      	str	r3, [sp, #16]
 800ed08:	e7d2      	b.n	800ecb0 <_svfiprintf_r+0xa0>
 800ed0a:	9b03      	ldr	r3, [sp, #12]
 800ed0c:	1d19      	adds	r1, r3, #4
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	9103      	str	r1, [sp, #12]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	bfbb      	ittet	lt
 800ed16:	425b      	neglt	r3, r3
 800ed18:	f042 0202 	orrlt.w	r2, r2, #2
 800ed1c:	9307      	strge	r3, [sp, #28]
 800ed1e:	9307      	strlt	r3, [sp, #28]
 800ed20:	bfb8      	it	lt
 800ed22:	9204      	strlt	r2, [sp, #16]
 800ed24:	7823      	ldrb	r3, [r4, #0]
 800ed26:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed28:	d10a      	bne.n	800ed40 <_svfiprintf_r+0x130>
 800ed2a:	7863      	ldrb	r3, [r4, #1]
 800ed2c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed2e:	d132      	bne.n	800ed96 <_svfiprintf_r+0x186>
 800ed30:	9b03      	ldr	r3, [sp, #12]
 800ed32:	3402      	adds	r4, #2
 800ed34:	1d1a      	adds	r2, r3, #4
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	9203      	str	r2, [sp, #12]
 800ed3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed3e:	9305      	str	r3, [sp, #20]
 800ed40:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800edf8 <_svfiprintf_r+0x1e8>
 800ed44:	2203      	movs	r2, #3
 800ed46:	4650      	mov	r0, sl
 800ed48:	7821      	ldrb	r1, [r4, #0]
 800ed4a:	f7fe fc14 	bl	800d576 <memchr>
 800ed4e:	b138      	cbz	r0, 800ed60 <_svfiprintf_r+0x150>
 800ed50:	2240      	movs	r2, #64	@ 0x40
 800ed52:	9b04      	ldr	r3, [sp, #16]
 800ed54:	eba0 000a 	sub.w	r0, r0, sl
 800ed58:	4082      	lsls	r2, r0
 800ed5a:	4313      	orrs	r3, r2
 800ed5c:	3401      	adds	r4, #1
 800ed5e:	9304      	str	r3, [sp, #16]
 800ed60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed64:	2206      	movs	r2, #6
 800ed66:	4825      	ldr	r0, [pc, #148]	@ (800edfc <_svfiprintf_r+0x1ec>)
 800ed68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed6c:	f7fe fc03 	bl	800d576 <memchr>
 800ed70:	2800      	cmp	r0, #0
 800ed72:	d036      	beq.n	800ede2 <_svfiprintf_r+0x1d2>
 800ed74:	4b22      	ldr	r3, [pc, #136]	@ (800ee00 <_svfiprintf_r+0x1f0>)
 800ed76:	bb1b      	cbnz	r3, 800edc0 <_svfiprintf_r+0x1b0>
 800ed78:	9b03      	ldr	r3, [sp, #12]
 800ed7a:	3307      	adds	r3, #7
 800ed7c:	f023 0307 	bic.w	r3, r3, #7
 800ed80:	3308      	adds	r3, #8
 800ed82:	9303      	str	r3, [sp, #12]
 800ed84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed86:	4433      	add	r3, r6
 800ed88:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed8a:	e76a      	b.n	800ec62 <_svfiprintf_r+0x52>
 800ed8c:	460c      	mov	r4, r1
 800ed8e:	2001      	movs	r0, #1
 800ed90:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed94:	e7a8      	b.n	800ece8 <_svfiprintf_r+0xd8>
 800ed96:	2300      	movs	r3, #0
 800ed98:	f04f 0c0a 	mov.w	ip, #10
 800ed9c:	4619      	mov	r1, r3
 800ed9e:	3401      	adds	r4, #1
 800eda0:	9305      	str	r3, [sp, #20]
 800eda2:	4620      	mov	r0, r4
 800eda4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eda8:	3a30      	subs	r2, #48	@ 0x30
 800edaa:	2a09      	cmp	r2, #9
 800edac:	d903      	bls.n	800edb6 <_svfiprintf_r+0x1a6>
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d0c6      	beq.n	800ed40 <_svfiprintf_r+0x130>
 800edb2:	9105      	str	r1, [sp, #20]
 800edb4:	e7c4      	b.n	800ed40 <_svfiprintf_r+0x130>
 800edb6:	4604      	mov	r4, r0
 800edb8:	2301      	movs	r3, #1
 800edba:	fb0c 2101 	mla	r1, ip, r1, r2
 800edbe:	e7f0      	b.n	800eda2 <_svfiprintf_r+0x192>
 800edc0:	ab03      	add	r3, sp, #12
 800edc2:	9300      	str	r3, [sp, #0]
 800edc4:	462a      	mov	r2, r5
 800edc6:	4638      	mov	r0, r7
 800edc8:	4b0e      	ldr	r3, [pc, #56]	@ (800ee04 <_svfiprintf_r+0x1f4>)
 800edca:	a904      	add	r1, sp, #16
 800edcc:	f7fd fd0a 	bl	800c7e4 <_printf_float>
 800edd0:	1c42      	adds	r2, r0, #1
 800edd2:	4606      	mov	r6, r0
 800edd4:	d1d6      	bne.n	800ed84 <_svfiprintf_r+0x174>
 800edd6:	89ab      	ldrh	r3, [r5, #12]
 800edd8:	065b      	lsls	r3, r3, #25
 800edda:	f53f af2d 	bmi.w	800ec38 <_svfiprintf_r+0x28>
 800edde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ede0:	e72c      	b.n	800ec3c <_svfiprintf_r+0x2c>
 800ede2:	ab03      	add	r3, sp, #12
 800ede4:	9300      	str	r3, [sp, #0]
 800ede6:	462a      	mov	r2, r5
 800ede8:	4638      	mov	r0, r7
 800edea:	4b06      	ldr	r3, [pc, #24]	@ (800ee04 <_svfiprintf_r+0x1f4>)
 800edec:	a904      	add	r1, sp, #16
 800edee:	f7fd ff97 	bl	800cd20 <_printf_i>
 800edf2:	e7ed      	b.n	800edd0 <_svfiprintf_r+0x1c0>
 800edf4:	0800fe7d 	.word	0x0800fe7d
 800edf8:	0800fe83 	.word	0x0800fe83
 800edfc:	0800fe87 	.word	0x0800fe87
 800ee00:	0800c7e5 	.word	0x0800c7e5
 800ee04:	0800eb59 	.word	0x0800eb59

0800ee08 <__sfputc_r>:
 800ee08:	6893      	ldr	r3, [r2, #8]
 800ee0a:	b410      	push	{r4}
 800ee0c:	3b01      	subs	r3, #1
 800ee0e:	2b00      	cmp	r3, #0
 800ee10:	6093      	str	r3, [r2, #8]
 800ee12:	da07      	bge.n	800ee24 <__sfputc_r+0x1c>
 800ee14:	6994      	ldr	r4, [r2, #24]
 800ee16:	42a3      	cmp	r3, r4
 800ee18:	db01      	blt.n	800ee1e <__sfputc_r+0x16>
 800ee1a:	290a      	cmp	r1, #10
 800ee1c:	d102      	bne.n	800ee24 <__sfputc_r+0x1c>
 800ee1e:	bc10      	pop	{r4}
 800ee20:	f7fe ba47 	b.w	800d2b2 <__swbuf_r>
 800ee24:	6813      	ldr	r3, [r2, #0]
 800ee26:	1c58      	adds	r0, r3, #1
 800ee28:	6010      	str	r0, [r2, #0]
 800ee2a:	7019      	strb	r1, [r3, #0]
 800ee2c:	4608      	mov	r0, r1
 800ee2e:	bc10      	pop	{r4}
 800ee30:	4770      	bx	lr

0800ee32 <__sfputs_r>:
 800ee32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee34:	4606      	mov	r6, r0
 800ee36:	460f      	mov	r7, r1
 800ee38:	4614      	mov	r4, r2
 800ee3a:	18d5      	adds	r5, r2, r3
 800ee3c:	42ac      	cmp	r4, r5
 800ee3e:	d101      	bne.n	800ee44 <__sfputs_r+0x12>
 800ee40:	2000      	movs	r0, #0
 800ee42:	e007      	b.n	800ee54 <__sfputs_r+0x22>
 800ee44:	463a      	mov	r2, r7
 800ee46:	4630      	mov	r0, r6
 800ee48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee4c:	f7ff ffdc 	bl	800ee08 <__sfputc_r>
 800ee50:	1c43      	adds	r3, r0, #1
 800ee52:	d1f3      	bne.n	800ee3c <__sfputs_r+0xa>
 800ee54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ee58 <_vfiprintf_r>:
 800ee58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee5c:	460d      	mov	r5, r1
 800ee5e:	4614      	mov	r4, r2
 800ee60:	4698      	mov	r8, r3
 800ee62:	4606      	mov	r6, r0
 800ee64:	b09d      	sub	sp, #116	@ 0x74
 800ee66:	b118      	cbz	r0, 800ee70 <_vfiprintf_r+0x18>
 800ee68:	6a03      	ldr	r3, [r0, #32]
 800ee6a:	b90b      	cbnz	r3, 800ee70 <_vfiprintf_r+0x18>
 800ee6c:	f7fe f902 	bl	800d074 <__sinit>
 800ee70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee72:	07d9      	lsls	r1, r3, #31
 800ee74:	d405      	bmi.n	800ee82 <_vfiprintf_r+0x2a>
 800ee76:	89ab      	ldrh	r3, [r5, #12]
 800ee78:	059a      	lsls	r2, r3, #22
 800ee7a:	d402      	bmi.n	800ee82 <_vfiprintf_r+0x2a>
 800ee7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ee7e:	f7fe fb78 	bl	800d572 <__retarget_lock_acquire_recursive>
 800ee82:	89ab      	ldrh	r3, [r5, #12]
 800ee84:	071b      	lsls	r3, r3, #28
 800ee86:	d501      	bpl.n	800ee8c <_vfiprintf_r+0x34>
 800ee88:	692b      	ldr	r3, [r5, #16]
 800ee8a:	b99b      	cbnz	r3, 800eeb4 <_vfiprintf_r+0x5c>
 800ee8c:	4629      	mov	r1, r5
 800ee8e:	4630      	mov	r0, r6
 800ee90:	f7fe fa4e 	bl	800d330 <__swsetup_r>
 800ee94:	b170      	cbz	r0, 800eeb4 <_vfiprintf_r+0x5c>
 800ee96:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee98:	07dc      	lsls	r4, r3, #31
 800ee9a:	d504      	bpl.n	800eea6 <_vfiprintf_r+0x4e>
 800ee9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eea0:	b01d      	add	sp, #116	@ 0x74
 800eea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eea6:	89ab      	ldrh	r3, [r5, #12]
 800eea8:	0598      	lsls	r0, r3, #22
 800eeaa:	d4f7      	bmi.n	800ee9c <_vfiprintf_r+0x44>
 800eeac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeae:	f7fe fb61 	bl	800d574 <__retarget_lock_release_recursive>
 800eeb2:	e7f3      	b.n	800ee9c <_vfiprintf_r+0x44>
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eeb8:	2320      	movs	r3, #32
 800eeba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eebe:	2330      	movs	r3, #48	@ 0x30
 800eec0:	f04f 0901 	mov.w	r9, #1
 800eec4:	f8cd 800c 	str.w	r8, [sp, #12]
 800eec8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800f074 <_vfiprintf_r+0x21c>
 800eecc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eed0:	4623      	mov	r3, r4
 800eed2:	469a      	mov	sl, r3
 800eed4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eed8:	b10a      	cbz	r2, 800eede <_vfiprintf_r+0x86>
 800eeda:	2a25      	cmp	r2, #37	@ 0x25
 800eedc:	d1f9      	bne.n	800eed2 <_vfiprintf_r+0x7a>
 800eede:	ebba 0b04 	subs.w	fp, sl, r4
 800eee2:	d00b      	beq.n	800eefc <_vfiprintf_r+0xa4>
 800eee4:	465b      	mov	r3, fp
 800eee6:	4622      	mov	r2, r4
 800eee8:	4629      	mov	r1, r5
 800eeea:	4630      	mov	r0, r6
 800eeec:	f7ff ffa1 	bl	800ee32 <__sfputs_r>
 800eef0:	3001      	adds	r0, #1
 800eef2:	f000 80a7 	beq.w	800f044 <_vfiprintf_r+0x1ec>
 800eef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eef8:	445a      	add	r2, fp
 800eefa:	9209      	str	r2, [sp, #36]	@ 0x24
 800eefc:	f89a 3000 	ldrb.w	r3, [sl]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	f000 809f 	beq.w	800f044 <_vfiprintf_r+0x1ec>
 800ef06:	2300      	movs	r3, #0
 800ef08:	f04f 32ff 	mov.w	r2, #4294967295
 800ef0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef10:	f10a 0a01 	add.w	sl, sl, #1
 800ef14:	9304      	str	r3, [sp, #16]
 800ef16:	9307      	str	r3, [sp, #28]
 800ef18:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef1c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef1e:	4654      	mov	r4, sl
 800ef20:	2205      	movs	r2, #5
 800ef22:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef26:	4853      	ldr	r0, [pc, #332]	@ (800f074 <_vfiprintf_r+0x21c>)
 800ef28:	f7fe fb25 	bl	800d576 <memchr>
 800ef2c:	9a04      	ldr	r2, [sp, #16]
 800ef2e:	b9d8      	cbnz	r0, 800ef68 <_vfiprintf_r+0x110>
 800ef30:	06d1      	lsls	r1, r2, #27
 800ef32:	bf44      	itt	mi
 800ef34:	2320      	movmi	r3, #32
 800ef36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef3a:	0713      	lsls	r3, r2, #28
 800ef3c:	bf44      	itt	mi
 800ef3e:	232b      	movmi	r3, #43	@ 0x2b
 800ef40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef44:	f89a 3000 	ldrb.w	r3, [sl]
 800ef48:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef4a:	d015      	beq.n	800ef78 <_vfiprintf_r+0x120>
 800ef4c:	4654      	mov	r4, sl
 800ef4e:	2000      	movs	r0, #0
 800ef50:	f04f 0c0a 	mov.w	ip, #10
 800ef54:	9a07      	ldr	r2, [sp, #28]
 800ef56:	4621      	mov	r1, r4
 800ef58:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef5c:	3b30      	subs	r3, #48	@ 0x30
 800ef5e:	2b09      	cmp	r3, #9
 800ef60:	d94b      	bls.n	800effa <_vfiprintf_r+0x1a2>
 800ef62:	b1b0      	cbz	r0, 800ef92 <_vfiprintf_r+0x13a>
 800ef64:	9207      	str	r2, [sp, #28]
 800ef66:	e014      	b.n	800ef92 <_vfiprintf_r+0x13a>
 800ef68:	eba0 0308 	sub.w	r3, r0, r8
 800ef6c:	fa09 f303 	lsl.w	r3, r9, r3
 800ef70:	4313      	orrs	r3, r2
 800ef72:	46a2      	mov	sl, r4
 800ef74:	9304      	str	r3, [sp, #16]
 800ef76:	e7d2      	b.n	800ef1e <_vfiprintf_r+0xc6>
 800ef78:	9b03      	ldr	r3, [sp, #12]
 800ef7a:	1d19      	adds	r1, r3, #4
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	9103      	str	r1, [sp, #12]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	bfbb      	ittet	lt
 800ef84:	425b      	neglt	r3, r3
 800ef86:	f042 0202 	orrlt.w	r2, r2, #2
 800ef8a:	9307      	strge	r3, [sp, #28]
 800ef8c:	9307      	strlt	r3, [sp, #28]
 800ef8e:	bfb8      	it	lt
 800ef90:	9204      	strlt	r2, [sp, #16]
 800ef92:	7823      	ldrb	r3, [r4, #0]
 800ef94:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef96:	d10a      	bne.n	800efae <_vfiprintf_r+0x156>
 800ef98:	7863      	ldrb	r3, [r4, #1]
 800ef9a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef9c:	d132      	bne.n	800f004 <_vfiprintf_r+0x1ac>
 800ef9e:	9b03      	ldr	r3, [sp, #12]
 800efa0:	3402      	adds	r4, #2
 800efa2:	1d1a      	adds	r2, r3, #4
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	9203      	str	r2, [sp, #12]
 800efa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efac:	9305      	str	r3, [sp, #20]
 800efae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800f078 <_vfiprintf_r+0x220>
 800efb2:	2203      	movs	r2, #3
 800efb4:	4650      	mov	r0, sl
 800efb6:	7821      	ldrb	r1, [r4, #0]
 800efb8:	f7fe fadd 	bl	800d576 <memchr>
 800efbc:	b138      	cbz	r0, 800efce <_vfiprintf_r+0x176>
 800efbe:	2240      	movs	r2, #64	@ 0x40
 800efc0:	9b04      	ldr	r3, [sp, #16]
 800efc2:	eba0 000a 	sub.w	r0, r0, sl
 800efc6:	4082      	lsls	r2, r0
 800efc8:	4313      	orrs	r3, r2
 800efca:	3401      	adds	r4, #1
 800efcc:	9304      	str	r3, [sp, #16]
 800efce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efd2:	2206      	movs	r2, #6
 800efd4:	4829      	ldr	r0, [pc, #164]	@ (800f07c <_vfiprintf_r+0x224>)
 800efd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800efda:	f7fe facc 	bl	800d576 <memchr>
 800efde:	2800      	cmp	r0, #0
 800efe0:	d03f      	beq.n	800f062 <_vfiprintf_r+0x20a>
 800efe2:	4b27      	ldr	r3, [pc, #156]	@ (800f080 <_vfiprintf_r+0x228>)
 800efe4:	bb1b      	cbnz	r3, 800f02e <_vfiprintf_r+0x1d6>
 800efe6:	9b03      	ldr	r3, [sp, #12]
 800efe8:	3307      	adds	r3, #7
 800efea:	f023 0307 	bic.w	r3, r3, #7
 800efee:	3308      	adds	r3, #8
 800eff0:	9303      	str	r3, [sp, #12]
 800eff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eff4:	443b      	add	r3, r7
 800eff6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eff8:	e76a      	b.n	800eed0 <_vfiprintf_r+0x78>
 800effa:	460c      	mov	r4, r1
 800effc:	2001      	movs	r0, #1
 800effe:	fb0c 3202 	mla	r2, ip, r2, r3
 800f002:	e7a8      	b.n	800ef56 <_vfiprintf_r+0xfe>
 800f004:	2300      	movs	r3, #0
 800f006:	f04f 0c0a 	mov.w	ip, #10
 800f00a:	4619      	mov	r1, r3
 800f00c:	3401      	adds	r4, #1
 800f00e:	9305      	str	r3, [sp, #20]
 800f010:	4620      	mov	r0, r4
 800f012:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f016:	3a30      	subs	r2, #48	@ 0x30
 800f018:	2a09      	cmp	r2, #9
 800f01a:	d903      	bls.n	800f024 <_vfiprintf_r+0x1cc>
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d0c6      	beq.n	800efae <_vfiprintf_r+0x156>
 800f020:	9105      	str	r1, [sp, #20]
 800f022:	e7c4      	b.n	800efae <_vfiprintf_r+0x156>
 800f024:	4604      	mov	r4, r0
 800f026:	2301      	movs	r3, #1
 800f028:	fb0c 2101 	mla	r1, ip, r1, r2
 800f02c:	e7f0      	b.n	800f010 <_vfiprintf_r+0x1b8>
 800f02e:	ab03      	add	r3, sp, #12
 800f030:	9300      	str	r3, [sp, #0]
 800f032:	462a      	mov	r2, r5
 800f034:	4630      	mov	r0, r6
 800f036:	4b13      	ldr	r3, [pc, #76]	@ (800f084 <_vfiprintf_r+0x22c>)
 800f038:	a904      	add	r1, sp, #16
 800f03a:	f7fd fbd3 	bl	800c7e4 <_printf_float>
 800f03e:	4607      	mov	r7, r0
 800f040:	1c78      	adds	r0, r7, #1
 800f042:	d1d6      	bne.n	800eff2 <_vfiprintf_r+0x19a>
 800f044:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f046:	07d9      	lsls	r1, r3, #31
 800f048:	d405      	bmi.n	800f056 <_vfiprintf_r+0x1fe>
 800f04a:	89ab      	ldrh	r3, [r5, #12]
 800f04c:	059a      	lsls	r2, r3, #22
 800f04e:	d402      	bmi.n	800f056 <_vfiprintf_r+0x1fe>
 800f050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f052:	f7fe fa8f 	bl	800d574 <__retarget_lock_release_recursive>
 800f056:	89ab      	ldrh	r3, [r5, #12]
 800f058:	065b      	lsls	r3, r3, #25
 800f05a:	f53f af1f 	bmi.w	800ee9c <_vfiprintf_r+0x44>
 800f05e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f060:	e71e      	b.n	800eea0 <_vfiprintf_r+0x48>
 800f062:	ab03      	add	r3, sp, #12
 800f064:	9300      	str	r3, [sp, #0]
 800f066:	462a      	mov	r2, r5
 800f068:	4630      	mov	r0, r6
 800f06a:	4b06      	ldr	r3, [pc, #24]	@ (800f084 <_vfiprintf_r+0x22c>)
 800f06c:	a904      	add	r1, sp, #16
 800f06e:	f7fd fe57 	bl	800cd20 <_printf_i>
 800f072:	e7e4      	b.n	800f03e <_vfiprintf_r+0x1e6>
 800f074:	0800fe7d 	.word	0x0800fe7d
 800f078:	0800fe83 	.word	0x0800fe83
 800f07c:	0800fe87 	.word	0x0800fe87
 800f080:	0800c7e5 	.word	0x0800c7e5
 800f084:	0800ee33 	.word	0x0800ee33

0800f088 <__sflush_r>:
 800f088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f08e:	0716      	lsls	r6, r2, #28
 800f090:	4605      	mov	r5, r0
 800f092:	460c      	mov	r4, r1
 800f094:	d454      	bmi.n	800f140 <__sflush_r+0xb8>
 800f096:	684b      	ldr	r3, [r1, #4]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	dc02      	bgt.n	800f0a2 <__sflush_r+0x1a>
 800f09c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	dd48      	ble.n	800f134 <__sflush_r+0xac>
 800f0a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f0a4:	2e00      	cmp	r6, #0
 800f0a6:	d045      	beq.n	800f134 <__sflush_r+0xac>
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f0ae:	682f      	ldr	r7, [r5, #0]
 800f0b0:	6a21      	ldr	r1, [r4, #32]
 800f0b2:	602b      	str	r3, [r5, #0]
 800f0b4:	d030      	beq.n	800f118 <__sflush_r+0x90>
 800f0b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f0b8:	89a3      	ldrh	r3, [r4, #12]
 800f0ba:	0759      	lsls	r1, r3, #29
 800f0bc:	d505      	bpl.n	800f0ca <__sflush_r+0x42>
 800f0be:	6863      	ldr	r3, [r4, #4]
 800f0c0:	1ad2      	subs	r2, r2, r3
 800f0c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f0c4:	b10b      	cbz	r3, 800f0ca <__sflush_r+0x42>
 800f0c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f0c8:	1ad2      	subs	r2, r2, r3
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	4628      	mov	r0, r5
 800f0ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f0d0:	6a21      	ldr	r1, [r4, #32]
 800f0d2:	47b0      	blx	r6
 800f0d4:	1c43      	adds	r3, r0, #1
 800f0d6:	89a3      	ldrh	r3, [r4, #12]
 800f0d8:	d106      	bne.n	800f0e8 <__sflush_r+0x60>
 800f0da:	6829      	ldr	r1, [r5, #0]
 800f0dc:	291d      	cmp	r1, #29
 800f0de:	d82b      	bhi.n	800f138 <__sflush_r+0xb0>
 800f0e0:	4a28      	ldr	r2, [pc, #160]	@ (800f184 <__sflush_r+0xfc>)
 800f0e2:	40ca      	lsrs	r2, r1
 800f0e4:	07d6      	lsls	r6, r2, #31
 800f0e6:	d527      	bpl.n	800f138 <__sflush_r+0xb0>
 800f0e8:	2200      	movs	r2, #0
 800f0ea:	6062      	str	r2, [r4, #4]
 800f0ec:	6922      	ldr	r2, [r4, #16]
 800f0ee:	04d9      	lsls	r1, r3, #19
 800f0f0:	6022      	str	r2, [r4, #0]
 800f0f2:	d504      	bpl.n	800f0fe <__sflush_r+0x76>
 800f0f4:	1c42      	adds	r2, r0, #1
 800f0f6:	d101      	bne.n	800f0fc <__sflush_r+0x74>
 800f0f8:	682b      	ldr	r3, [r5, #0]
 800f0fa:	b903      	cbnz	r3, 800f0fe <__sflush_r+0x76>
 800f0fc:	6560      	str	r0, [r4, #84]	@ 0x54
 800f0fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f100:	602f      	str	r7, [r5, #0]
 800f102:	b1b9      	cbz	r1, 800f134 <__sflush_r+0xac>
 800f104:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f108:	4299      	cmp	r1, r3
 800f10a:	d002      	beq.n	800f112 <__sflush_r+0x8a>
 800f10c:	4628      	mov	r0, r5
 800f10e:	f7ff f8ab 	bl	800e268 <_free_r>
 800f112:	2300      	movs	r3, #0
 800f114:	6363      	str	r3, [r4, #52]	@ 0x34
 800f116:	e00d      	b.n	800f134 <__sflush_r+0xac>
 800f118:	2301      	movs	r3, #1
 800f11a:	4628      	mov	r0, r5
 800f11c:	47b0      	blx	r6
 800f11e:	4602      	mov	r2, r0
 800f120:	1c50      	adds	r0, r2, #1
 800f122:	d1c9      	bne.n	800f0b8 <__sflush_r+0x30>
 800f124:	682b      	ldr	r3, [r5, #0]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d0c6      	beq.n	800f0b8 <__sflush_r+0x30>
 800f12a:	2b1d      	cmp	r3, #29
 800f12c:	d001      	beq.n	800f132 <__sflush_r+0xaa>
 800f12e:	2b16      	cmp	r3, #22
 800f130:	d11d      	bne.n	800f16e <__sflush_r+0xe6>
 800f132:	602f      	str	r7, [r5, #0]
 800f134:	2000      	movs	r0, #0
 800f136:	e021      	b.n	800f17c <__sflush_r+0xf4>
 800f138:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f13c:	b21b      	sxth	r3, r3
 800f13e:	e01a      	b.n	800f176 <__sflush_r+0xee>
 800f140:	690f      	ldr	r7, [r1, #16]
 800f142:	2f00      	cmp	r7, #0
 800f144:	d0f6      	beq.n	800f134 <__sflush_r+0xac>
 800f146:	0793      	lsls	r3, r2, #30
 800f148:	bf18      	it	ne
 800f14a:	2300      	movne	r3, #0
 800f14c:	680e      	ldr	r6, [r1, #0]
 800f14e:	bf08      	it	eq
 800f150:	694b      	ldreq	r3, [r1, #20]
 800f152:	1bf6      	subs	r6, r6, r7
 800f154:	600f      	str	r7, [r1, #0]
 800f156:	608b      	str	r3, [r1, #8]
 800f158:	2e00      	cmp	r6, #0
 800f15a:	ddeb      	ble.n	800f134 <__sflush_r+0xac>
 800f15c:	4633      	mov	r3, r6
 800f15e:	463a      	mov	r2, r7
 800f160:	4628      	mov	r0, r5
 800f162:	6a21      	ldr	r1, [r4, #32]
 800f164:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800f168:	47e0      	blx	ip
 800f16a:	2800      	cmp	r0, #0
 800f16c:	dc07      	bgt.n	800f17e <__sflush_r+0xf6>
 800f16e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f172:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f176:	f04f 30ff 	mov.w	r0, #4294967295
 800f17a:	81a3      	strh	r3, [r4, #12]
 800f17c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f17e:	4407      	add	r7, r0
 800f180:	1a36      	subs	r6, r6, r0
 800f182:	e7e9      	b.n	800f158 <__sflush_r+0xd0>
 800f184:	20400001 	.word	0x20400001

0800f188 <_fflush_r>:
 800f188:	b538      	push	{r3, r4, r5, lr}
 800f18a:	690b      	ldr	r3, [r1, #16]
 800f18c:	4605      	mov	r5, r0
 800f18e:	460c      	mov	r4, r1
 800f190:	b913      	cbnz	r3, 800f198 <_fflush_r+0x10>
 800f192:	2500      	movs	r5, #0
 800f194:	4628      	mov	r0, r5
 800f196:	bd38      	pop	{r3, r4, r5, pc}
 800f198:	b118      	cbz	r0, 800f1a2 <_fflush_r+0x1a>
 800f19a:	6a03      	ldr	r3, [r0, #32]
 800f19c:	b90b      	cbnz	r3, 800f1a2 <_fflush_r+0x1a>
 800f19e:	f7fd ff69 	bl	800d074 <__sinit>
 800f1a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d0f3      	beq.n	800f192 <_fflush_r+0xa>
 800f1aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f1ac:	07d0      	lsls	r0, r2, #31
 800f1ae:	d404      	bmi.n	800f1ba <_fflush_r+0x32>
 800f1b0:	0599      	lsls	r1, r3, #22
 800f1b2:	d402      	bmi.n	800f1ba <_fflush_r+0x32>
 800f1b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1b6:	f7fe f9dc 	bl	800d572 <__retarget_lock_acquire_recursive>
 800f1ba:	4628      	mov	r0, r5
 800f1bc:	4621      	mov	r1, r4
 800f1be:	f7ff ff63 	bl	800f088 <__sflush_r>
 800f1c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f1c4:	4605      	mov	r5, r0
 800f1c6:	07da      	lsls	r2, r3, #31
 800f1c8:	d4e4      	bmi.n	800f194 <_fflush_r+0xc>
 800f1ca:	89a3      	ldrh	r3, [r4, #12]
 800f1cc:	059b      	lsls	r3, r3, #22
 800f1ce:	d4e1      	bmi.n	800f194 <_fflush_r+0xc>
 800f1d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f1d2:	f7fe f9cf 	bl	800d574 <__retarget_lock_release_recursive>
 800f1d6:	e7dd      	b.n	800f194 <_fflush_r+0xc>

0800f1d8 <__swhatbuf_r>:
 800f1d8:	b570      	push	{r4, r5, r6, lr}
 800f1da:	460c      	mov	r4, r1
 800f1dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1e0:	4615      	mov	r5, r2
 800f1e2:	2900      	cmp	r1, #0
 800f1e4:	461e      	mov	r6, r3
 800f1e6:	b096      	sub	sp, #88	@ 0x58
 800f1e8:	da0c      	bge.n	800f204 <__swhatbuf_r+0x2c>
 800f1ea:	89a3      	ldrh	r3, [r4, #12]
 800f1ec:	2100      	movs	r1, #0
 800f1ee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f1f2:	bf14      	ite	ne
 800f1f4:	2340      	movne	r3, #64	@ 0x40
 800f1f6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f1fa:	2000      	movs	r0, #0
 800f1fc:	6031      	str	r1, [r6, #0]
 800f1fe:	602b      	str	r3, [r5, #0]
 800f200:	b016      	add	sp, #88	@ 0x58
 800f202:	bd70      	pop	{r4, r5, r6, pc}
 800f204:	466a      	mov	r2, sp
 800f206:	f000 f849 	bl	800f29c <_fstat_r>
 800f20a:	2800      	cmp	r0, #0
 800f20c:	dbed      	blt.n	800f1ea <__swhatbuf_r+0x12>
 800f20e:	9901      	ldr	r1, [sp, #4]
 800f210:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f214:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f218:	4259      	negs	r1, r3
 800f21a:	4159      	adcs	r1, r3
 800f21c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f220:	e7eb      	b.n	800f1fa <__swhatbuf_r+0x22>

0800f222 <__smakebuf_r>:
 800f222:	898b      	ldrh	r3, [r1, #12]
 800f224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f226:	079d      	lsls	r5, r3, #30
 800f228:	4606      	mov	r6, r0
 800f22a:	460c      	mov	r4, r1
 800f22c:	d507      	bpl.n	800f23e <__smakebuf_r+0x1c>
 800f22e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f232:	6023      	str	r3, [r4, #0]
 800f234:	6123      	str	r3, [r4, #16]
 800f236:	2301      	movs	r3, #1
 800f238:	6163      	str	r3, [r4, #20]
 800f23a:	b003      	add	sp, #12
 800f23c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f23e:	466a      	mov	r2, sp
 800f240:	ab01      	add	r3, sp, #4
 800f242:	f7ff ffc9 	bl	800f1d8 <__swhatbuf_r>
 800f246:	9f00      	ldr	r7, [sp, #0]
 800f248:	4605      	mov	r5, r0
 800f24a:	4639      	mov	r1, r7
 800f24c:	4630      	mov	r0, r6
 800f24e:	f7ff f87d 	bl	800e34c <_malloc_r>
 800f252:	b948      	cbnz	r0, 800f268 <__smakebuf_r+0x46>
 800f254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f258:	059a      	lsls	r2, r3, #22
 800f25a:	d4ee      	bmi.n	800f23a <__smakebuf_r+0x18>
 800f25c:	f023 0303 	bic.w	r3, r3, #3
 800f260:	f043 0302 	orr.w	r3, r3, #2
 800f264:	81a3      	strh	r3, [r4, #12]
 800f266:	e7e2      	b.n	800f22e <__smakebuf_r+0xc>
 800f268:	89a3      	ldrh	r3, [r4, #12]
 800f26a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f26e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f272:	81a3      	strh	r3, [r4, #12]
 800f274:	9b01      	ldr	r3, [sp, #4]
 800f276:	6020      	str	r0, [r4, #0]
 800f278:	b15b      	cbz	r3, 800f292 <__smakebuf_r+0x70>
 800f27a:	4630      	mov	r0, r6
 800f27c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f280:	f000 f81e 	bl	800f2c0 <_isatty_r>
 800f284:	b128      	cbz	r0, 800f292 <__smakebuf_r+0x70>
 800f286:	89a3      	ldrh	r3, [r4, #12]
 800f288:	f023 0303 	bic.w	r3, r3, #3
 800f28c:	f043 0301 	orr.w	r3, r3, #1
 800f290:	81a3      	strh	r3, [r4, #12]
 800f292:	89a3      	ldrh	r3, [r4, #12]
 800f294:	431d      	orrs	r5, r3
 800f296:	81a5      	strh	r5, [r4, #12]
 800f298:	e7cf      	b.n	800f23a <__smakebuf_r+0x18>
	...

0800f29c <_fstat_r>:
 800f29c:	b538      	push	{r3, r4, r5, lr}
 800f29e:	2300      	movs	r3, #0
 800f2a0:	4d06      	ldr	r5, [pc, #24]	@ (800f2bc <_fstat_r+0x20>)
 800f2a2:	4604      	mov	r4, r0
 800f2a4:	4608      	mov	r0, r1
 800f2a6:	4611      	mov	r1, r2
 800f2a8:	602b      	str	r3, [r5, #0]
 800f2aa:	f7f6 fc2f 	bl	8005b0c <_fstat>
 800f2ae:	1c43      	adds	r3, r0, #1
 800f2b0:	d102      	bne.n	800f2b8 <_fstat_r+0x1c>
 800f2b2:	682b      	ldr	r3, [r5, #0]
 800f2b4:	b103      	cbz	r3, 800f2b8 <_fstat_r+0x1c>
 800f2b6:	6023      	str	r3, [r4, #0]
 800f2b8:	bd38      	pop	{r3, r4, r5, pc}
 800f2ba:	bf00      	nop
 800f2bc:	200007d4 	.word	0x200007d4

0800f2c0 <_isatty_r>:
 800f2c0:	b538      	push	{r3, r4, r5, lr}
 800f2c2:	2300      	movs	r3, #0
 800f2c4:	4d05      	ldr	r5, [pc, #20]	@ (800f2dc <_isatty_r+0x1c>)
 800f2c6:	4604      	mov	r4, r0
 800f2c8:	4608      	mov	r0, r1
 800f2ca:	602b      	str	r3, [r5, #0]
 800f2cc:	f7f6 fc2d 	bl	8005b2a <_isatty>
 800f2d0:	1c43      	adds	r3, r0, #1
 800f2d2:	d102      	bne.n	800f2da <_isatty_r+0x1a>
 800f2d4:	682b      	ldr	r3, [r5, #0]
 800f2d6:	b103      	cbz	r3, 800f2da <_isatty_r+0x1a>
 800f2d8:	6023      	str	r3, [r4, #0]
 800f2da:	bd38      	pop	{r3, r4, r5, pc}
 800f2dc:	200007d4 	.word	0x200007d4

0800f2e0 <_sbrk_r>:
 800f2e0:	b538      	push	{r3, r4, r5, lr}
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	4d05      	ldr	r5, [pc, #20]	@ (800f2fc <_sbrk_r+0x1c>)
 800f2e6:	4604      	mov	r4, r0
 800f2e8:	4608      	mov	r0, r1
 800f2ea:	602b      	str	r3, [r5, #0]
 800f2ec:	f7f6 fc34 	bl	8005b58 <_sbrk>
 800f2f0:	1c43      	adds	r3, r0, #1
 800f2f2:	d102      	bne.n	800f2fa <_sbrk_r+0x1a>
 800f2f4:	682b      	ldr	r3, [r5, #0]
 800f2f6:	b103      	cbz	r3, 800f2fa <_sbrk_r+0x1a>
 800f2f8:	6023      	str	r3, [r4, #0]
 800f2fa:	bd38      	pop	{r3, r4, r5, pc}
 800f2fc:	200007d4 	.word	0x200007d4

0800f300 <__assert_func>:
 800f300:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f302:	4614      	mov	r4, r2
 800f304:	461a      	mov	r2, r3
 800f306:	4b09      	ldr	r3, [pc, #36]	@ (800f32c <__assert_func+0x2c>)
 800f308:	4605      	mov	r5, r0
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	68d8      	ldr	r0, [r3, #12]
 800f30e:	b14c      	cbz	r4, 800f324 <__assert_func+0x24>
 800f310:	4b07      	ldr	r3, [pc, #28]	@ (800f330 <__assert_func+0x30>)
 800f312:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f316:	9100      	str	r1, [sp, #0]
 800f318:	462b      	mov	r3, r5
 800f31a:	4906      	ldr	r1, [pc, #24]	@ (800f334 <__assert_func+0x34>)
 800f31c:	f000 f870 	bl	800f400 <fiprintf>
 800f320:	f000 f880 	bl	800f424 <abort>
 800f324:	4b04      	ldr	r3, [pc, #16]	@ (800f338 <__assert_func+0x38>)
 800f326:	461c      	mov	r4, r3
 800f328:	e7f3      	b.n	800f312 <__assert_func+0x12>
 800f32a:	bf00      	nop
 800f32c:	20000058 	.word	0x20000058
 800f330:	0800fe98 	.word	0x0800fe98
 800f334:	0800fea5 	.word	0x0800fea5
 800f338:	0800fed3 	.word	0x0800fed3

0800f33c <_calloc_r>:
 800f33c:	b570      	push	{r4, r5, r6, lr}
 800f33e:	fba1 5402 	umull	r5, r4, r1, r2
 800f342:	b934      	cbnz	r4, 800f352 <_calloc_r+0x16>
 800f344:	4629      	mov	r1, r5
 800f346:	f7ff f801 	bl	800e34c <_malloc_r>
 800f34a:	4606      	mov	r6, r0
 800f34c:	b928      	cbnz	r0, 800f35a <_calloc_r+0x1e>
 800f34e:	4630      	mov	r0, r6
 800f350:	bd70      	pop	{r4, r5, r6, pc}
 800f352:	220c      	movs	r2, #12
 800f354:	2600      	movs	r6, #0
 800f356:	6002      	str	r2, [r0, #0]
 800f358:	e7f9      	b.n	800f34e <_calloc_r+0x12>
 800f35a:	462a      	mov	r2, r5
 800f35c:	4621      	mov	r1, r4
 800f35e:	f7fe f857 	bl	800d410 <memset>
 800f362:	e7f4      	b.n	800f34e <_calloc_r+0x12>

0800f364 <__ascii_mbtowc>:
 800f364:	b082      	sub	sp, #8
 800f366:	b901      	cbnz	r1, 800f36a <__ascii_mbtowc+0x6>
 800f368:	a901      	add	r1, sp, #4
 800f36a:	b142      	cbz	r2, 800f37e <__ascii_mbtowc+0x1a>
 800f36c:	b14b      	cbz	r3, 800f382 <__ascii_mbtowc+0x1e>
 800f36e:	7813      	ldrb	r3, [r2, #0]
 800f370:	600b      	str	r3, [r1, #0]
 800f372:	7812      	ldrb	r2, [r2, #0]
 800f374:	1e10      	subs	r0, r2, #0
 800f376:	bf18      	it	ne
 800f378:	2001      	movne	r0, #1
 800f37a:	b002      	add	sp, #8
 800f37c:	4770      	bx	lr
 800f37e:	4610      	mov	r0, r2
 800f380:	e7fb      	b.n	800f37a <__ascii_mbtowc+0x16>
 800f382:	f06f 0001 	mvn.w	r0, #1
 800f386:	e7f8      	b.n	800f37a <__ascii_mbtowc+0x16>

0800f388 <_realloc_r>:
 800f388:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f38c:	4607      	mov	r7, r0
 800f38e:	4614      	mov	r4, r2
 800f390:	460d      	mov	r5, r1
 800f392:	b921      	cbnz	r1, 800f39e <_realloc_r+0x16>
 800f394:	4611      	mov	r1, r2
 800f396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f39a:	f7fe bfd7 	b.w	800e34c <_malloc_r>
 800f39e:	b92a      	cbnz	r2, 800f3ac <_realloc_r+0x24>
 800f3a0:	f7fe ff62 	bl	800e268 <_free_r>
 800f3a4:	4625      	mov	r5, r4
 800f3a6:	4628      	mov	r0, r5
 800f3a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3ac:	f000 f841 	bl	800f432 <_malloc_usable_size_r>
 800f3b0:	4284      	cmp	r4, r0
 800f3b2:	4606      	mov	r6, r0
 800f3b4:	d802      	bhi.n	800f3bc <_realloc_r+0x34>
 800f3b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f3ba:	d8f4      	bhi.n	800f3a6 <_realloc_r+0x1e>
 800f3bc:	4621      	mov	r1, r4
 800f3be:	4638      	mov	r0, r7
 800f3c0:	f7fe ffc4 	bl	800e34c <_malloc_r>
 800f3c4:	4680      	mov	r8, r0
 800f3c6:	b908      	cbnz	r0, 800f3cc <_realloc_r+0x44>
 800f3c8:	4645      	mov	r5, r8
 800f3ca:	e7ec      	b.n	800f3a6 <_realloc_r+0x1e>
 800f3cc:	42b4      	cmp	r4, r6
 800f3ce:	4622      	mov	r2, r4
 800f3d0:	4629      	mov	r1, r5
 800f3d2:	bf28      	it	cs
 800f3d4:	4632      	movcs	r2, r6
 800f3d6:	f7fe f8dc 	bl	800d592 <memcpy>
 800f3da:	4629      	mov	r1, r5
 800f3dc:	4638      	mov	r0, r7
 800f3de:	f7fe ff43 	bl	800e268 <_free_r>
 800f3e2:	e7f1      	b.n	800f3c8 <_realloc_r+0x40>

0800f3e4 <__ascii_wctomb>:
 800f3e4:	4603      	mov	r3, r0
 800f3e6:	4608      	mov	r0, r1
 800f3e8:	b141      	cbz	r1, 800f3fc <__ascii_wctomb+0x18>
 800f3ea:	2aff      	cmp	r2, #255	@ 0xff
 800f3ec:	d904      	bls.n	800f3f8 <__ascii_wctomb+0x14>
 800f3ee:	228a      	movs	r2, #138	@ 0x8a
 800f3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800f3f4:	601a      	str	r2, [r3, #0]
 800f3f6:	4770      	bx	lr
 800f3f8:	2001      	movs	r0, #1
 800f3fa:	700a      	strb	r2, [r1, #0]
 800f3fc:	4770      	bx	lr
	...

0800f400 <fiprintf>:
 800f400:	b40e      	push	{r1, r2, r3}
 800f402:	b503      	push	{r0, r1, lr}
 800f404:	4601      	mov	r1, r0
 800f406:	ab03      	add	r3, sp, #12
 800f408:	4805      	ldr	r0, [pc, #20]	@ (800f420 <fiprintf+0x20>)
 800f40a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f40e:	6800      	ldr	r0, [r0, #0]
 800f410:	9301      	str	r3, [sp, #4]
 800f412:	f7ff fd21 	bl	800ee58 <_vfiprintf_r>
 800f416:	b002      	add	sp, #8
 800f418:	f85d eb04 	ldr.w	lr, [sp], #4
 800f41c:	b003      	add	sp, #12
 800f41e:	4770      	bx	lr
 800f420:	20000058 	.word	0x20000058

0800f424 <abort>:
 800f424:	2006      	movs	r0, #6
 800f426:	b508      	push	{r3, lr}
 800f428:	f000 f834 	bl	800f494 <raise>
 800f42c:	2001      	movs	r0, #1
 800f42e:	f7f6 fb1e 	bl	8005a6e <_exit>

0800f432 <_malloc_usable_size_r>:
 800f432:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f436:	1f18      	subs	r0, r3, #4
 800f438:	2b00      	cmp	r3, #0
 800f43a:	bfbc      	itt	lt
 800f43c:	580b      	ldrlt	r3, [r1, r0]
 800f43e:	18c0      	addlt	r0, r0, r3
 800f440:	4770      	bx	lr

0800f442 <_raise_r>:
 800f442:	291f      	cmp	r1, #31
 800f444:	b538      	push	{r3, r4, r5, lr}
 800f446:	4605      	mov	r5, r0
 800f448:	460c      	mov	r4, r1
 800f44a:	d904      	bls.n	800f456 <_raise_r+0x14>
 800f44c:	2316      	movs	r3, #22
 800f44e:	6003      	str	r3, [r0, #0]
 800f450:	f04f 30ff 	mov.w	r0, #4294967295
 800f454:	bd38      	pop	{r3, r4, r5, pc}
 800f456:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f458:	b112      	cbz	r2, 800f460 <_raise_r+0x1e>
 800f45a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f45e:	b94b      	cbnz	r3, 800f474 <_raise_r+0x32>
 800f460:	4628      	mov	r0, r5
 800f462:	f000 f831 	bl	800f4c8 <_getpid_r>
 800f466:	4622      	mov	r2, r4
 800f468:	4601      	mov	r1, r0
 800f46a:	4628      	mov	r0, r5
 800f46c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f470:	f000 b818 	b.w	800f4a4 <_kill_r>
 800f474:	2b01      	cmp	r3, #1
 800f476:	d00a      	beq.n	800f48e <_raise_r+0x4c>
 800f478:	1c59      	adds	r1, r3, #1
 800f47a:	d103      	bne.n	800f484 <_raise_r+0x42>
 800f47c:	2316      	movs	r3, #22
 800f47e:	6003      	str	r3, [r0, #0]
 800f480:	2001      	movs	r0, #1
 800f482:	e7e7      	b.n	800f454 <_raise_r+0x12>
 800f484:	2100      	movs	r1, #0
 800f486:	4620      	mov	r0, r4
 800f488:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f48c:	4798      	blx	r3
 800f48e:	2000      	movs	r0, #0
 800f490:	e7e0      	b.n	800f454 <_raise_r+0x12>
	...

0800f494 <raise>:
 800f494:	4b02      	ldr	r3, [pc, #8]	@ (800f4a0 <raise+0xc>)
 800f496:	4601      	mov	r1, r0
 800f498:	6818      	ldr	r0, [r3, #0]
 800f49a:	f7ff bfd2 	b.w	800f442 <_raise_r>
 800f49e:	bf00      	nop
 800f4a0:	20000058 	.word	0x20000058

0800f4a4 <_kill_r>:
 800f4a4:	b538      	push	{r3, r4, r5, lr}
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	4d06      	ldr	r5, [pc, #24]	@ (800f4c4 <_kill_r+0x20>)
 800f4aa:	4604      	mov	r4, r0
 800f4ac:	4608      	mov	r0, r1
 800f4ae:	4611      	mov	r1, r2
 800f4b0:	602b      	str	r3, [r5, #0]
 800f4b2:	f7f6 facc 	bl	8005a4e <_kill>
 800f4b6:	1c43      	adds	r3, r0, #1
 800f4b8:	d102      	bne.n	800f4c0 <_kill_r+0x1c>
 800f4ba:	682b      	ldr	r3, [r5, #0]
 800f4bc:	b103      	cbz	r3, 800f4c0 <_kill_r+0x1c>
 800f4be:	6023      	str	r3, [r4, #0]
 800f4c0:	bd38      	pop	{r3, r4, r5, pc}
 800f4c2:	bf00      	nop
 800f4c4:	200007d4 	.word	0x200007d4

0800f4c8 <_getpid_r>:
 800f4c8:	f7f6 baba 	b.w	8005a40 <_getpid>

0800f4cc <_init>:
 800f4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4ce:	bf00      	nop
 800f4d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4d2:	bc08      	pop	{r3}
 800f4d4:	469e      	mov	lr, r3
 800f4d6:	4770      	bx	lr

0800f4d8 <_fini>:
 800f4d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4da:	bf00      	nop
 800f4dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4de:	bc08      	pop	{r3}
 800f4e0:	469e      	mov	lr, r3
 800f4e2:	4770      	bx	lr
