/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_1z;
  reg [7:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [17:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_3z) & (celloutsig_1_5z[3] | celloutsig_1_6z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_2z[5]) & (celloutsig_1_2z[2] | celloutsig_1_0z));
  assign celloutsig_1_12z = ~(celloutsig_1_2z[5] ^ celloutsig_1_5z[3]);
  assign celloutsig_0_3z = celloutsig_0_1z[3:0] + in_data[18:15];
  assign celloutsig_1_9z = { in_data[105:102], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z } + { in_data[152:149], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_14z = celloutsig_1_9z[6:3] + { celloutsig_1_2z[6:4], celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[78:75], celloutsig_0_0z } / { 1'h1, in_data[13:10] };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[6:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } >= in_data[107:96];
  assign celloutsig_1_11z = { celloutsig_1_9z[2:0], celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_2z[6:2], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_5z = - { celloutsig_1_2z[6], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_13z = - { celloutsig_1_9z[13:4], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_19z = - { celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_10z = | { celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[6:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_2z[4:1] << { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[145:140], celloutsig_1_0z } >>> in_data[105:99];
  assign celloutsig_1_18z = { celloutsig_1_4z[2], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z } >>> { in_data[142:130], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_0z = ~((in_data[56] & in_data[11]) | in_data[49]);
  assign celloutsig_1_0z = ~((in_data[159] & in_data[134]) | in_data[191]);
  assign celloutsig_1_16z = ~((celloutsig_1_4z[1] & celloutsig_1_11z) | celloutsig_1_13z[10]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[59:52];
  assign { out_data[142:128], out_data[98:96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
