-- Test BenchVHDL for IBM SMS ALD group EditTranslator
-- Title: EditTranslator
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/6/2020 8:08:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EditTranslator_tb is
end EditTranslator_tb;

architecture behavioral of EditTranslator_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component EditTranslator
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_B_CH_NOT_8_AND_NOT_1_BIT: in STD_LOGIC;
		PS_B_CH_NOT_4_AND_NOT_2_BIT: in STD_LOGIC;
		PS_B_CYCLE: in STD_LOGIC;
		PS_EDIT_OP_CODE: in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE: in STD_LOGIC;
		PS_B_CH_B_AND_A_BIT: in STD_LOGIC;
		PS_B_CH_NOT_8_AND_1_BIT: in STD_LOGIC;
		PS_B_CH_NOT_4_AND_2_BIT: in STD_LOGIC;
		PS_B_CH_8_AND_1_BIT: in STD_LOGIC;
		PS_B_CH_B_AND_NOT_A_BIT: in STD_LOGIC;
		PS_B_CH_NOT_B_AND_NOT_A_BIT: in STD_LOGIC;
		PS_B_CH_8_AND_NOT_1_BIT: in STD_LOGIC;
		PS_B_CH_NOT_B_AND_A_BIT: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		PS_B_CH_4_AND_NOT_2_BIT: in STD_LOGIC;
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_NOT_CTRL_0: out STD_LOGIC;
		PS_NOT_ASTERISK: out STD_LOGIC;
		PS_NOT_DOLLAR_SIGN: out STD_LOGIC;
		PS_NOT_SIG_DIGIT: out STD_LOGIC;
		PS_NOT_COMMA: out STD_LOGIC;
		PS_NOT_MINUS_SYMBOL: out STD_LOGIC;
		PS_NOT_DECIMAL: out STD_LOGIC;
		MS_NOT_DECIMAL: out STD_LOGIC;
		PS_NOT_BLANK: out STD_LOGIC;
		PS_NOT_C_CHAR: out STD_LOGIC;
		PS_NOT_R_CHAR: out STD_LOGIC;
		PS_NOT_SPACE: out STD_LOGIC;
		PS_Z_OP_DOT_B_CYCLE: out STD_LOGIC;
		MS_Z_OP_DOT_B_CYCLE: out STD_LOGIC;
		PS_E_OR_Z_OP_DOT_B_CYCLE: out STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_1: out STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_2: out STD_LOGIC;
		PS_C_OR_R_OR_MINUS: out STD_LOGIC;
		MS_BLANK: out STD_LOGIC;
		MS_CONTROL_ZERO: out STD_LOGIC;
		PS_BLANK: out STD_LOGIC;
		PS_BLANK_OR_ZERO: out STD_LOGIC;
		PS_CONTROL_ZERO: out STD_LOGIC;
		PS_COMMA: out STD_LOGIC;
		PS_BLANK_0_OR_COMMA: out STD_LOGIC;
		PS_0_OR_DECIMAL: out STD_LOGIC;
		PS_BLK_0_PUNCT_OR_SIG_DIGIT: out STD_LOGIC;
		MS_SIG_DIGIT: out STD_LOGIC;
		PS_SIG_DIGIT: out STD_LOGIC;
		PS_DECIMAL: out STD_LOGIC;
		PS_ASTERISK: out STD_LOGIC;
		PS_ASTERISK_OR_DOLLAR_SIGN: out STD_LOGIC;
		PS_DOLLAR_SIGN: out STD_LOGIC;
		MS_SPACE: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_B_CH_NOT_8_AND_NOT_1_BIT: STD_LOGIC := '0';
	signal PS_B_CH_NOT_4_AND_NOT_2_BIT: STD_LOGIC := '0';
	signal PS_B_CYCLE: STD_LOGIC := '0';
	signal PS_EDIT_OP_CODE: STD_LOGIC := '0';
	signal PS_MOVE_ZERO_SUP_OP_CODE: STD_LOGIC := '0';
	signal PS_B_CH_B_AND_A_BIT: STD_LOGIC := '0';
	signal PS_B_CH_NOT_8_AND_1_BIT: STD_LOGIC := '0';
	signal PS_B_CH_NOT_4_AND_2_BIT: STD_LOGIC := '0';
	signal PS_B_CH_8_AND_1_BIT: STD_LOGIC := '0';
	signal PS_B_CH_B_AND_NOT_A_BIT: STD_LOGIC := '0';
	signal PS_B_CH_NOT_B_AND_NOT_A_BIT: STD_LOGIC := '0';
	signal PS_B_CH_8_AND_NOT_1_BIT: STD_LOGIC := '0';
	signal PS_B_CH_NOT_B_AND_A_BIT: STD_LOGIC := '0';
	signal PS_1ST_SCAN: STD_LOGIC := '0';
	signal PS_B_CH_4_AND_NOT_2_BIT: STD_LOGIC := '0';
	signal PS_B_CH_NOT_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";
	signal PS_B_CH_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";

	-- Outputs

	signal PS_NOT_CTRL_0: STD_LOGIC;
	signal PS_NOT_ASTERISK: STD_LOGIC;
	signal PS_NOT_DOLLAR_SIGN: STD_LOGIC;
	signal PS_NOT_SIG_DIGIT: STD_LOGIC;
	signal PS_NOT_COMMA: STD_LOGIC;
	signal PS_NOT_MINUS_SYMBOL: STD_LOGIC;
	signal PS_NOT_DECIMAL: STD_LOGIC;
	signal MS_NOT_DECIMAL: STD_LOGIC;
	signal PS_NOT_BLANK: STD_LOGIC;
	signal PS_NOT_C_CHAR: STD_LOGIC;
	signal PS_NOT_R_CHAR: STD_LOGIC;
	signal PS_NOT_SPACE: STD_LOGIC;
	signal PS_Z_OP_DOT_B_CYCLE: STD_LOGIC;
	signal MS_Z_OP_DOT_B_CYCLE: STD_LOGIC;
	signal PS_E_OR_Z_OP_DOT_B_CYCLE: STD_LOGIC;
	signal PS_E_OP_DOT_B_CYCLE_1: STD_LOGIC;
	signal PS_E_OP_DOT_B_CYCLE_2: STD_LOGIC;
	signal PS_C_OR_R_OR_MINUS: STD_LOGIC;
	signal MS_BLANK: STD_LOGIC;
	signal MS_CONTROL_ZERO: STD_LOGIC;
	signal PS_BLANK: STD_LOGIC;
	signal PS_BLANK_OR_ZERO: STD_LOGIC;
	signal PS_CONTROL_ZERO: STD_LOGIC;
	signal PS_COMMA: STD_LOGIC;
	signal PS_BLANK_0_OR_COMMA: STD_LOGIC;
	signal PS_0_OR_DECIMAL: STD_LOGIC;
	signal PS_BLK_0_PUNCT_OR_SIG_DIGIT: STD_LOGIC;
	signal MS_SIG_DIGIT: STD_LOGIC;
	signal PS_SIG_DIGIT: STD_LOGIC;
	signal PS_DECIMAL: STD_LOGIC;
	signal PS_ASTERISK: STD_LOGIC;
	signal PS_ASTERISK_OR_DOLLAR_SIGN: STD_LOGIC;
	signal PS_DOLLAR_SIGN: STD_LOGIC;
	signal MS_SPACE: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

   constant MX_X1A_POS: integer := 7;
   constant MX_X6A_POS: integer := 8;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: EditTranslator port map(
		FPGA_CLK => FPGA_CLK,
		PS_B_CH_NOT_8_AND_NOT_1_BIT => PS_B_CH_NOT_8_AND_NOT_1_BIT,
		PS_B_CH_NOT_4_AND_NOT_2_BIT => PS_B_CH_NOT_4_AND_NOT_2_BIT,
		PS_B_CYCLE => PS_B_CYCLE,
		PS_EDIT_OP_CODE => PS_EDIT_OP_CODE,
		PS_MOVE_ZERO_SUP_OP_CODE => PS_MOVE_ZERO_SUP_OP_CODE,
		PS_B_CH_B_AND_A_BIT => PS_B_CH_B_AND_A_BIT,
		PS_B_CH_NOT_8_AND_1_BIT => PS_B_CH_NOT_8_AND_1_BIT,
		PS_B_CH_NOT_4_AND_2_BIT => PS_B_CH_NOT_4_AND_2_BIT,
		PS_B_CH_8_AND_1_BIT => PS_B_CH_8_AND_1_BIT,
		PS_B_CH_B_AND_NOT_A_BIT => PS_B_CH_B_AND_NOT_A_BIT,
		PS_B_CH_NOT_B_AND_NOT_A_BIT => PS_B_CH_NOT_B_AND_NOT_A_BIT,
		PS_B_CH_8_AND_NOT_1_BIT => PS_B_CH_8_AND_NOT_1_BIT,
		PS_B_CH_NOT_B_AND_A_BIT => PS_B_CH_NOT_B_AND_A_BIT,
		PS_1ST_SCAN => PS_1ST_SCAN,
		PS_B_CH_4_AND_NOT_2_BIT => PS_B_CH_4_AND_NOT_2_BIT,
		PS_B_CH_NOT_BUS => PS_B_CH_NOT_BUS,
		PS_B_CH_BUS => PS_B_CH_BUS,
		PS_NOT_CTRL_0 => PS_NOT_CTRL_0,
		PS_NOT_ASTERISK => PS_NOT_ASTERISK,
		PS_NOT_DOLLAR_SIGN => PS_NOT_DOLLAR_SIGN,
		PS_NOT_SIG_DIGIT => PS_NOT_SIG_DIGIT,
		PS_NOT_COMMA => PS_NOT_COMMA,
		PS_NOT_MINUS_SYMBOL => PS_NOT_MINUS_SYMBOL,
		PS_NOT_DECIMAL => PS_NOT_DECIMAL,
		MS_NOT_DECIMAL => MS_NOT_DECIMAL,
		PS_NOT_BLANK => PS_NOT_BLANK,
		PS_NOT_C_CHAR => PS_NOT_C_CHAR,
		PS_NOT_R_CHAR => PS_NOT_R_CHAR,
		PS_NOT_SPACE => PS_NOT_SPACE,
		PS_Z_OP_DOT_B_CYCLE => PS_Z_OP_DOT_B_CYCLE,
		MS_Z_OP_DOT_B_CYCLE => MS_Z_OP_DOT_B_CYCLE,
		PS_E_OR_Z_OP_DOT_B_CYCLE => PS_E_OR_Z_OP_DOT_B_CYCLE,
		PS_E_OP_DOT_B_CYCLE_1 => PS_E_OP_DOT_B_CYCLE_1,
		PS_E_OP_DOT_B_CYCLE_2 => PS_E_OP_DOT_B_CYCLE_2,
		PS_C_OR_R_OR_MINUS => PS_C_OR_R_OR_MINUS,
		MS_BLANK => MS_BLANK,
		MS_CONTROL_ZERO => MS_CONTROL_ZERO,
		PS_BLANK => PS_BLANK,
		PS_BLANK_OR_ZERO => PS_BLANK_OR_ZERO,
		PS_CONTROL_ZERO => PS_CONTROL_ZERO,
		PS_COMMA => PS_COMMA,
		PS_BLANK_0_OR_COMMA => PS_BLANK_0_OR_COMMA,
		PS_0_OR_DECIMAL => PS_0_OR_DECIMAL,
		PS_BLK_0_PUNCT_OR_SIG_DIGIT => PS_BLK_0_PUNCT_OR_SIG_DIGIT,
		MS_SIG_DIGIT => MS_SIG_DIGIT,
		PS_SIG_DIGIT => PS_SIG_DIGIT,
		PS_DECIMAL => PS_DECIMAL,
		PS_ASTERISK => PS_ASTERISK,
		PS_ASTERISK_OR_DOLLAR_SIGN => PS_ASTERISK_OR_DOLLAR_SIGN,
		PS_DOLLAR_SIGN => PS_DOLLAR_SIGN,
		MS_SPACE => MS_SPACE);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(25 downto 0);
   variable a,b,c,d,e,f,g,h,j,k,l,m,n,o,p,q,r,s,t,u,v,w,x,y,z: std_logic;
   variable g1, g2, g3, g4, g5, g6, g7, g8, g9, g10: std_logic;

   begin

   -- Your test bench code

   testName := "15.49.04.1        X";  -- NOTE:  Remove X when editing to set correct length!

   for tt in 0 to 2**25 loop
      tv := std_logic_vector(to_unsigned(tt,tv'Length));
      a := tv(0);
      b := tv(1);
      c := tv(2);
      d := tv(3);
      e := tv(4);
      f := tv(5);
      g := tv(6);
      h := tv(7);
      j := tv(8);
      k := tv(9);
      l := tv(10);
      m := tv(11);
      n := tv(12);
      o := tv(13);
      p := tv(14);
      q := tv(15);
      r := tv(16);
      s := tv(17);
      t := tv(18);
      u := tv(19);
      v := tv(20);
      w := tv(21);
      x := tv(22);
      y := tv(23);
      z := tv(24);

      
      wait for 30 ns;
      
      
   end loop;

   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
