{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 22:49:43 2019 " "Info: Processing started: Mon Dec 16 22:49:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c toplevel " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModeDisplay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ModeDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModeDisplay " "Info: Found entity 1: ModeDisplay" {  } { { "ModeDisplay.v" "" { Text "C:/Users/OMAR/Desktop/project final/ModeDisplay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D2 d2 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D2\" differs only in case from object \"d2\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D3 d3 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D3\" differs only in case from object \"d3\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D4 d4 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D4\" differs only in case from object \"d4\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D5 d5 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D5\" differs only in case from object \"d5\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D6 d6 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D6\" differs only in case from object \"d6\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D7 d7 toplevel.v(2) " "Info (10281): Verilog HDL Declaration information at toplevel.v(2): object \"D7\" differs only in case from object \"d7\" in the same scope" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Info: Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file D_FF.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Info: Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.v 9 9 " "Info: Found 9 design units, including 9 entities, in source file library.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nand_gate " "Info: Found entity 1: Nand_gate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 Nor_gate " "Info: Found entity 2: Nor_gate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 Nand_gate3 " "Info: Found entity 3: Nand_gate3" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 Xorgate2 " "Info: Found entity 4: Xorgate2" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 Norgate4 " "Info: Found entity 5: Norgate4" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 Norgate2 " "Info: Found entity 6: Norgate2" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 Invgate " "Info: Found entity 7: Invgate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 Xorgate " "Info: Found entity 8: Xorgate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 Andgate " "Info: Found entity 9: Andgate" {  } { { "library.v" "" { Text "C:/Users/OMAR/Desktop/project final/library.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDtoBinaryConverter.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file BCDtoBinaryConverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 fiveBitsAdderSubtractor " "Info: Found entity 2: fiveBitsAdderSubtractor" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 hundredsMultiplier " "Info: Found entity 3: hundredsMultiplier" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tensMultiplier " "Info: Found entity 4: tensMultiplier" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 tenBitsAdderSubtractor " "Info: Found entity 5: tenBitsAdderSubtractor" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 BCDtoBinaryConverter " "Info: Found entity 6: BCDtoBinaryConverter" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDriver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SevenSegmentDriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDriver " "Info: Found entity 1: SevenSegmentDriver" {  } { { "SevenSegmentDriver.v" "" { Text "C:/Users/OMAR/Desktop/project final/SevenSegmentDriver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutputDigit1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file OutputDigit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputDigit1 " "Info: Found entity 1: OutputDigit1" {  } { { "OutputDigit1.v" "" { Text "C:/Users/OMAR/Desktop/project final/OutputDigit1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutputDigit2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file OutputDigit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputDigit2 " "Info: Found entity 1: OutputDigit2" {  } { { "OutputDigit2.v" "" { Text "C:/Users/OMAR/Desktop/project final/OutputDigit2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MostSigDigitOutput.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MostSigDigitOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MostSigDigitOutput " "Info: Found entity 1: MostSigDigitOutput" {  } { { "MostSigDigitOutput.v" "" { Text "C:/Users/OMAR/Desktop/project final/MostSigDigitOutput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Quad2to1mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Quad2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad2to1mux " "Info: Found entity 1: Quad2to1mux" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoone_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file twotoone_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 twotoone_mux " "Info: Found entity 1: twotoone_mux" {  } { { "twotoone_mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/twotoone_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findInvalid.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file findInvalid.v" { { "Info" "ISGN_ENTITY_NAME" "1 findInvalid " "Info: Found entity 1: findInvalid" {  } { { "findInvalid.v" "" { Text "C:/Users/OMAR/Desktop/project final/findInvalid.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkoffDigit1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checkoffDigit1.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkoffDigit1 " "Info: Found entity 1: checkoffDigit1" {  } { { "checkoffDigit1.v" "" { Text "C:/Users/OMAR/Desktop/project final/checkoffDigit1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkoffDigit2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checkoffDigit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkoffDigit2 " "Info: Found entity 1: checkoffDigit2" {  } { { "checkoffDigit2.v" "" { Text "C:/Users/OMAR/Desktop/project final/checkoffDigit2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkoffDigit3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file checkoffDigit3.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkoffDigit3 " "Info: Found entity 1: checkoffDigit3" {  } { { "checkoffDigit3.v" "" { Text "C:/Users/OMAR/Desktop/project final/checkoffDigit3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O3 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O2 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O1 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O0 toplevel.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(7): created implicit net for \"O0\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O7 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O7\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O6 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O6\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O5 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O5\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O4 toplevel.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(8): created implicit net for \"O4\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O11 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O11\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O10 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O10\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O9 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O9\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "O8 toplevel.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(9): created implicit net for \"O8\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 toplevel.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(15): created implicit net for \"E1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 toplevel.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(16): created implicit net for \"E2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 toplevel.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(17): created implicit net for \"E3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit0 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit0\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit1 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit2 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit3 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit4 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit4\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit5 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit5\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit6 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit6\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit7 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit7\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit8 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit8\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit9 toplevel.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(23): created implicit net for \"digit9\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 toplevel.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(28): created implicit net for \"A0\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A7 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A7\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A6\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A5\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4 toplevel.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(29): created implicit net for \"A4\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A11\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A10 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A10\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A9 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A9\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A8 toplevel.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(30): created implicit net for \"A8\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A15 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A15\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A14 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A14\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A13 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A13\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A12 toplevel.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(31): created implicit net for \"A12\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF2 toplevel.v(36) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(36): created implicit net for \"OFF2\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF1 toplevel.v(36) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(36): created implicit net for \"OFF1\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OFF3 toplevel.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at toplevel.v(40): created implicit net for \"OFF3\"" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ0 Register.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(5): created implicit net for \"nQ0\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ1 Register.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(6): created implicit net for \"nQ1\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ2 Register.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(7): created implicit net for \"nQ2\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ3 Register.v(8) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(8): created implicit net for \"nQ3\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ4 Register.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(9): created implicit net for \"nQ4\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ5 Register.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(10): created implicit net for \"nQ5\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ6 Register.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(11): created implicit net for \"nQ6\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ7 Register.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(12): created implicit net for \"nQ7\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ8 Register.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(13): created implicit net for \"nQ8\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ9 Register.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(14): created implicit net for \"nQ9\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ10 Register.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(15): created implicit net for \"nQ10\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nQ11 Register.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at Register.v(16): created implicit net for \"nQ11\"" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notD D_FF.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(6): created implicit net for \"notD\"" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 D_FF.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(9): created implicit net for \"w1\"" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 D_FF.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at D_FF.v(11): created implicit net for \"w2\"" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 BCDtoBinaryConverter.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(16): created implicit net for \"out0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 BCDtoBinaryConverter.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(17): created implicit net for \"out1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 BCDtoBinaryConverter.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(18): created implicit net for \"out2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 BCDtoBinaryConverter.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(19): created implicit net for \"out3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4 BCDtoBinaryConverter.v(20) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(20): created implicit net for \"out4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout0 BCDtoBinaryConverter.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(23): created implicit net for \"Cout0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout1 BCDtoBinaryConverter.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(24): created implicit net for \"Cout1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout2 BCDtoBinaryConverter.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(25): created implicit net for \"Cout2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout3 BCDtoBinaryConverter.v(26) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(26): created implicit net for \"Cout3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout BCDtoBinaryConverter.v(43) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(43): created implicit net for \"Cout\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 BCDtoBinaryConverter.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(57): created implicit net for \"S4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout BCDtoBinaryConverter.v(57) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(57): created implicit net for \"Cout\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 BCDtoBinaryConverter.v(66) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(66): created implicit net for \"out0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 BCDtoBinaryConverter.v(67) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(67): created implicit net for \"out1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 BCDtoBinaryConverter.v(68) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(68): created implicit net for \"out2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 BCDtoBinaryConverter.v(69) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(69): created implicit net for \"out3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4 BCDtoBinaryConverter.v(70) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(70): created implicit net for \"out4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out5 BCDtoBinaryConverter.v(71) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(71): created implicit net for \"out5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out6 BCDtoBinaryConverter.v(72) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(72): created implicit net for \"out6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out7 BCDtoBinaryConverter.v(73) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(73): created implicit net for \"out7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out8 BCDtoBinaryConverter.v(74) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(74): created implicit net for \"out8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out9 BCDtoBinaryConverter.v(75) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(75): created implicit net for \"out9\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout0 BCDtoBinaryConverter.v(78) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(78): created implicit net for \"Cout0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout1 BCDtoBinaryConverter.v(79) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(79): created implicit net for \"Cout1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout2 BCDtoBinaryConverter.v(80) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(80): created implicit net for \"Cout2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout3 BCDtoBinaryConverter.v(81) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(81): created implicit net for \"Cout3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout4 BCDtoBinaryConverter.v(82) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(82): created implicit net for \"Cout4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout5 BCDtoBinaryConverter.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(83): created implicit net for \"Cout5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout6 BCDtoBinaryConverter.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(84): created implicit net for \"Cout6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout7 BCDtoBinaryConverter.v(85) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(85): created implicit net for \"Cout7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout8 BCDtoBinaryConverter.v(86) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(86): created implicit net for \"Cout8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h0 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h1 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h3 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h4 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h5 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h6 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h7 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h8 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h9 BCDtoBinaryConverter.v(96) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(96): created implicit net for \"h9\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t0 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t5 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t6 BCDtoBinaryConverter.v(99) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(99): created implicit net for \"t6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w0\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w1\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w2\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w3\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w4\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w5\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w6\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w7\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w8\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w9 BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"w9\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout BCDtoBinaryConverter.v(103) " "Warning (10236): Verilog HDL Implicit Net warning at BCDtoBinaryConverter.v(103): created implicit net for \"Cout\"" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(7): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(8): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(9): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(12): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(15): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(16): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(17): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(6): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(9): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(11): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(13): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "D_FF.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at D_FF.v(15): instance has no name" {  } { { "D_FF.v" "" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(5): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(6): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(7): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(8): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(9): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(10): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(11): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(12): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(13): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(14): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(15): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Register.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at Register.v(16): instance has no name" {  } { { "Register.v" "" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(20): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(16): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(17): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(18): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(19): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(20): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(23): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(24): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(25): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(26): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(27): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(43) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(43): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(96) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(96): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(57) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(57): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(99) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(99): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(66) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(66): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(67) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(67): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(68) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(68): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(69) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(69): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(70) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(70): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(71) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(71): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(72) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(72): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(73) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(73): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(74) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(74): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(75) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(75): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(78) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(78): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 78 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(79) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(79): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(80) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(80): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(81) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(81): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(82) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(82): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(83) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(83): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(84) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(84): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(85) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(85): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(86) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(86): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(87) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(87): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(103) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(103): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BCDtoBinaryConverter.v(107) " "Critical Warning (10846): Verilog HDL Instantiation warning at BCDtoBinaryConverter.v(107): instance has no name" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(23): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(5) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(5): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(6): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(7): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Quad2to1mux.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at Quad2to1mux.v(8): instance has no name" {  } { { "Quad2to1mux.v" "" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(28): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(29): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(30): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(31) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(31): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(34): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(36) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(36): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(38) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(38): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(40) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(40): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(42) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(42): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(44) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(44): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "toplevel.v(46) " "Critical Warning (10846): Verilog HDL Instantiation warning at toplevel.v(46): instance has no name" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Info: Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDriver SevenSegmentDriver:comb_4 " "Info: Elaborating entity \"SevenSegmentDriver\" for hierarchy \"SevenSegmentDriver:comb_4\"" {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModeDisplay ModeDisplay:comb_487 " "Info: Elaborating entity \"ModeDisplay\" for hierarchy \"ModeDisplay:comb_487\"" {  } { { "toplevel.v" "comb_487" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findInvalid findInvalid:comb_488 " "Info: Elaborating entity \"findInvalid\" for hierarchy \"findInvalid:comb_488\"" {  } { { "toplevel.v" "comb_488" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:comb_491 " "Info: Elaborating entity \"Register\" for hierarchy \"Register:comb_491\"" {  } { { "toplevel.v" "comb_491" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Register:comb_491\|D_FF:comb_4 " "Info: Elaborating entity \"D_FF\" for hierarchy \"Register:comb_491\|D_FF:comb_4\"" {  } { { "Register.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/Register.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Invgate Register:comb_491\|D_FF:comb_4\|Invgate:comb_4 " "Info: Elaborating entity \"Invgate\" for hierarchy \"Register:comb_491\|D_FF:comb_4\|Invgate:comb_4\"" {  } { { "D_FF.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nand_gate Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_5 " "Info: Elaborating entity \"Nand_gate\" for hierarchy \"Register:comb_491\|D_FF:comb_4\|Nand_gate:comb_5\"" {  } { { "D_FF.v" "comb_5" { Text "C:/Users/OMAR/Desktop/project final/D_FF.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoBinaryConverter BCDtoBinaryConverter:comb_492 " "Info: Elaborating entity \"BCDtoBinaryConverter\" for hierarchy \"BCDtoBinaryConverter:comb_492\"" {  } { { "toplevel.v" "comb_492" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hundredsMultiplier BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4 " "Info: Elaborating entity \"hundredsMultiplier\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\"" {  } { { "BCDtoBinaryConverter.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M8 BCDtoBinaryConverter.v(35) " "Warning (10034): Output port \"M8\" at BCDtoBinaryConverter.v(35) has no driver" {  } { { "BCDtoBinaryConverter.v" "" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitsAdderSubtractor BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9 " "Info: Elaborating entity \"fiveBitsAdderSubtractor\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\"" {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xorgate BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|Xorgate:comb_4 " "Info: Elaborating entity \"Xorgate\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|Xorgate:comb_4\"" {  } { { "BCDtoBinaryConverter.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|FA:comb_9 " "Info: Elaborating entity \"FA\" for hierarchy \"BCDtoBinaryConverter:comb_492\|hundredsMultiplier:comb_4\|fiveBitsAdderSubtractor:comb_9\|FA:comb_9\"" {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tensMultiplier BCDtoBinaryConverter:comb_492\|tensMultiplier:comb_5 " "Info: Elaborating entity \"tensMultiplier\" for hierarchy \"BCDtoBinaryConverter:comb_492\|tensMultiplier:comb_5\"" {  } { { "BCDtoBinaryConverter.v" "comb_5" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitsAdderSubtractor BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6 " "Info: Elaborating entity \"tenBitsAdderSubtractor\" for hierarchy \"BCDtoBinaryConverter:comb_492\|tenBitsAdderSubtractor:comb_6\"" {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad2to1mux Quad2to1mux:comb_493 " "Info: Elaborating entity \"Quad2to1mux\" for hierarchy \"Quad2to1mux:comb_493\"" {  } { { "toplevel.v" "comb_493" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twotoone_mux Quad2to1mux:comb_493\|twotoone_mux:comb_4 " "Info: Elaborating entity \"twotoone_mux\" for hierarchy \"Quad2to1mux:comb_493\|twotoone_mux:comb_4\"" {  } { { "Quad2to1mux.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/Quad2to1mux.v" 5 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkoffDigit1 checkoffDigit1:comb_914 " "Info: Elaborating entity \"checkoffDigit1\" for hierarchy \"checkoffDigit1:comb_914\"" {  } { { "toplevel.v" "comb_914" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkoffDigit2 checkoffDigit2:comb_916 " "Info: Elaborating entity \"checkoffDigit2\" for hierarchy \"checkoffDigit2:comb_916\"" {  } { { "toplevel.v" "comb_916" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkoffDigit3 checkoffDigit3:comb_918 " "Info: Elaborating entity \"checkoffDigit3\" for hierarchy \"checkoffDigit3:comb_918\"" {  } { { "toplevel.v" "comb_918" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_919 32 1 " "Warning (12020): Port \"ordered port 0\" on the entity instantiation of \"comb_919\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_919" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_919 32 1 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"comb_919\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_919" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_919 32 1 " "Warning (12020): Port \"ordered port 2\" on the entity instantiation of \"comb_919\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_919" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_881 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_881\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_881" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_656 32 1 " "Warning (12020): Port \"ordered port 0\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_656 32 1 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_656 32 1 " "Warning (12020): Port \"ordered port 2\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 comb_656 32 1 " "Warning (12020): Port \"ordered port 3\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_656 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_656 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_656 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_656\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_656" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 comb_559 32 1 " "Warning (12020): Port \"ordered port 0\" on the entity instantiation of \"comb_559\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_559" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_559 32 1 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"comb_559\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_559" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_559 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_559\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_559" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 30 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_526 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_526\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_526" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 29 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_493 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_493\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_493" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 28 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 20 comb_327 32 1 " "Warning (12020): Port \"ordered port 20\" on the entity instantiation of \"comb_327\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_327" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 107 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_6 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_6 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_6 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_6 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_6 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 comb_6 32 1 " "Warning (12020): Port \"ordered port 9\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 17 comb_6 32 1 " "Warning (12020): Port \"ordered port 17\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 18 comb_6 32 1 " "Warning (12020): Port \"ordered port 18\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 19 comb_6 32 1 " "Warning (12020): Port \"ordered port 19\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 20 comb_6 32 1 " "Warning (12020): Port \"ordered port 20\" on the entity instantiation of \"comb_6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_6" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 103 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_7 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_7 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_7 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 comb_7 32 1 " "Warning (12020): Port \"ordered port 9\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 comb_7 32 1 " "Warning (12020): Port \"ordered port 10\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_7" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 57 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 9 comb_9 32 1 " "Warning (12020): Port \"ordered port 9\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 10 comb_9 32 1 " "Warning (12020): Port \"ordered port 10\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "BCDtoBinaryConverter.v" "comb_9" { Text "C:/Users/OMAR/Desktop/project final/BCDtoBinaryConverter.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_326 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_326 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_326 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_326 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_326 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_326\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_326" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_165 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_165 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_165 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_165 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_165 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_165\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_165" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 comb_4 32 1 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 comb_4 32 1 " "Warning (12020): Port \"ordered port 5\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 6 comb_4 32 1 " "Warning (12020): Port \"ordered port 6\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 7 comb_4 32 1 " "Warning (12020): Port \"ordered port 7\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 8 comb_4 32 1 " "Warning (12020): Port \"ordered port 8\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "toplevel.v" "comb_4" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "a3 GND " "Warning (13410): Pin \"a3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "e3 GND " "Warning (13410): Pin \"e3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "f3 GND " "Warning (13410): Pin \"f3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "g3 GND " "Warning (13410): Pin \"g3\" is stuck at GND" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "a7 VCC " "Warning (13410): Pin \"a7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "d7 VCC " "Warning (13410): Pin \"d7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "e7 VCC " "Warning (13410): Pin \"e7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "f7 VCC " "Warning (13410): Pin \"f7\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "C:/Users/OMAR/Desktop/project final/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OMAR/Desktop/project final/toplevel.map.smsg " "Info: Generated suppressed messages file C:/Users/OMAR/Desktop/project final/toplevel.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Info: Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Info: Implemented 119 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 22:49:46 2019 " "Info: Processing ended: Mon Dec 16 22:49:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
