xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Apr 28, 2024 at 19:15:09 CDT
irun
	-f sim_cmd_line.f
		+access+rwc
		-timescale 1ns/1ns
		-R
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=mesi_test

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(193) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test mesi_test...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                mesi_test                -     @2931     
  tb                        env                      -     @3040     
    cpu[0]                  cpu_agent_c              -     @3072     
      driver                cpu_driver_c             -     @4892     
        rsp_port            uvm_analysis_port        -     @5043     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @4994     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4215     
        mon_out             uvm_analysis_port        -     @4270     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4306     
        rsp_export          uvm_analysis_export      -     @4363     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @4913     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3071     
      driver                cpu_driver_c             -     @5759     
        rsp_port            uvm_analysis_port        -     @5904     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5856     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5100     
        mon_out             uvm_analysis_port        -     @5148     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5183     
        rsp_export          uvm_analysis_export      -     @5239     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5779     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3101     
      driver                cpu_driver_c             -     @6612     
        rsp_port            uvm_analysis_port        -     @6757     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6709     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5953     
        mon_out             uvm_analysis_port        -     @6001     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6036     
        rsp_export          uvm_analysis_export      -     @6092     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6632     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3131     
      driver                cpu_driver_c             -     @7465     
        rsp_port            uvm_analysis_port        -     @7610     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7562     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6806     
        mon_out             uvm_analysis_port        -     @6854     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6889     
        rsp_export          uvm_analysis_export      -     @6945     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7485     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @3918     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @3984     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4035     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4084     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4133     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4182     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @3779     
      sbus_out              uvm_analysis_port        -     @3881     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3161     
      rsp_export            uvm_analysis_export      -     @3250     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @3800     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/mesi_test.sv(26) @ 0: uvm_test_top [mesi_test] Executing mesi_test test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(240) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@mesi_test_seq [mesi_test_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@mesi_test_seq [mesi_test_seq] Main Processor=2	SP1=3	SP2=1
xmsim: *W,OLDURR: The default algorithm for $urandom_range and randcase is used. It can have distribution problems..
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8085                                   
  data                         integral           32    'hc3e31a91                              
  address                      integral           32    'h8b03fbbc                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    0                                       
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7999     
  dat           integral          32    'hc3e31a91
  address       integral          32    'h8b03fbbc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8006     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h8b03fbbc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7910                                   
  data                         integral           32    'h2d9c65b6                              
  address                      integral           32    'h8b03fbbc                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    245                                     
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7997     
  dat           integral          32    'h2d9c65b6
  address       integral          32    'h8b03fbbc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 335: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 355: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7940                                   
  data                         integral           32    'ha83593f2                              
  address                      integral           32    'h8b03fbbc                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    355                                     
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7890     
  dat           integral          32    'ha83593f2
  address       integral          32    'h8b03fbbc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 505: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h2d9c65b6 : rhs = 'h5555aaaa
UVM_INFO @ 505: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7901 vs. expected@7882
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7882     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8b03fbbc
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h2d9c65b6
  wr_data_snoop              integral        32    'h2d9c65b6
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 505: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7901     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8b03fbbc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8040                                   
  data                         integral           32    'h6ad4e5c8                              
  address                      integral           32    'h92c422e5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    525                                     
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7959     
  dat           integral          32    'h6ad4e5c8
  address       integral          32    'h92c422e5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h92c422e4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7836                                   
  data                         integral           32    'hc7fd096c                              
  address                      integral           32    'h92c422e5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    745                                     
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7898     
  dat           integral          32    'hc7fd096c
  address       integral          32    'h92c422e5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 885: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7870                                   
  data                         integral           32    'h5a1cf092                              
  address                      integral           32    'h92c422e5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    905                                     
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 1085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1115: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8076     
  dat           integral          32    'h5a1cf092
  address       integral          32    'h92c422e5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1115: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 1115: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hc7fd096c : rhs = 'haaaa5555
UVM_INFO @ 1115: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@8057 vs. expected@8083
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 1115: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 1115: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8083     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h92c422e4
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hc7fd096c
  wr_data_snoop              integral        32    'hc7fd096c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 1115: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8057     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h92c422e4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1135: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7974                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'ha6d22ef0                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    1135                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 1355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'haaaa5555
  address       integral          32    'ha6d22ef0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1385: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1385: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1385: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8037     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha6d22ef0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1405: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7819                                   
  data                         integral           32    'hcdc8dbfe                              
  address                      integral           32    'ha6d22ef0                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    1405                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 1495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7997     
  dat           integral          32    'hcdc8dbfe
  address       integral          32    'ha6d22ef0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1515: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1515: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7941                                   
  data                         integral           32    'h35247bfd                              
  address                      integral           32    'ha6d22ef0                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    1515                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 1585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 1615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'h35247bfd
  address       integral          32    'ha6d22ef0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 1615: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hcdc8dbfe : rhs = 'haaaa5555
UVM_INFO @ 1615: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7891 vs. expected@7858
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 1615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 1615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7858     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha6d22ef0
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hcdc8dbfe
  wr_data_snoop              integral        32    'hcdc8dbfe
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 1615: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7891     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha6d22ef0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                   
  data                         integral           32    'hb8ecddb4                              
  address                      integral           32    'hf10b4608                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    1635                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 1755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7926     
  dat           integral          32    'hb8ecddb4
  address       integral          32    'hf10b4608
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 1785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7925     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hf10b4608
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1805: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7976                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hf10b4608                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    1805                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7890     
  dat           integral          32    'hb8ecddb4
  address       integral          32    'hf10b4608
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1855: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b8ecddb4 received = b8ecddb4
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1855: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1875: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1875: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hf10b4608                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    1875                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 1985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 1995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7954     
  dat           integral          32    'hb8ecddb4
  address       integral          32    'hf10b4608
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b8ecddb4 received = b8ecddb4
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2015: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7895      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'hf10b4608 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'hb8ecddb4 
  wr_data_snoop              integral        32    'hb8ecddb4 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2035: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2035: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7796                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h4449bbca                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    2035                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 2075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 2145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8007     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h4449bbca
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8014     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h4449bbc8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                   
  data                         integral           32    'h4038d7c5                              
  address                      integral           32    'h4449bbca                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    2195                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 2315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7847     
  dat           integral          32    'h4038d7c5
  address       integral          32    'h4449bbca
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2315: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7815                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h4449bbca                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    2335                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 2495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 2555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8042     
  dat           integral          32    'h4038d7c5
  address       integral          32    'h4449bbca
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 4038d7c5 received = 4038d7c5
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7970      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h4449bbc8 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h4038d7c5 
  wr_data_snoop              integral        32    'h4038d7c5 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7809                                   
  data                         integral           32    'hd2ad71c4                              
  address                      integral           32    'ha40e149e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    2605                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 2755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 2825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 2835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7816     
  dat           integral          32    'hd2ad71c4
  address       integral          32    'ha40e149e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 2855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 2855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7980     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha40e149c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2875: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7864                                   
  data                         integral           32    'h89bfe516                              
  address                      integral           32    'ha40e149e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    2875                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7904     
  dat           integral          32    'h89bfe516
  address       integral          32    'ha40e149e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2955: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2975: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7875                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha40e149e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    2975                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7876     
  dat           integral          32    'h89bfe516
  address       integral          32    'ha40e149e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 89bfe516 received = 89bfe516
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7851      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'ha40e149c 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h89bfe516 
  wr_data_snoop              integral        32    'h89bfe516 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                   
  data                         integral           32    'h55ed5feb                              
  address                      integral           32    'hb9c57a3e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    3195                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8056     
  dat           integral          32    'h55ed5feb
  address       integral          32    'hb9c57a3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 3365: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7897     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hb9c57a3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3385: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3385: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7805                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hb9c57a3e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    3385                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 3455: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7920     
  dat           integral          32    'h55ed5feb
  address       integral          32    'hb9c57a3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3455: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3455: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 55ed5feb received = 55ed5feb
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3455: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3475: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3475: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8004                                   
  data                         integral           32    'h43f85bc5                              
  address                      integral           32    'hb9c57a3e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    3475                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'h43f85bc5
  address       integral          32    'hb9c57a3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 3735: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h55ed5feb : rhs = 'h5555aaaa
UVM_INFO @ 3735: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7887 vs. expected@7935
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 3735: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 3735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7935     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hb9c57a3c
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h55ed5feb
  wr_data_snoop              integral        32    'h55ed5feb
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 3735: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7887     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hb9c57a3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3755: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3755: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8034                                   
  data                         integral           32    'h5c3536c4                              
  address                      integral           32    'h45a7eaeb                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    3755                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 4055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 4065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7896     
  dat           integral          32    'h5c3536c4
  address       integral          32    'h45a7eaeb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7940     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h45a7eae8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8017                                   
  data                         integral           32    'h161fee89                              
  address                      integral           32    'h45a7eaeb                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    4105                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 4135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7890     
  dat           integral          32    'h161fee89
  address       integral          32    'h45a7eaeb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4135: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4155: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7925                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h45a7eaeb                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    4155                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 4365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 4375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7899     
  dat           integral          32    'h161fee89
  address       integral          32    'h45a7eaeb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 161fee89 received = 161fee89
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7816      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h45a7eae8 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h161fee89 
  wr_data_snoop              integral        32    'h161fee89 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4415: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4415: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7974                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h70ea9247                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    4415                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 4625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 4635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 4655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7821     
  dat           integral          32    'haaaa5555
  address       integral          32    'h70ea9247
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4655: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 4655: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 4655: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7833     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h70ea9244
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4675: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4675: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7981                                   
  data                         integral           32    'hb48bd53b                              
  address                      integral           32    'h70ea9247                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    4675                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 4745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'hb48bd53b
  address       integral          32    'h70ea9247
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 4745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4745: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4765: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                   
  data                         integral           32    'hb29e39a4                              
  address                      integral           32    'h70ea9247                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    4765                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7891     
  dat           integral          32    'hb29e39a4
  address       integral          32    'h70ea9247
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 5065: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hb48bd53b : rhs = 'haaaa5555
UVM_INFO @ 5065: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7820 vs. expected@7936
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 5065: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 5065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7936     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h70ea9244
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hb48bd53b
  wr_data_snoop              integral        32    'hb48bd53b
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 5065: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h70ea9244
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5085: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                   
  data                         integral           32    'h45cb3e89                              
  address                      integral           32    'h925844b0                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    5085                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5265: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7836     
  dat           integral          32    'h45cb3e89
  address       integral          32    'h925844b0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5265: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5265: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5265: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7892     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h925844b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5285: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5285: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7858                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h925844b0                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    5285                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7807     
  dat           integral          32    'h45cb3e89
  address       integral          32    'h925844b0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 45cb3e89 received = 45cb3e89
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5355: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5375: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5375: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7901                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h925844b0                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    5375                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 5625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7824     
  dat           integral          32    'h45cb3e89
  address       integral          32    'h925844b0
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 45cb3e89 received = 45cb3e89
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7804      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h925844b0 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h45cb3e89 
  wr_data_snoop              integral        32    'h45cb3e89 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7800                                   
  data                         integral           32    'ha9d3b31d                              
  address                      integral           32    'ha9b903f6                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    5645                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7816     
  dat           integral          32    'ha9d3b31d
  address       integral          32    'ha9b903f6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 5795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 5795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8007     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha9b903f4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5815: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7932                                   
  data                         integral           32    'hef0aa6e0                              
  address                      integral           32    'ha9b903f6                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    5815                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7920     
  dat           integral          32    'hef0aa6e0
  address       integral          32    'ha9b903f6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5955: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5955: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7860                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'ha9b903f6                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    5955                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 6175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7990     
  dat           integral          32    'hef0aa6e0
  address       integral          32    'ha9b903f6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ef0aa6e0 received = ef0aa6e0
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7956      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'ha9b903f4 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hef0aa6e0 
  wr_data_snoop              integral        32    'hef0aa6e0 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he0b1f82a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    6195                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 6475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8020     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he0b1f82a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7813     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'he0b1f828
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6495: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6495: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8076                                   
  data                         integral           32    'h617167db                              
  address                      integral           32    'he0b1f82a                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    6495                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 6545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7840     
  dat           integral          32    'h617167db
  address       integral          32    'he0b1f82a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 6545: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6565: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7854                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he0b1f82a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    6565                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 6885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'h617167db
  address       integral          32    'he0b1f82a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 6885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 6885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 617167db received = 617167db
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 6885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 6885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8038      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'he0b1f828 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h617167db 
  wr_data_snoop              integral        32    'h617167db 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                   
  data                         integral           32    'h97a371aa                              
  address                      integral           32    'ha430cf49                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    6905                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 7025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 7035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7055: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'h97a371aa
  address       integral          32    'ha430cf49
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7055: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7055: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7055: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7974     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha430cf48
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7075: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7930                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha430cf49                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    7075                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 7145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7892     
  dat           integral          32    'h97a371aa
  address       integral          32    'ha430cf49
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 97a371aa received = 97a371aa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7145: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7165: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7165: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7834                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha430cf49                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    7165                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 7195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 7255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 7265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7897     
  dat           integral          32    'h97a371aa
  address       integral          32    'ha430cf49
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7285: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 97a371aa received = 97a371aa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7889      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'ha430cf48 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h97a371aa 
  wr_data_snoop              integral        32    'h97a371aa 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7305: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7305: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8082                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc70fdd26                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    7305                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 7505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 7575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 7585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7821     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc70fdd26
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7605: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7841     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hc70fdd24
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7625: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7625: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc70fdd26                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    7625                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 7845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7946     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc70fdd26
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7845: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7845: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7865: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7865: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7805                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc70fdd26                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    7865                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 7925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 7965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 7975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 7995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7896     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc70fdd26
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 7995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 7995: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 7995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 7995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8079      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'hc70fdd24 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7836                                   
  data                         integral           32    'h63752f4f                              
  address                      integral           32    'ha019f609                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8015                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 8165: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7977     
  dat           integral          32    'h63752f4f
  address       integral          32    'ha019f609
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8165: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8165: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8165: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7800     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha019f608
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8185: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7934                                   
  data                         integral           32    'hb9ac1a66                              
  address                      integral           32    'ha019f609                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8185                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 8215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8007     
  dat           integral          32    'hb9ac1a66
  address       integral          32    'ha019f609
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 8215: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8235: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7941                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha019f609                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8235                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7803     
  dat           integral          32    'hb9ac1a66
  address       integral          32    'ha019f609
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8405: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = b9ac1a66 received = b9ac1a66
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7912      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'ha019f608 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hb9ac1a66 
  wr_data_snoop              integral        32    'hb9ac1a66 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8425: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8425: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7816                                   
  data                         integral           32    'haee10f8d                              
  address                      integral           32    'haf171bc8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8425                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 8625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'haee10f8d
  address       integral          32    'haf171bc8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 8625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 8625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7962     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'haf171bc8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7925                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'haf171bc8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8645                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 8705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7813     
  dat           integral          32    'haee10f8d
  address       integral          32    'haf171bc8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 8705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 8705: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aee10f8d received = aee10f8d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 8705: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8725: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8725: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                   
  data                         integral           32    'hfc1f1a59                              
  address                      integral           32    'haf171bc8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8725                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 8905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7795     
  dat           integral          32    'hfc1f1a59
  address       integral          32    'haf171bc8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 8905: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'haee10f8d : rhs = 'h5555aaaa
UVM_INFO @ 8905: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7794 vs. expected@7851
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 8905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 8905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7851     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'haf171bc8
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haee10f8d
  wr_data_snoop              integral        32    'haee10f8d
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 8905: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'haf171bc8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7822                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hf43f4c83                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    8925                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 9145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 9215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 9225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7977     
  dat           integral          32    'haaaa5555
  address       integral          32    'hf43f4c83
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9245: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7936     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hf43f4c80
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8020                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hf43f4c83                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    9265                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7896     
  dat           integral          32    'haaaa5555
  address       integral          32    'hf43f4c83
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9495: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 9495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9515: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9515: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7899                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hf43f4c83                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    9515                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 9675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 9715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 9725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 9745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7864     
  dat           integral          32    'haaaa5555
  address       integral          32    'hf43f4c83
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 9745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 9745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 9745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 9745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7879      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'hf43f4c80 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9765: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8010                                   
  data                         integral           32    'hfcc2e07e                              
  address                      integral           32    'h98c7b406                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    9765                                    
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 9985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 10055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 10065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 10085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8079     
  dat           integral          32    'hfcc2e07e
  address       integral          32    'h98c7b406
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7839     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h98c7b404
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7845                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h98c7b406                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    10105                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 10205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7867     
  dat           integral          32    'hfcc2e07e
  address       integral          32    'h98c7b406
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10205: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = fcc2e07e received = fcc2e07e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10205: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10225: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10225: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7853                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h98c7b406                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    10225                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 10415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 10475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 10485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 10505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8046     
  dat           integral          32    'hfcc2e07e
  address       integral          32    'h98c7b406
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 10505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 10505: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = fcc2e07e received = fcc2e07e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8082      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h98c7b404 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'hfcc2e07e 
  wr_data_snoop              integral        32    'hfcc2e07e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10525: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10525: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7837                                   
  data                         integral           32    'hd62729b8                              
  address                      integral           32    'h49d5fe83                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    10525                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 10675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 10745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 10755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 10775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7832     
  dat           integral          32    'hd62729b8
  address       integral          32    'h49d5fe83
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 10775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 10775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7951     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h49d5fe80
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10795: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10795: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8004                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h49d5fe83                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    10795                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 11015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7897     
  dat           integral          32    'hd62729b8
  address       integral          32    'h49d5fe83
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 11015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 11015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d62729b8 received = d62729b8
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 11015: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11035: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h49d5fe83                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    11035                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 11105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 11165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 11195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7910     
  dat           integral          32    'hd62729b8
  address       integral          32    'h49d5fe83
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 11195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 11195: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d62729b8 received = d62729b8
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7876      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h49d5fe80 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'hd62729b8 
  wr_data_snoop              integral        32    'hd62729b8 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11215: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11215: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7821                                   
  data                         integral           32    'h754daef2                              
  address                      integral           32    'hda7c7dd6                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    11215                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 11295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 11365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 11395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7836     
  dat           integral          32    'h754daef2
  address       integral          32    'hda7c7dd6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7977     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hda7c7dd4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11415: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11415: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7842                                   
  data                         integral           32    'h54407669                              
  address                      integral           32    'hda7c7dd6                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    11415                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 11465: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7893     
  dat           integral          32    'h54407669
  address       integral          32    'hda7c7dd6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11465: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 11465: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11485: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11485: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8003                                   
  data                         integral           32    'hf8698bf9                              
  address                      integral           32    'hda7c7dd6                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    11485                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 11525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 11565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 11595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'hf8698bf9
  address       integral          32    'hda7c7dd6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 11595: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h54407669 : rhs = 'haaaa5555
UVM_INFO @ 11595: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7822 vs. expected@7826
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 11595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 11595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7826     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hda7c7dd4
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h54407669
  wr_data_snoop              integral        32    'h54407669
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 11595: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7822     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hda7c7dd4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11615: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11615: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7877                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hf7a8e034                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    11615                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 11695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 11765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 11775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 11795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7930     
  dat           integral          32    'haaaa5555
  address       integral          32    'hf7a8e034
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 11795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 11795: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 11795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 11795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7849     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hf7a8e034
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 11815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 11815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7914                                   
  data                         integral           32    'hee94646f                              
  address                      integral           32    'hf7a8e034                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    11815                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 11995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7897     
  dat           integral          32    'hee94646f
  address       integral          32    'hf7a8e034
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 11995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 11995: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12015: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7807                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hf7a8e034                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    12015                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 12185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 12245: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 12255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 12275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7974     
  dat           integral          32    'hee94646f
  address       integral          32    'hf7a8e034
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 12275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 12275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ee94646f received = ee94646f
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12275: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12275: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7990      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'hf7a8e034 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'hee94646f 
  wr_data_snoop              integral        32    'hee94646f 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12295: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12295: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7959                                   
  data                         integral           32    'h4de893c9                              
  address                      integral           32    'hdddaa15c                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    12295                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 12495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 12565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 12575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h4de893c9
  address       integral          32    'hdddaa15c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 12595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7932     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hdddaa15c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12615: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12615: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                   
  data                         integral           32    'h8b0de6cb                              
  address                      integral           32    'hdddaa15c                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    12615                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 12805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7951     
  dat           integral          32    'h8b0de6cb
  address       integral          32    'hdddaa15c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 12805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 12805: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 12825: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 12825: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7840                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hdddaa15c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    12825                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 12955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 13015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 13045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7874     
  dat           integral          32    'h8b0de6cb
  address       integral          32    'hdddaa15c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 13045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 13045: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 8b0de6cb received = 8b0de6cb
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7904      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'hdddaa15c 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h8b0de6cb 
  wr_data_snoop              integral        32    'h8b0de6cb 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7833                                   
  data                         integral           32    'hce75dc65                              
  address                      integral           32    'h9092456e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    13065                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 13255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 13325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7837     
  dat           integral          32    'hce75dc65
  address       integral          32    'h9092456e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8076     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h9092456c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7966                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h9092456e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    13375                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7803     
  dat           integral          32    'hce75dc65
  address       integral          32    'h9092456e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 13415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 13415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ce75dc65 received = ce75dc65
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 13415: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7956                                   
  data                         integral           32    'h3c31f8ad                              
  address                      integral           32    'h9092456e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    13435                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 13555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 13595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 13625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7941     
  dat           integral          32    'h3c31f8ad
  address       integral          32    'h9092456e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 13625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 13625: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hce75dc65 : rhs = 'h5555aaaa
UVM_INFO @ 13625: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@8015 vs. expected@7957
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 13625: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 13625: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7957     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h9092456c
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hce75dc65
  wr_data_snoop              integral        32    'hce75dc65
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 13625: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8015     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h9092456c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7933                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he2e21e6f                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    13645                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 13805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 13875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 13885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7894     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he2e21e6f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 13905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7888     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he2e21e6c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 13925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 13925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                   
  data                         integral           32    'ha2b2ba90                              
  address                      integral           32    'he2e21e6f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    13925                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 14125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7940     
  dat           integral          32    'ha2b2ba90
  address       integral          32    'he2e21e6f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 14125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14145: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7824                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he2e21e6f                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    14145                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 14265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 14325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 14335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 14355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7970     
  dat           integral          32    'ha2b2ba90
  address       integral          32    'he2e21e6f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a2b2ba90 received = a2b2ba90
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7821      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'he2e21e6c 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'ha2b2ba90 
  wr_data_snoop              integral        32    'ha2b2ba90 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14375: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14375: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7887                                   
  data                         integral           32    'he284b128                              
  address                      integral           32    'h6b25043c                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    14375                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 14505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 14575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 14585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 14605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7990     
  dat           integral          32    'he284b128
  address       integral          32    'h6b25043c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 14605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7832     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h6b25043c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14625: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14625: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7841                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h6b25043c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    14625                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 14705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'he284b128
  address       integral          32    'h6b25043c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14705: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = e284b128 received = e284b128
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 14705: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14725: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7795                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h6b25043c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    14725                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 14765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 14825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 14835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 14855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7868     
  dat           integral          32    'he284b128
  address       integral          32    'h6b25043c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 14855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 14855: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = e284b128 received = e284b128
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 14855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 14855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8043      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h6b25043c 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'he284b128 
  wr_data_snoop              integral        32    'he284b128 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 14875: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 14875: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7862                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'he95af6e6                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    14875                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 15005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 15075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 15085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 15105: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7976     
  dat           integral          32    'haaaa5555
  address       integral          32    'he95af6e6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15105: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15105: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15105: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15105: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'he95af6e4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15125: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15125: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7818                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'he95af6e6                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    15125                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 15325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7974     
  dat           integral          32    'haaaa5555
  address       integral          32    'he95af6e6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 15325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15345: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7851                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'he95af6e6                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    15345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 15535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 15575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 15585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 15605: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8046     
  dat           integral          32    'haaaa5555
  address       integral          32    'he95af6e6
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15605: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15605: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15605: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15605: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8014      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'he95af6e4 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15625: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15625: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7899                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hddbbf4ad                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    15625                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 15825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 15895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 15905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 15925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7875     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hddbbf4ad
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 15925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 15925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 15925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 15925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7816     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hddbbf4ac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 15945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 15945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7836                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hddbbf4ad                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    15945                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 16175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7852     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hddbbf4ad
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 16175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 16175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 16175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7801                                   
  data                         integral           32    'h5b0d5327                              
  address                      integral           32    'hddbbf4ad                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    16195                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 16445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 16475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7799     
  dat           integral          32    'h5b0d5327
  address       integral          32    'hddbbf4ad
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 16475: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 16475: reporter [MISCMP] 1 Miscompare(s) for object s_packet@8006 vs. expected@7831
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 16475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 16475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7831     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hddbbf4ac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 16475: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8006     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hddbbf4ac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16495: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                   
  data                         integral           32    'hbcfdca4c                              
  address                      integral           32    'hc80fff30                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    16495                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 16615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 16645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7853     
  dat           integral          32    'hbcfdca4c
  address       integral          32    'hc80fff30
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 16645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7976     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hc80fff30
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16665: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc80fff30                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    16665                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 16775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8055     
  dat           integral          32    'hbcfdca4c
  address       integral          32    'hc80fff30
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 16775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 16775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = bcfdca4c received = bcfdca4c
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 16775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc80fff30                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    16795                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 16885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 16945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 16955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 16975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7935     
  dat           integral          32    'hbcfdca4c
  address       integral          32    'hc80fff30
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 16975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 16975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = bcfdca4c received = bcfdca4c
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 16975: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 16975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7815      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'hc80fff30 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'hbcfdca4c 
  wr_data_snoop              integral        32    'hbcfdca4c 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 16995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 16995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8038                                   
  data                         integral           32    'h73c62376                              
  address                      integral           32    'hd1fc3eab                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    16995                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 17165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 17195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8017     
  dat           integral          32    'h73c62376
  address       integral          32    'hd1fc3eab
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7933     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hd1fc3ea8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17215: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17215: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8015                                   
  data                         integral           32    'h3ecb55c7                              
  address                      integral           32    'hd1fc3eab                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    17215                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 17315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7869     
  dat           integral          32    'h3ecb55c7
  address       integral          32    'hd1fc3eab
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 17315: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hd1fc3eab                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    17335                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 17605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 17635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7956     
  dat           integral          32    'h3ecb55c7
  address       integral          32    'hd1fc3eab
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 17635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 17635: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3ecb55c7 received = 3ecb55c7
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17635: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7925      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'hd1fc3ea8 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h3ecb55c7 
  wr_data_snoop              integral        32    'h3ecb55c7 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17655: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17655: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                   
  data                         integral           32    'hc51db52b                              
  address                      integral           32    'ha86e6117                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    17655                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 17715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 17785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 17795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 17815: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7898     
  dat           integral          32    'hc51db52b
  address       integral          32    'ha86e6117
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 17815: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 17815: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 17815: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7827     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha86e6114
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 17835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 17835: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7812                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'ha86e6117                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    17835                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7868     
  dat           integral          32    'hc51db52b
  address       integral          32    'ha86e6117
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c51db52b received = c51db52b
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 18065: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18085: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8034                                   
  data                         integral           32    'h4c109fd1                              
  address                      integral           32    'ha86e6117                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    18085                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 18175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 18215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 18225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 18245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7934     
  dat           integral          32    'h4c109fd1
  address       integral          32    'ha86e6117
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 18245: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hc51db52b : rhs = 'haaaa5555
UVM_INFO @ 18245: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7929 vs. expected@7919
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 18245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 18245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7919     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'ha86e6114
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hc51db52b
  wr_data_snoop              integral        32    'hc51db52b
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 18245: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'ha86e6114
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18265: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18265: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7839                                   
  data                         integral           32    'h81cc555a                              
  address                      integral           32    'h9e40ba42                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    18265                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 18405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 18475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 18485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8017     
  dat           integral          32    'h81cc555a
  address       integral          32    'h9e40ba42
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 18505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 18505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h9e40ba40
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7821                                   
  data                         integral           32    'h297eec94                              
  address                      integral           32    'h9e40ba42                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    18525                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 18675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8003     
  dat           integral          32    'h297eec94
  address       integral          32    'h9e40ba42
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 18675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18695: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18695: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7851                                   
  data                         integral           32    'haa158f68                              
  address                      integral           32    'h9e40ba42                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    18695                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 18885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 18925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 18935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 18955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'haa158f68
  address       integral          32    'h9e40ba42
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 18955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 18955: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h297eec94 : rhs = 'haaaa5555
UVM_INFO @ 18955: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7848 vs. expected@8043
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 18955: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 18955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8043     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h9e40ba40
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h297eec94
  wr_data_snoop              integral        32    'h297eec94
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 18955: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7848     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h9e40ba40
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 18975: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 18975: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h4a3e1e7b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    18975                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 19055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 19125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 19135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 19155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7952     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h4a3e1e7b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 19155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 19155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7895     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h4a3e1e78
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h4a3e1e7b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    19175                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 19375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7934     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h4a3e1e7b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 19375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 19375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 19375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19395: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7901                                   
  data                         integral           32    'hbf881e54                              
  address                      integral           32    'h4a3e1e7b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    19395                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 19625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 19665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 19675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 19695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7903     
  dat           integral          32    'hbf881e54
  address       integral          32    'h4a3e1e7b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 19695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 19695: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 19695: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7794 vs. expected@7837
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 19695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 19695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4a3e1e78
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 19695: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4a3e1e78
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 19715: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 19715: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7899                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h95d3b78a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    19715                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 19895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 19965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 19975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7864     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h95d3b78a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 19995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7950     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h95d3b788
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20015: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7828                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h95d3b78a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    20015                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 20155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8043     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h95d3b78a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 20155: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20175: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7847                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h95d3b78a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    20175                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 20295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 20305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 20325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7827     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h95d3b78a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7796      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h95d3b788 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h5555aaaa 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20345: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7891                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hedb7357b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    20345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 20555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 20565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 20585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7858     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hedb7357b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 20585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 20585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7869     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hedb73578
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20605: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20605: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7856                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hedb7357b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    20605                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 20835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7974     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hedb7357b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 20835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 20835: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 20835: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 20855: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 20855: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                   
  data                         integral           32    'ha990cf83                              
  address                      integral           32    'hedb7357b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    20855                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 20955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 20995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 21025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7848     
  dat           integral          32    'ha990cf83
  address       integral          32    'hedb7357b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 21025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 21025: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 21025: reporter [MISCMP] 1 Miscompare(s) for object s_packet@8008 vs. expected@7837
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 21025: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 21025: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hedb73578
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 21025: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8008     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hedb73578
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21045: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7977                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h656ae66d                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    21045                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 21255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7801     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h656ae66d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21285: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7875     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h656ae66c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21305: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7880                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h656ae66d                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    21305                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7827     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h656ae66d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 21435: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21455: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21455: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8046                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h656ae66d                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    21455                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 21665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 21695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7966     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h656ae66d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21695: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7952      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h656ae66c 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5555aaaa 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 21715: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 21715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7932                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha96c7c2f                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    21715                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 21885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 21955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 21965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 21985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7959     
  dat           integral          32    'h5555aaaa
  address       integral          32    'ha96c7c2f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 21985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 21985: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 21985: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 21985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7871     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha96c7c2c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22005: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7882                                   
  data                         integral           32    'hbc474be5                              
  address                      integral           32    'ha96c7c2f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    22005                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 22085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'hbc474be5
  address       integral          32    'ha96c7c2f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 22085: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22105: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7811                                   
  data                         integral           32    'h8b9f876                               
  address                      integral           32    'ha96c7c2f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    22105                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 22255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 22295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 22305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 22325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8083     
  dat           integral          32    'h8b9f876 
  address       integral          32    'ha96c7c2f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 22325: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hbc474be5 : rhs = 'h5555aaaa
UVM_INFO @ 22325: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@8076 vs. expected@7876
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 22325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 22325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7876     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha96c7c2c
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hbc474be5
  wr_data_snoop              integral        32    'hbc474be5
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 22325: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8076     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha96c7c2c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22345: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7970                                   
  data                         integral           32    'ha8269df3                              
  address                      integral           32    'hcd0646d1                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    22345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 22535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 22605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 22615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 22635: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7931     
  dat           integral          32    'ha8269df3
  address       integral          32    'hcd0646d1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 22635: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 22635: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 22635: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7819     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hcd0646d0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22655: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22655: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8040                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hcd0646d1                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    22655                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 22845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7974     
  dat           integral          32    'ha8269df3
  address       integral          32    'hcd0646d1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 22845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 22845: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a8269df3 received = a8269df3
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 22845: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 22865: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 22865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7891                                   
  data                         integral           32    'he44380df                              
  address                      integral           32    'hcd0646d1                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    22865                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 23095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7869     
  dat           integral          32    'he44380df
  address       integral          32    'hcd0646d1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 23125: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'ha8269df3 : rhs = 'haaaa5555
UVM_INFO @ 23125: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@8055 vs. expected@7940
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 23125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 23125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7940     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hcd0646d0
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'ha8269df3
  wr_data_snoop              integral        32    'ha8269df3
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 23125: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8055     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hcd0646d0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23145: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7807                                   
  data                         integral           32    'h6f7b9d68                              
  address                      integral           32    'h90384662                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    23145                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 23375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 23405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'h6f7b9d68
  address       integral          32    'h90384662
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 23405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 23405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7800     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h90384660
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7881                                   
  data                         integral           32    'hb723d8f7                              
  address                      integral           32    'h90384662                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    23425                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 23495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'hb723d8f7
  address       integral          32    'h90384662
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 23495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23515: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23515: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                   
  data                         integral           32    'h1a7812c8                              
  address                      integral           32    'h90384662                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    23515                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 23695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 23705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 23725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'h1a7812c8
  address       integral          32    'h90384662
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 23725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 23725: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hb723d8f7 : rhs = 'haaaa5555
UVM_INFO @ 23725: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7950 vs. expected@7946
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 23725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 23725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7946     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h90384660
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hb723d8f7
  wr_data_snoop              integral        32    'hb723d8f7
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 23725: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7950     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h90384660
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 23745: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 23745: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7802                                   
  data                         integral           32    'h70c0cf28                              
  address                      integral           32    'hdfb82ac4                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    23745                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 23945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 24015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 24025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7959     
  dat           integral          32    'h70c0cf28
  address       integral          32    'hdfb82ac4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8056     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hdfb82ac4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24065: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24065: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7877                                   
  data                         integral           32    'h844ad646                              
  address                      integral           32    'hdfb82ac4                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    24065                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 24275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7869     
  dat           integral          32    'h844ad646
  address       integral          32    'hdfb82ac4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 24275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24295: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7910                                   
  data                         integral           32    'h695be895                              
  address                      integral           32    'hdfb82ac4                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    24295                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 24465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 24505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 24515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 24535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7858     
  dat           integral          32    'h695be895
  address       integral          32    'hdfb82ac4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 24535: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h844ad646 : rhs = 'haaaa5555
UVM_INFO @ 24535: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7878 vs. expected@7809
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 24535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 24535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7809     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hdfb82ac4
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h844ad646
  wr_data_snoop              integral        32    'h844ad646
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 24535: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7878     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hdfb82ac4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24555: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24555: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8015                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h8f08422f                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    24555                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 24625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 24695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 24705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 24725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h8f08422f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 24725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 24725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 24725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 24725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7805     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h8f08422c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                   
  data                         integral           32    'hef35586a                              
  address                      integral           32    'h8f08422f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    24745                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 24915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'hef35586a
  address       integral          32    'h8f08422f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 24915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 24915: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 24935: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 24935: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                   
  data                         integral           32    'h36b1368d                              
  address                      integral           32    'h8f08422f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    24935                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 25155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 25185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8008     
  dat           integral          32    'h36b1368d
  address       integral          32    'h8f08422f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 25185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 25185: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hef35586a : rhs = 'h5555aaaa
UVM_INFO @ 25185: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7848 vs. expected@7925
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 25185: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 25185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7925     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h8f08422c
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hef35586a
  wr_data_snoop              integral        32    'hef35586a
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 25185: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7848     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h8f08422c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25205: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25205: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7951                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h4aa63e73                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    25205                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 25445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 25475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7889     
  dat           integral          32    'haaaa5555
  address       integral          32    'h4aa63e73
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 25475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 25475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7980     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4aa63e70
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25495: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25495: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7897                                   
  data                         integral           32    'h267f723d                              
  address                      integral           32    'h4aa63e73                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    25495                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 25685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7869     
  dat           integral          32    'h267f723d
  address       integral          32    'h4aa63e73
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 25685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 25685: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25705: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7896                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h4aa63e73                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    25705                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 25855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 25915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 25925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 25945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'h267f723d
  address       integral          32    'h4aa63e73
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 25945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 25945: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 267f723d received = 267f723d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 25945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 25945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7868      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h4aa63e70 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h267f723d 
  wr_data_snoop              integral        32    'h267f723d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 25965: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 25965: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7920                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hcf819799                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    25965                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 26265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 26295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7932     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hcf819799
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 26295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 26295: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 26295: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 26295: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hcf819798
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26315: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26315: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7829                                   
  data                         integral           32    'hea9888d5                              
  address                      integral           32    'hcf819799                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    26315                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 26415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7800     
  dat           integral          32    'hea9888d5
  address       integral          32    'hcf819799
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 26415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 26415: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26435: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26435: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                   
  data                         integral           32    'h5b80e2f6                              
  address                      integral           32    'hcf819799                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    26435                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 26615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 26645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7842     
  dat           integral          32    'h5b80e2f6
  address       integral          32    'hcf819799
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 26645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 26645: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hea9888d5 : rhs = 'h5555aaaa
UVM_INFO @ 26645: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7904 vs. expected@8052
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 26645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 26645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8052     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hcf819798
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hea9888d5
  wr_data_snoop              integral        32    'hea9888d5
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 26645: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7904     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hcf819798
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26665: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26665: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7864                                   
  data                         integral           32    'hdb67e33f                              
  address                      integral           32    'ha0aad599                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    26665                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 26775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 26845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 26855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 26875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7889     
  dat           integral          32    'hdb67e33f
  address       integral          32    'ha0aad599
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 26875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 26875: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 26875: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7797     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'ha0aad598
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 26895: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 26895: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7826                                   
  data                         integral           32    'h3780cc58                              
  address                      integral           32    'ha0aad599                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    26895                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 27015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7879     
  dat           integral          32    'h3780cc58
  address       integral          32    'ha0aad599
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 27015: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27035: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27035: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7976                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha0aad599                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    27035                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 27145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 27155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 27175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7885     
  dat           integral          32    'h3780cc58
  address       integral          32    'ha0aad599
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 27175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 27175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3780cc58 received = 3780cc58
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 27175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 27175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8015      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'ha0aad598 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h3780cc58 
  wr_data_snoop              integral        32    'h3780cc58 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                   
  data                         integral           32    'h9d4fd720                              
  address                      integral           32    'h67ff1e9e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    27195                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 27325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 27335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 27355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8079     
  dat           integral          32    'h9d4fd720
  address       integral          32    'h67ff1e9e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 27355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 27355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8017     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h67ff1e9c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27375: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7914                                   
  data                         integral           32    'h71527b60                              
  address                      integral           32    'h67ff1e9e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    27375                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 27555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8008     
  dat           integral          32    'h71527b60
  address       integral          32    'h67ff1e9e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 27555: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8043                                   
  data                         integral           32    'h795f18d8                              
  address                      integral           32    'h67ff1e9e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    27575                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 27715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 27725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 27745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7833     
  dat           integral          32    'h795f18d8
  address       integral          32    'h67ff1e9e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 27745: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h71527b60 : rhs = 'h5555aaaa
UVM_INFO @ 27745: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7870 vs. expected@7807
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 27745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 27745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7807     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h67ff1e9c
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h71527b60
  wr_data_snoop              integral        32    'h71527b60
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 27745: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7870     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h67ff1e9c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27765: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                   
  data                         integral           32    'h7d97ab8c                              
  address                      integral           32    'h65467477                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    27765                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 27815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 27885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 27895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 27915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'h7d97ab8c
  address       integral          32    'h65467477
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 27915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 27915: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 27915: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7856     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h65467474
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 27935: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 27935: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7795                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h65467477                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    27935                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 28085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'h7d97ab8c
  address       integral          32    'h65467477
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 28085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 28085: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 7d97ab8c received = 7d97ab8c
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 28085: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28105: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28105: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7932                                   
  data                         integral           32    'ha69515ad                              
  address                      integral           32    'h65467477                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    28105                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 28145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 28185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28195: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 28215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7890     
  dat           integral          32    'ha69515ad
  address       integral          32    'h65467477
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 28215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 28215: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h7d97ab8c : rhs = 'haaaa5555
UVM_INFO @ 28215: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7889 vs. expected@7957
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 28215: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 28215: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7957     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h65467474
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h7d97ab8c
  wr_data_snoop              integral        32    'h7d97ab8c
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 28215: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7889     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h65467474
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28235: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28235: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7929                                   
  data                         integral           32    'h9bb0c88f                              
  address                      integral           32    'h4225ff37                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    28235                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 28435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 28505: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 28535: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7872     
  dat           integral          32    'h9bb0c88f
  address       integral          32    'h4225ff37
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 28535: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 28535: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 28535: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7805     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h4225ff34
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28555: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7844                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h4225ff37                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    28555                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 28745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8008     
  dat           integral          32    'h9bb0c88f
  address       integral          32    'h4225ff37
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 28745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 28745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9bb0c88f received = 9bb0c88f
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 28745: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28765: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28765: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8076                                   
  data                         integral           32    'h5c1d83b3                              
  address                      integral           32    'h4225ff37                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    28765                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 28795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 28835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 28845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 28865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'h5c1d83b3
  address       integral          32    'h4225ff37
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 28865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 28865: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h9bb0c88f : rhs = 'haaaa5555
UVM_INFO @ 28865: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7933 vs. expected@8006
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 28865: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 28865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8006     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h4225ff34
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h9bb0c88f
  wr_data_snoop              integral        32    'h9bb0c88f
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 28865: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7933     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h4225ff34
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 28885: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 28885: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7803                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h94f896dc                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    28885                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 29115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 29125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 29145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7826     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h94f896dc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29145: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 29145: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 29145: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h94f896dc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29165: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29165: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7799                                   
  data                         integral           32    'hff68058b                              
  address                      integral           32    'h94f896dc                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    29165                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 29295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7862     
  dat           integral          32    'hff68058b
  address       integral          32    'h94f896dc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 29295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 29295: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29315: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29315: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7936                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h94f896dc                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    29315                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 29515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 29525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 29545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7877     
  dat           integral          32    'hff68058b
  address       integral          32    'h94f896dc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ff68058b received = ff68058b
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 29545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 29545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8038      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h94f896dc 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'hff68058b 
  wr_data_snoop              integral        32    'hff68058b 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7858                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h9df63976                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    29565                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 29765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 29835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 29845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 29865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7947     
  dat           integral          32    'haaaa5555
  address       integral          32    'h9df63976
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 29865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 29865: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 29865: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 29865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7854     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h9df63974
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 29885: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 29885: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8003                                   
  data                         integral           32    'h676dd243                              
  address                      integral           32    'h9df63976                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    29885                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 30075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7842     
  dat           integral          32    'h676dd243
  address       integral          32    'h9df63976
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 30075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 30075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7952                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h9df63976                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    30095                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 30265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 30325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 30335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30355: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'h676dd243
  address       integral          32    'h9df63976
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30355: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30355: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 676dd243 received = 676dd243
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 30355: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 30355: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7804      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h9df63974 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h676dd243 
  wr_data_snoop              integral        32    'h676dd243 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30375: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7814                                   
  data                         integral           32    'h5062dcd7                              
  address                      integral           32    'h465412de                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    30375                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 30495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 30565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 30575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30595: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7794     
  dat           integral          32    'h5062dcd7
  address       integral          32    'h465412de
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 30595: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 30595: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 30595: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7872     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h465412dc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30615: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7815                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h465412de                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    30615                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7856     
  dat           integral          32    'h5062dcd7
  address       integral          32    'h465412de
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5062dcd7 received = 5062dcd7
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 30695: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 30715: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 30715: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h465412de                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    30715                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 30895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 30955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 30965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 30985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8046     
  dat           integral          32    'h5062dcd7
  address       integral          32    'h465412de
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 30985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 30985: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5062dcd7 received = 5062dcd7
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 30985: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 30985: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7919      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h465412dc 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5062dcd7 
  wr_data_snoop              integral        32    'h5062dcd7 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31005: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31005: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7951                                   
  data                         integral           32    'h9dfabab8                              
  address                      integral           32    'h64dcf734                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    31005                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 31145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 31215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7883     
  dat           integral          32    'h9dfabab8
  address       integral          32    'h64dcf734
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7826     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h64dcf734
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7851                                   
  data                         integral           32    'h99fa4324                              
  address                      integral           32    'h64dcf734                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    31265                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 31335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7801     
  dat           integral          32    'h99fa4324
  address       integral          32    'h64dcf734
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 31335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 31335: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31355: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31355: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7940                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h64dcf734                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    31355                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 31555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 31615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 31645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8004     
  dat           integral          32    'h99fa4324
  address       integral          32    'h64dcf734
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 31645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 31645: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 99fa4324 received = 99fa4324
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7834      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'h64dcf734 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h99fa4324 
  wr_data_snoop              integral        32    'h99fa4324 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31665: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31665: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7802                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he6469698                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    31665                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 31765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 31835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 31845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 31865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he6469698
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 31865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 31865: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 31865: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 31865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7938     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'he6469698
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 31885: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 31885: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8085                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he6469698                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    31885                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 32005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7859     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he6469698
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32005: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 32005: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32025: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32025: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7843                                   
  data                         integral           32    'hd15bc67b                              
  address                      integral           32    'he6469698                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    32025                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 32105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 32135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8040     
  dat           integral          32    'hd15bc67b
  address       integral          32    'he6469698
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 32135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 32135: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 32135: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7803 vs. expected@7824
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 32135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 32135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7824     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he6469698
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 32135: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7803     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he6469698
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32155: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7904                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h9a5abca2                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    32155                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 32295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 32325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7976     
  dat           integral          32    'haaaa5555
  address       integral          32    'h9a5abca2
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 32325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 32325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7926     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h9a5abca0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8020                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h9a5abca2                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    32345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 32545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7856     
  dat           integral          32    'haaaa5555
  address       integral          32    'h9a5abca2
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 32545: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32565: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8043                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h9a5abca2                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    32565                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 32745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 32755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 32775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7839     
  dat           integral          32    'haaaa5555
  address       integral          32    'h9a5abca2
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 32775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 32775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 32775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 32775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h9a5abca0 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 32795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 32795: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7959                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h5af4c5c5                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    32795                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 32985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 33055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 33085: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8083     
  dat           integral          32    'haaaa5555
  address       integral          32    'h5af4c5c5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33085: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33085: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33085: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33085: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7966     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5af4c5c4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33105: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8057                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h5af4c5c5                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    33105                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 33325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7812     
  dat           integral          32    'haaaa5555
  address       integral          32    'h5af4c5c5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 33325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33345: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7979                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h5af4c5c5                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    33345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 33575: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 33615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33625: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 33645: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7819     
  dat           integral          32    'haaaa5555
  address       integral          32    'h5af4c5c5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 33645: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 33645: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33645: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33645: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7814      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h5af4c5c4 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33665: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33665: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7816                                   
  data                         integral           32    'h9493cb7c                              
  address                      integral           32    'hd181dbb5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    33665                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 33795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 33865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 33875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7872     
  dat           integral          32    'h9493cb7c
  address       integral          32    'hd181dbb5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 33895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8052     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hd181dbb4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 33915: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 33915: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7892                                   
  data                         integral           32    'h2f89badf                              
  address                      integral           32    'hd181dbb5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    33915                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 34065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7938     
  dat           integral          32    'h2f89badf
  address       integral          32    'hd181dbb5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 34065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 34065: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34085: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7807                                   
  data                         integral           32    'h2216f11d                              
  address                      integral           32    'hd181dbb5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34085                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 34215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 34225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 34245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8034     
  dat           integral          32    'h2216f11d
  address       integral          32    'hd181dbb5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 34245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 34245: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h2f89badf : rhs = 'haaaa5555
UVM_INFO @ 34245: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@8056 vs. expected@7925
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 34245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 34245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7925     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hd181dbb4
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h2f89badf
  wr_data_snoop              integral        32    'h2f89badf
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 34245: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8056     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hd181dbb4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34265: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7932                                   
  data                         integral           32    'h2581c8d9                              
  address                      integral           32    'hbe01fe91                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34265                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 34365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 34375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 34395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7930     
  dat           integral          32    'h2581c8d9
  address       integral          32    'hbe01fe91
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 34395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 34395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 34395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7922     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hbe01fe90
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34415: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34415: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7876                                   
  data                         integral           32    'h3edab43e                              
  address                      integral           32    'hbe01fe91                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34415                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 34445: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7814     
  dat           integral          32    'h3edab43e
  address       integral          32    'hbe01fe91
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 34445: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 34445: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34465: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34465: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8003                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hbe01fe91                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34465                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 34585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 34595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'h3edab43e
  address       integral          32    'hbe01fe91
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 3edab43e received = 3edab43e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 34615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7980      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'hbe01fe90 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h3edab43e 
  wr_data_snoop              integral        32    'h3edab43e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34635: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7810                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h4a1a564c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34635                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 34755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 34825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 34835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 34855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7915     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h4a1a564c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 34855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 34855: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 34855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 34855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7970     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h4a1a564c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7950                                   
  data                         integral           32    'h39d841f6                              
  address                      integral           32    'h4a1a564c                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34875                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 34975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7832     
  dat           integral          32    'h39d841f6
  address       integral          32    'h4a1a564c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 34975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 34975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 34995: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 34995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7815                                   
  data                         integral           32    'h1e9d1d3e                              
  address                      integral           32    'h4a1a564c                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    34995                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 35165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7849     
  dat           integral          32    'h1e9d1d3e
  address       integral          32    'h4a1a564c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 35195: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h39d841f6 : rhs = 'h5555aaaa
UVM_INFO @ 35195: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7825 vs. expected@7903
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7903     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h4a1a564c
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h39d841f6
  wr_data_snoop              integral        32    'h39d841f6
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 35195: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7825     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h4a1a564c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35215: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35215: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7847                                   
  data                         integral           32    'hef7cfcf0                              
  address                      integral           32    'hcc5db8fc                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    35215                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35335: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 35405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 35435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8076     
  dat           integral          32    'hef7cfcf0
  address       integral          32    'hcc5db8fc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 35435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35435: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7859     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hcc5db8fc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35455: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35455: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7925                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hcc5db8fc                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    35455                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 35545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7980     
  dat           integral          32    'hef7cfcf0
  address       integral          32    'hcc5db8fc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ef7cfcf0 received = ef7cfcf0
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 35545: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7884                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hcc5db8fc                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    35565                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 35775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 35805: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7824     
  dat           integral          32    'hef7cfcf0
  address       integral          32    'hcc5db8fc
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35805: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35805: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = ef7cfcf0 received = ef7cfcf0
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35805: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35805: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7842      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'hcc5db8fc 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'hef7cfcf0 
  wr_data_snoop              integral        32    'hef7cfcf0 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 35825: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 35825: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7879                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc4942891                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    35825                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 35895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 35965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 35975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 35995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7861     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc4942891
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 35995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 35995: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 35995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 35995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7870     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hc4942890
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36015: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36015: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7887                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc4942891                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    36015                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 36215: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7962     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc4942891
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36215: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36215: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 36215: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36235: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36235: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7812                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc4942891                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    36235                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 36425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 36465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 36475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 36495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8042     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc4942891
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36495: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 36495: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 36495: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7982      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'hc4942890 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36515: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36515: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7903                                   
  data                         integral           32    'hf7f54311                              
  address                      integral           32    'hf2bda50a                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    36515                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 36605: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 36675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 36685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 36705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8004     
  dat           integral          32    'hf7f54311
  address       integral          32    'hf2bda50a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 36705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 36705: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 36705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8034     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hf2bda508
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8055                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hf2bda50a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    36725                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7869     
  dat           integral          32    'hf7f54311
  address       integral          32    'hf2bda50a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f7f54311 received = f7f54311
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 36885: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 36905: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 36905: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7954                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hf2bda50a                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    36905                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 37105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 37135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8057     
  dat           integral          32    'hf7f54311
  address       integral          32    'hf2bda50a
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37135: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = f7f54311 received = f7f54311
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7877      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'hf2bda508 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'hf7f54311 
  wr_data_snoop              integral        32    'hf7f54311 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37155: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7966                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h56da2e58                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    37155                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 37285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 37315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8010     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h56da2e58
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8056     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h56da2e58
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37335: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37335: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7922                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h56da2e58                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    37335                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 37495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7974     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h56da2e58
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37495: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 37495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37515: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37515: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h56da2e58                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    37515                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 37735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 37745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8032     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h56da2e58
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 37765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7820      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h56da2e58 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h5555aaaa 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 37785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 37785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7866                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h44341488                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    37785                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 37975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 38045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 38075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h44341488
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7867     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h44341488
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7931                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h44341488                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    38095                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 38255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h44341488
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38255: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 38255: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38275: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7797                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h44341488                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    38275                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 38365: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 38395: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7795     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h44341488
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38395: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38395: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38395: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38395: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8007      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h44341488 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h5555aaaa 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38415: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38415: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7981                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h546eb5a7                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    38415                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 38545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 38575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7881     
  dat           integral          32    'haaaa5555
  address       integral          32    'h546eb5a7
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38575: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38575: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7827     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h546eb5a4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38595: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38595: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7956                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h546eb5a7                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    38595                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 38765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7898     
  dat           integral          32    'haaaa5555
  address       integral          32    'h546eb5a7
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 38765: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38785: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38785: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7976                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h546eb5a7                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    38785                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 38815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 38855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 38865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'haaaa5555
  address       integral          32    'h546eb5a7
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 38885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8043      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h546eb5a4 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 38905: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 38905: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7872                                   
  data                         integral           32    'h9d61c46                               
  address                      integral           32    'hc4418bbd                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    38905                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 39105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 39115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 39135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7822     
  dat           integral          32    'h9d61c46 
  address       integral          32    'hc4418bbd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 39135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 39135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 39135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7882     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hc4418bbc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7825                                   
  data                         integral           32    'h2cc7a082                              
  address                      integral           32    'hc4418bbd                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    39155                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 39245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7856     
  dat           integral          32    'h2cc7a082
  address       integral          32    'hc4418bbd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 39245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 39245: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39265: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39265: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8083                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hc4418bbd                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    39265                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 39405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 39415: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 39435: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7913     
  dat           integral          32    'h2cc7a082
  address       integral          32    'hc4418bbd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 39435: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 39435: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2cc7a082 received = 2cc7a082
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 39435: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 39435: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7848      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'hc4418bbc 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h2cc7a082 
  wr_data_snoop              integral        32    'h2cc7a082 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39455: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7805                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hea076ea8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    39455                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 39715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 39725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 39745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8015     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hea076ea8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 39745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 39745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 39745: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 39745: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7868     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hea076ea8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39765: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                   
  data                         integral           32    'hc0b41042                              
  address                      integral           32    'hea076ea8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    39765                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 39875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'hc0b41042
  address       integral          32    'hea076ea8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 39875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 39875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 39895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 39895: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7862                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hea076ea8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    39895                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 39985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 40045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 40075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8014     
  dat           integral          32    'hc0b41042
  address       integral          32    'hea076ea8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 40075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 40075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c0b41042 received = c0b41042
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 40075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 40075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7935      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'hea076ea8 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'hc0b41042 
  wr_data_snoop              integral        32    'hc0b41042 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40095: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                   
  data                         integral           32    'h6adebb63                              
  address                      integral           32    'h85f85c97                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    40095                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 40205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 40275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 40305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7871     
  dat           integral          32    'h6adebb63
  address       integral          32    'h85f85c97
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 40305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 40305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 40305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8004     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h85f85c94
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7895                                   
  data                         integral           32    'h76bc903                               
  address                      integral           32    'h85f85c97                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    40325                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 40495: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'h76bc903 
  address       integral          32    'h85f85c97
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 40495: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 40495: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40515: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40515: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7816                                   
  data                         integral           32    'hbf423846                              
  address                      integral           32    'h85f85c97                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    40515                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 40665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 40705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 40735: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7796     
  dat           integral          32    'hbf423846
  address       integral          32    'h85f85c97
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 40735: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 40735: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h76bc903 : rhs = 'haaaa5555
UVM_INFO @ 40735: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7799 vs. expected@7878
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 40735: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 40735: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7878     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h85f85c94
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h76bc903 
  wr_data_snoop              integral        32    'h76bc903 
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 40735: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7799     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h85f85c94
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 40755: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 40755: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7875                                   
  data                         integral           32    'h3a446327                              
  address                      integral           32    'hc1498136                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    40755                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 40905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 40975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 40985: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 41005: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8043     
  dat           integral          32    'h3a446327
  address       integral          32    'hc1498136
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 41005: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41005: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41005: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7881     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hc1498134
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41025: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41025: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7858                                   
  data                         integral           32    'hd307153d                              
  address                      integral           32    'hc1498136                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    41025                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 41175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'hd307153d
  address       integral          32    'hc1498136
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 41175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 41175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7840                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc1498136                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    41195                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41425: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 41485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 41515: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7990     
  dat           integral          32    'hd307153d
  address       integral          32    'hc1498136
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41515: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41515: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = d307153d received = d307153d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41515: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41515: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8015      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'hc1498134 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'hd307153d 
  wr_data_snoop              integral        32    'hd307153d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41535: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41535: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7982                                   
  data                         integral           32    'h29dd2d99                              
  address                      integral           32    'hb2c5b0e9                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    41535                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 41665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 41695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7935     
  dat           integral          32    'h29dd2d99
  address       integral          32    'hb2c5b0e9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 41695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7815     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hb2c5b0e8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41715: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41715: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7812                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hb2c5b0e9                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    41715                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 41755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7856     
  dat           integral          32    'h29dd2d99
  address       integral          32    'hb2c5b0e9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41755: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 29dd2d99 received = 29dd2d99
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 41755: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41775: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7910                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hb2c5b0e9                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    41775                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 41885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 41945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 41955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 41975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8007     
  dat           integral          32    'h29dd2d99
  address       integral          32    'hb2c5b0e9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 41975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 41975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 29dd2d99 received = 29dd2d99
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 41975: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 41975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7925      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'hb2c5b0e8 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h29dd2d99 
  wr_data_snoop              integral        32    'h29dd2d99 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 41995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 41995: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8038                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hda34ed71                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    41995                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 42205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 42275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 42285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 42305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7848     
  dat           integral          32    'haaaa5555
  address       integral          32    'hda34ed71
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42305: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 42305: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 42305: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7936     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hda34ed70
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7946                                   
  data                         integral           32    'h47432492                              
  address                      integral           32    'hda34ed71                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    42325                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 42555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7808     
  dat           integral          32    'h47432492
  address       integral          32    'hda34ed71
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 42555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 42555: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42575: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7806                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hda34ed71                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    42575                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 42635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 42695: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 42705: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 42725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h47432492
  address       integral          32    'hda34ed71
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 47432492 received = 47432492
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 42725: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 42725: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7823      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'hda34ed70 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h47432492 
  wr_data_snoop              integral        32    'h47432492 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42745: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42745: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7938                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hce2a0cfb                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    42745                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 42795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 42865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 42875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 42895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7849     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hce2a0cfb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42895: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 42895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 42895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8034     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hce2a0cf8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42915: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42915: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hce2a0cfb                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    42915                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 42975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hce2a0cfb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 42975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 42975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 42975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 42995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 42995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7894                                   
  data                         integral           32    'hb3349808                              
  address                      integral           32    'hce2a0cfb                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    42995                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 43255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 43265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 43285: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8017     
  dat           integral          32    'hb3349808
  address       integral          32    'hce2a0cfb
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 43285: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 43285: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 43285: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7834 vs. expected@7951
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 43285: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 43285: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7951     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hce2a0cf8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 43285: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7834     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hce2a0cf8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43305: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43305: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7860                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h8b248b3e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    43305                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 43515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 43525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 43545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h8b248b3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 43545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 43545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 43545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 43545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7982     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h8b248b3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43565: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43565: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h8b248b3e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    43565                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 43745: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7979     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h8b248b3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 43745: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 43745: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 43745: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 43765: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 43765: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7959                                   
  data                         integral           32    'h5954a1ac                              
  address                      integral           32    'h8b248b3e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    43765                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 43995: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 44035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 44045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 44065: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7864     
  dat           integral          32    'h5954a1ac
  address       integral          32    'h8b248b3e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 44065: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 44065: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 44065: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7814 vs. expected@8015
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 44065: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 44065: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8015     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8b248b3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 44065: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7814     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h8b248b3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44085: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44085: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8085                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hbe4a1487                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    44085                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 44215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 44285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 44295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 44315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7936     
  dat           integral          32    'haaaa5555
  address       integral          32    'hbe4a1487
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 44315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 44315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hbe4a1484
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7862                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hbe4a1487                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    44335                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'haaaa5555
  address       integral          32    'hbe4a1487
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 44505: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44525: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7827                                   
  data                         integral           32    'h1f139a8f                              
  address                      integral           32    'hbe4a1487                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    44525                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 44615: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 44655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 44665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 44685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7803     
  dat           integral          32    'h1f139a8f
  address       integral          32    'hbe4a1487
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 44685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 44685: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 44685: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7912 vs. expected@7815
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 44685: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 44685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7815     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hbe4a1484
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 44685: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7912     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hbe4a1484
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44705: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hfdbd82a1                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    44705                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 44855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 44925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 44935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 44955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8057     
  dat           integral          32    'haaaa5555
  address       integral          32    'hfdbd82a1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 44955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 44955: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 44955: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 44955: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7875     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hfdbd82a0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 44975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 44975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                   
  data                         integral           32    'h79d4bd4a                              
  address                      integral           32    'hfdbd82a1                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    44975                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7864     
  dat           integral          32    'h79d4bd4a
  address       integral          32    'hfdbd82a1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 45205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 45205: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45225: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7950                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hfdbd82a1                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    45225                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 45325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 45385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 45395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 45415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7831     
  dat           integral          32    'h79d4bd4a
  address       integral          32    'hfdbd82a1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 45415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 45415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 79d4bd4a received = 79d4bd4a
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 45415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 45415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7890      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'hfdbd82a0 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h79d4bd4a 
  wr_data_snoop              integral        32    'h79d4bd4a 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45435: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7800                                   
  data                         integral           32    'h2c406a21                              
  address                      integral           32    'h735bfbd8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    45435                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 45475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 45545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 45555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7925     
  dat           integral          32    'h2c406a21
  address       integral          32    'h735bfbd8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 45575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 45575: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 45575: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8079     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h735bfbd8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45595: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45595: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7901                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h735bfbd8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    45595                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 45755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'h2c406a21
  address       integral          32    'h735bfbd8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 45755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 45755: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2c406a21 received = 2c406a21
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 45755: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 45775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 45775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8003                                   
  data                         integral           32    'hf4a69d3                               
  address                      integral           32    'h735bfbd8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    45775                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 46045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 46075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7852     
  dat           integral          32    'hf4a69d3 
  address       integral          32    'h735bfbd8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 46075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 46075: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h2c406a21 : rhs = 'h5555aaaa
UVM_INFO @ 46075: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@8020 vs. expected@7876
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 46075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 46075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7876     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h735bfbd8
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h2c406a21
  wr_data_snoop              integral        32    'h2c406a21
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 46075: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8020     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h735bfbd8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7840                                   
  data                         integral           32    'hc6291011                              
  address                      integral           32    'hb1ffd3b8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    46095                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 46385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 46415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7898     
  dat           integral          32    'hc6291011
  address       integral          32    'hb1ffd3b8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 46415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 46415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 46415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7797     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hb1ffd3b8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7887                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hb1ffd3b8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    46435                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7890     
  dat           integral          32    'hc6291011
  address       integral          32    'hb1ffd3b8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c6291011 received = c6291011
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 46485: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46505: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8008                                   
  data                         integral           32    'h69a89bef                              
  address                      integral           32    'hb1ffd3b8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    46505                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 46765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 46775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7922     
  dat           integral          32    'h69a89bef
  address       integral          32    'hb1ffd3b8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 46795: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hc6291011 : rhs = 'h5555aaaa
UVM_INFO @ 46795: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7793 vs. expected@7809
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7809     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hb1ffd3b8
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hc6291011
  wr_data_snoop              integral        32    'hc6291011
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 46795: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7793     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hb1ffd3b8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 46815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 46815: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7954                                   
  data                         integral           32    'hab6bccad                              
  address                      integral           32    'hbd298e9b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    46815                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 46945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 47015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 47025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 47045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7979     
  dat           integral          32    'hab6bccad
  address       integral          32    'hbd298e9b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 47045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 47045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 47045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7904     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hbd298e98
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47065: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7935                                   
  data                         integral           32    'hc6f05446                              
  address                      integral           32    'hbd298e9b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    47065                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 47255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7852     
  dat           integral          32    'hc6f05446
  address       integral          32    'hbd298e9b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 47255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 47255: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47275: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47275: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8055                                   
  data                         integral           32    'hd31e215d                              
  address                      integral           32    'hbd298e9b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    47275                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 47495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 47535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 47545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 47565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7903     
  dat           integral          32    'hd31e215d
  address       integral          32    'hbd298e9b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 47565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 47565: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hc6f05446 : rhs = 'h5555aaaa
UVM_INFO @ 47565: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7920 vs. expected@7970
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 47565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 47565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7970     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hbd298e98
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hc6f05446
  wr_data_snoop              integral        32    'hc6f05446
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 47565: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7920     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hbd298e98
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47585: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7934                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h7e465652                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    47585                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 47785: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 47855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 47865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 47885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8008     
  dat           integral          32    'haaaa5555
  address       integral          32    'h7e465652
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 47885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 47885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 47885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 47885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7861     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h7e465650
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8010                                   
  data                         integral           32    'ha45c5b2e                              
  address                      integral           32    'h7e465652                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    47905                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 47975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7813     
  dat           integral          32    'ha45c5b2e
  address       integral          32    'h7e465652
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 47975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 47975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 47995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 47995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7808                                   
  data                         integral           32    'hb1df9b87                              
  address                      integral           32    'h7e465652                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    47995                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 48205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 48235: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7876     
  dat           integral          32    'hb1df9b87
  address       integral          32    'h7e465652
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 48235: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 48235: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'ha45c5b2e : rhs = 'haaaa5555
UVM_INFO @ 48235: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7879 vs. expected@7875
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 48235: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 48235: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7875     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h7e465650
  bus_req_snoop              integral        4     'h8       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'ha45c5b2e
  wr_data_snoop              integral        32    'ha45c5b2e
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 48235: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h7e465650
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48255: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48255: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8052                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h5efb52f1                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    48255                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 48385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 48415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7806     
  dat           integral          32    'haaaa5555
  address       integral          32    'h5efb52f1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 48415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 48415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 48415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 48415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7952     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5efb52f0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48435: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48435: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7815                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h5efb52f1                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    48435                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 48625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7831     
  dat           integral          32    'haaaa5555
  address       integral          32    'h5efb52f1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 48625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 48625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 48625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7867                                   
  data                         integral           32    'h16adc929                              
  address                      integral           32    'h5efb52f1                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    48645                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 48875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 48915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 48925: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 48945: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8043     
  dat           integral          32    'h16adc929
  address       integral          32    'h5efb52f1
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 48945: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 48945: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 48945: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7976 vs. expected@7929
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 48945: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 48945: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7929     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5efb52f0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 48945: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7976     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5efb52f0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 48965: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 48965: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7872                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h75a35c63                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    48965                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 49145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 49175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7982     
  dat           integral          32    'haaaa5555
  address       integral          32    'h75a35c63
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8007     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h75a35c60
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49195: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7814                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h75a35c63                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    49195                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 49335: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7903     
  dat           integral          32    'haaaa5555
  address       integral          32    'h75a35c63
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49335: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49335: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 49335: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49355: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49355: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7890                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h75a35c63                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    49355                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49405: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 49445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 49475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8083     
  dat           integral          32    'haaaa5555
  address       integral          32    'h75a35c63
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8057      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h75a35c60 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49495: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49495: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8004                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hc27670e3                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    49495                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 49635: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49645: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 49665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8037     
  dat           integral          32    'haaaa5555
  address       integral          32    'hc27670e3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 49665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 49665: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 49665: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 49665: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7844     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hc27670e0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49685: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49685: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7847                                   
  data                         integral           32    'h66a90f51                              
  address                      integral           32    'hc27670e3                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    49685                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 49725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7888     
  dat           integral          32    'h66a90f51
  address       integral          32    'hc27670e3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 49725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 49725: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49745: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49745: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7941                                   
  data                         integral           32    'h17b12ac1                              
  address                      integral           32    'hc27670e3                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    49745                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 49835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 49875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 49885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 49905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7824     
  dat           integral          32    'h17b12ac1
  address       integral          32    'hc27670e3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 49905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 49905: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h66a90f51 : rhs = 'haaaa5555
UVM_INFO @ 49905: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7910 vs. expected@7819
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 49905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 49905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7819     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hc27670e0
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h66a90f51
  wr_data_snoop              integral        32    'h66a90f51
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 49905: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7910     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hc27670e0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 49925: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 49925: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8038                                   
  data                         integral           32    'h84005a9a                              
  address                      integral           32    'h453c924f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    49925                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 50155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 50225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 50235: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 50255: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7982     
  dat           integral          32    'h84005a9a
  address       integral          32    'h453c924f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 50255: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 50255: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 50255: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8046     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h453c924c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50275: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50275: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7956                                   
  data                         integral           32    'hafb53969                              
  address                      integral           32    'h453c924f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    50275                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 50305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7903     
  dat           integral          32    'hafb53969
  address       integral          32    'h453c924f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 50305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 50305: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50325: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7801                                   
  data                         integral           32    'h81ab018d                              
  address                      integral           32    'h453c924f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    50325                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 50495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 50535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 50545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 50565: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7811     
  dat           integral          32    'h81ab018d
  address       integral          32    'h453c924f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 50565: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 50565: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hafb53969 : rhs = 'h5555aaaa
UVM_INFO @ 50565: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7820 vs. expected@7954
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 50565: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 50565: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7954     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h453c924c
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hafb53969
  wr_data_snoop              integral        32    'hafb53969
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 50565: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7820     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h453c924c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50585: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50585: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7970                                   
  data                         integral           32    'hc60ac10d                              
  address                      integral           32    'ha79ae88b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    50585                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 50755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 50825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 50835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 50855: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7941     
  dat           integral          32    'hc60ac10d
  address       integral          32    'ha79ae88b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 50855: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 50855: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 50855: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7962     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'ha79ae888
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 50875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 50875: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7845                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha79ae88b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    50875                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 51015: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'hc60ac10d
  address       integral          32    'ha79ae88b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51015: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51015: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = c60ac10d received = c60ac10d
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 51015: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51035: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51035: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7893                                   
  data                         integral           32    'h2c2a88d6                              
  address                      integral           32    'ha79ae88b                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    51035                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51255: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 51295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 51325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7804     
  dat           integral          32    'h2c2a88d6
  address       integral          32    'ha79ae88b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 51325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 51325: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hc60ac10d : rhs = 'h5555aaaa
UVM_INFO @ 51325: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7839 vs. expected@8032
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 51325: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 51325: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8032     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha79ae888
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hc60ac10d
  wr_data_snoop              integral        32    'hc60ac10d
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 51325: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7839     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha79ae888
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51345: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7834                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hbfec4b9b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    51345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 51525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 51555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hbfec4b9b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51555: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 51555: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 51555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7981     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'hbfec4b98
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51575: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51575: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7853                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hbfec4b9b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    51575                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 51685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7982     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hbfec4b9b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51685: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 51685: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51705: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hbfec4b9b                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    51705                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 51835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 51875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 51885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 51905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7819     
  dat           integral          32    'h5555aaaa
  address       integral          32    'hbfec4b9b
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 51905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 51905: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 51905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 51905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8024      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'hbfec4b98 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'h5555aaaa 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 51925: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 51925: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7920                                   
  data                         integral           32    'heeee5b8b                              
  address                      integral           32    'ha4c391bd                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    51925                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 52145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 52175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8006     
  dat           integral          32    'heeee5b8b
  address       integral          32    'ha4c391bd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 52175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 52175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8052     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'ha4c391bc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7849                                   
  data                         integral           32    'h5457067d                              
  address                      integral           32    'ha4c391bd                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    52195                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 52305: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8027     
  dat           integral          32    'h5457067d
  address       integral          32    'ha4c391bd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52305: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 52305: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52325: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52325: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7832                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha4c391bd                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    52325                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 52555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 52585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7871     
  dat           integral          32    'h5457067d
  address       integral          32    'ha4c391bd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 52585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 52585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5457067d received = 5457067d
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 52585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 52585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7873      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'ha4c391bc 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h5457067d 
  wr_data_snoop              integral        32    'h5457067d 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52605: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52605: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7966                                   
  data                         integral           32    'h1c09a990                              
  address                      integral           32    'he9330cae                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    52605                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 52795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 52865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 52875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 52895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7795     
  dat           integral          32    'h1c09a990
  address       integral          32    'he9330cae
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 52895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 52895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8083     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'he9330cac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52915: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52915: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7806                                   
  data                         integral           32    'h89e3c70b                              
  address                      integral           32    'he9330cae                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    52915                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 52955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8017     
  dat           integral          32    'h89e3c70b
  address       integral          32    'he9330cae
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 52955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 52955: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 52975: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 52975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8034                                   
  data                         integral           32    'h82aa3599                              
  address                      integral           32    'he9330cae                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    52975                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 53045: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 53055: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7887     
  dat           integral          32    'h82aa3599
  address       integral          32    'he9330cae
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 53075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 53075: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h89e3c70b : rhs = 'h5555aaaa
UVM_INFO @ 53075: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7859 vs. expected@7922
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 53075: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 53075: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7922     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he9330cac
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h89e3c70b
  wr_data_snoop              integral        32    'h89e3c70b
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 53075: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7859     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he9330cac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53095: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7817                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h6395948c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    53095                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 53385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 53395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53415: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7866     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h6395948c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53415: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53415: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 53415: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 53415: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7851     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h6395948c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53435: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7797                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h6395948c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    53435                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 53625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7804     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h6395948c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 53625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53645: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53645: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8043                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h6395948c                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    53645                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 53855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 53865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 53885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7834     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h6395948c
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 53885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 53885: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 53885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 53885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7828      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h6395948c 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h5555aaaa 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 53905: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 53905: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7862                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h93eb293e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    53905                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 53935: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 54005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 54015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7809     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h93eb293e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 54035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7941     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h93eb293c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54055: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54055: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7864                                   
  data                         integral           32    'ha565ea66                              
  address                      integral           32    'h93eb293e                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    54055                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 54145: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'ha565ea66
  address       integral          32    'h93eb293e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 54145: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 54145: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54165: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54165: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7896                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h93eb293e                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    54165                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 54395: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 54455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 54465: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 54485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7824     
  dat           integral          32    'ha565ea66
  address       integral          32    'h93eb293e
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54485: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = a565ea66 received = a565ea66
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 54485: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 54485: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7889      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h93eb293c 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'ha565ea66 
  wr_data_snoop              integral        32    'ha565ea66 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54505: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7957                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hba6bc8e5                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    54505                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 54665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 54735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 54745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 54765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7842     
  dat           integral          32    'haaaa5555
  address       integral          32    'hba6bc8e5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 54765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 54765: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 54765: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 54765: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7795     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'hba6bc8e4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54785: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7868                                   
  data                         integral           32    'h42de8aff                              
  address                      integral           32    'hba6bc8e5                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    54785                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 54875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7814     
  dat           integral          32    'h42de8aff
  address       integral          32    'hba6bc8e5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 54875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 54875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 54895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 54895: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7976                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hba6bc8e5                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    54895                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 55065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 55125: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 55135: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 55155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7845     
  dat           integral          32    'h42de8aff
  address       integral          32    'hba6bc8e5
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55155: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 42de8aff received = 42de8aff
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 55155: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 55155: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7866      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'hba6bc8e4 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h42de8aff 
  wr_data_snoop              integral        32    'h42de8aff 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8040                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he9f1c75d                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    55175                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 55305: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 55375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 55385: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 55405: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7833     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he9f1c75d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55405: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55405: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 55405: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 55405: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7817     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'he9f1c75c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55425: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8037                                   
  data                         integral           32    'h902d65b0                              
  address                      integral           32    'he9f1c75d                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    55425                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 55555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7954     
  dat           integral          32    'h902d65b0
  address       integral          32    'he9f1c75d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 55555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 55555: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55575: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7951                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he9f1c75d                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    55575                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 55775: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 55835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 55845: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 55865: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7847     
  dat           integral          32    'h902d65b0
  address       integral          32    'he9f1c75d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 55865: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 55865: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 902d65b0 received = 902d65b0
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 55865: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 55865: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7825      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'he9f1c75c 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h902d65b0 
  wr_data_snoop              integral        32    'h902d65b0 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 55885: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 55885: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7898                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he5fda8d8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    55885                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 56155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56165: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 56185: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7849     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he5fda8d8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 56185: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 56185: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 56185: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 56185: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8052     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'he5fda8d8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56205: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56205: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7815                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'he5fda8d8                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    56205                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 56325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7859     
  dat           integral          32    'h5555aaaa
  address       integral          32    'he5fda8d8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 56325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 56325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 56325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56345: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56345: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7990                                   
  data                         integral           32    'he8ab27a2                              
  address                      integral           32    'he5fda8d8                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    56345                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 56525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56535: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 56555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8038     
  dat           integral          32    'he8ab27a2
  address       integral          32    'he5fda8d8
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 56555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO @ 56555: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 56555: reporter [MISCMP] 1 Miscompare(s) for object s_packet@8008 vs. expected@7811
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 56555: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 56555: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7811     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he5fda8d8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 56555: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8008     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he5fda8d8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56575: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56575: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7801                                   
  data                         integral           32    'h870a3bb6                              
  address                      integral           32    'h6e8f6d4d                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    56575                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 56795: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 56865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 56875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 56895: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7833     
  dat           integral          32    'h870a3bb6
  address       integral          32    'h6e8f6d4d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 56895: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 56895: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 56895: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7879     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h6e8f6d4c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 56915: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 56915: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8004                                   
  data                         integral           32    'h5cf58fb5                              
  address                      integral           32    'h6e8f6d4d                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    56915                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 57035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8027     
  dat           integral          32    'h5cf58fb5
  address       integral          32    'h6e8f6d4d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 57035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 57035: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57055: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57055: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7876                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h6e8f6d4d                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    57055                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 57225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 57285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 57295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 57315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7828     
  dat           integral          32    'h5cf58fb5
  address       integral          32    'h6e8f6d4d
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5cf58fb5 received = 5cf58fb5
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 57315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 57315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7823      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h6e8f6d4c 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h5cf58fb5 
  wr_data_snoop              integral        32    'h5cf58fb5 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57335: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7887                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h40269074                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    57335                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 57445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 57515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 57525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 57545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7839     
  dat           integral          32    'haaaa5555
  address       integral          32    'h40269074
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57545: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 57545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 57545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7837     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h40269074
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7997                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h40269074                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    57565                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 57665: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'haaaa5555
  address       integral          32    'h40269074
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57665: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57665: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 57665: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57685: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57685: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7819                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h40269074                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    57685                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 57905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 57945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 57955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 57975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8043     
  dat           integral          32    'haaaa5555
  address       integral          32    'h40269074
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 57975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 57975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 57975: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 57975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7956      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1  
  req_address                integral        32    'h40269074 
  bus_req_snoop              integral        4     'h4        
  req_serviced_by            serv_by_t       32    SERV_SNOOP2
  rd_data                    integral        32    'haaaa5555 
  wr_data_snoop              integral        32    'h0        
  snoop_wr_req_flag          integral        1     'h0        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 57995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 57995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7883                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hde4396a4                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    57995                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58075: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 58145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58155: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 58175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7895     
  dat           integral          32    'haaaa5555
  address       integral          32    'hde4396a4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58175: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58175: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7849     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'hde4396a4
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58195: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8042                                   
  data                         integral           32    'h9d1be806                              
  address                      integral           32    'hde4396a4                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    58195                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 58295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7899     
  dat           integral          32    'h9d1be806
  address       integral          32    'hde4396a4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 58295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 58295: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58315: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58315: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7806                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'hde4396a4                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    58315                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58495: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 58555: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58565: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 58585: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7901     
  dat           integral          32    'h9d1be806
  address       integral          32    'hde4396a4
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58585: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58585: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 9d1be806 received = 9d1be806
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58585: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58585: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7832      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'hde4396a4 
  bus_req_snoop              integral        4     'h2        
  req_serviced_by            serv_by_t       32    SERV_SNOOP1
  rd_data                    integral        32    'h9d1be806 
  wr_data_snoop              integral        32    'h9d1be806 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58605: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58605: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8085                                   
  data                         integral           32    'h2d8b089e                              
  address                      integral           32    'hb253a9b9                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    58605                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 58675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 58745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 58755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7823     
  dat           integral          32    'h2d8b089e
  address       integral          32    'hb253a9b9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 58775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 58775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 58775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7800     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'hb253a9b8
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7872                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hb253a9b9                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    58795                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 58955: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8038     
  dat           integral          32    'h2d8b089e
  address       integral          32    'hb253a9b9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 58955: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 58955: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2d8b089e received = 2d8b089e
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 58955: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 58975: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 58975: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7947                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'hb253a9b9                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    58975                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 59205: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 59265: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 59275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 59295: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7841     
  dat           integral          32    'h2d8b089e
  address       integral          32    'hb253a9b9
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 59295: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 59295: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 2d8b089e received = 2d8b089e
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 59295: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 59295: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7860      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'hb253a9b8 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h2d8b089e 
  wr_data_snoop              integral        32    'h2d8b089e 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 59315: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 59315: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h65fbf195                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    59315                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 59375: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 59445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 59455: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 59475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7813     
  dat           integral          32    'haaaa5555
  address       integral          32    'h65fbf195
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 59475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 59475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 59475: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 59475: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7896     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h65fbf194
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 59495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 59495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7920                                   
  data                         integral           32    'h99ba0870                              
  address                      integral           32    'h65fbf195                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    59495                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 59655: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7959     
  dat           integral          32    'h99ba0870
  address       integral          32    'h65fbf195
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 59655: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 59655: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 59675: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 59675: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7932                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h65fbf195                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    59675                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 59835: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 59895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 59905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 59925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7844     
  dat           integral          32    'h99ba0870
  address       integral          32    'h65fbf195
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 59925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 59925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 99ba0870 received = 99ba0870
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 59925: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 59925: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7895      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h65fbf194 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'h99ba0870 
  wr_data_snoop              integral        32    'h99ba0870 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 59945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 59945: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7833                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h793c6e61                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    59945                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 60145: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 60215: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 60225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 60245: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7979     
  dat           integral          32    'haaaa5555
  address       integral          32    'h793c6e61
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 60245: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 60245: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 60245: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 60245: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7866     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h793c6e60
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 60265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 60265: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7819                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h793c6e61                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    60265                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 60315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7817     
  dat           integral          32    'haaaa5555
  address       integral          32    'h793c6e61
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 60315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 60315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 60315: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 60335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 60335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7951                                   
  data                         integral           32    'h779ef12                               
  address                      integral           32    'h793c6e61                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    60335                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 60545: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 60585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 60595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 60615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7930     
  dat           integral          32    'h779ef12 
  address       integral          32    'h793c6e61
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 60615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 60615: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 60615: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7801 vs. expected@8082
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 60615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 60615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8082     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h793c6e60
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 60615: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h793c6e60
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 60635: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 60635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7977                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h5902ce3f                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    60635                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 60675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 60745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 60755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 60775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7932     
  dat           integral          32    'h5555aaaa
  address       integral          32    'h5902ce3f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 60775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 60775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 5555aaaa received = 5555aaaa
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 60775: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 60775: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8085     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5902ce3c
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 60795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 60795: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8046                                   
  data                         integral           32    'hae5fb43                               
  address                      integral           32    'h5902ce3f                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    60795                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 61025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7969     
  dat           integral          32    'hae5fb43 
  address       integral          32    'h5902ce3f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 61025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 61025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61045: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7820                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'h5902ce3f                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    61045                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 61225: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 61285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 61295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 61315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7811     
  dat           integral          32    'hae5fb43 
  address       integral          32    'h5902ce3f
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 61315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 61315: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0ae5fb43 received = 0ae5fb43
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 61315: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 61315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7883      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3  
  req_address                integral        32    'h5902ce3c 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'hae5fb43  
  wr_data_snoop              integral        32    'hae5fb43  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61335: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61335: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7885                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h582964b3                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    61335                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 61515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 61585: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 61595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 61615: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8076     
  dat           integral          32    'haaaa5555
  address       integral          32    'h582964b3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 61615: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 61615: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 61615: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 61615: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7806     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h582964b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61635: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7897                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h582964b3                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    61635                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 61675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7812     
  dat           integral          32    'haaaa5555
  address       integral          32    'h582964b3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 61675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 61675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 61675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8056                                   
  data                         integral           32    'h20e7b12                               
  address                      integral           32    'h582964b3                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    61695                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 61815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 61855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 61865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 61885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7970     
  dat           integral          32    'h20e7b12 
  address       integral          32    'h582964b3
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 61885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 61885: reporter [MISCMP] Miscompare for expected.cp_in_cache: lhs = 'h1 : rhs = 'h0
UVM_INFO @ 61885: reporter [MISCMP] 1 Miscompare(s) for object s_packet@7892 vs. expected@7875
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 61885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 61885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7875     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h582964b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 61885: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7892     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h582964b0
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 61905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 61905: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7887                                   
  data                         integral           32    'hdc6b5dd5                              
  address                      integral           32    'he3d5de41                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    61905                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 61945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 62015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 62025: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 62045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'hdc6b5dd5
  address       integral          32    'he3d5de41
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 62045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 62045: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 62045: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7904     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'he3d5de40
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 62065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 62065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8082                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'he3d5de41                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    62065                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 62225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7883     
  dat           integral          32    'hdc6b5dd5
  address       integral          32    'he3d5de41
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 62225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 62225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = dc6b5dd5 received = dc6b5dd5
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 62225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 62245: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 62245: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7842                                   
  data                         integral           32    'haad11eb1                              
  address                      integral           32    'he3d5de41                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    62245                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 62435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 62475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 62485: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 62505: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7882     
  dat           integral          32    'haad11eb1
  address       integral          32    'he3d5de41
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 62505: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 62505: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hdc6b5dd5 : rhs = 'haaaa5555
UVM_INFO @ 62505: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7894 vs. expected@7860
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 62505: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 62505: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7860     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he3d5de40
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hdc6b5dd5
  wr_data_snoop              integral        32    'hdc6b5dd5
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 62505: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7894     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'he3d5de40
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 62525: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 62525: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7839                                   
  data                         integral           32    'h926a94f5                              
  address                      integral           32    'ha5ad62cd                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    62525                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 62745: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 62815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 62825: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 62845: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7959     
  dat           integral          32    'h926a94f5
  address       integral          32    'ha5ad62cd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 62845: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 62845: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 62845: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7808     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'ha5ad62cc
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 62865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 62865: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7878                                   
  data                         integral           32    'h77547208                              
  address                      integral           32    'ha5ad62cd                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    62865                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 63045: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7935     
  dat           integral          32    'h77547208
  address       integral          32    'ha5ad62cd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 63045: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 63045: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 63065: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 63065: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7892                                   
  data                         integral           32    'h5555aaaa                              
  address                      integral           32    'ha5ad62cd                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    63065                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 63285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 63345: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 63355: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 63375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7956     
  dat           integral          32    'h77547208
  address       integral          32    'ha5ad62cd
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 63375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 63375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 77547208 received = 77547208
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 63375: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 63375: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7891      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2  
  req_address                integral        32    'ha5ad62cc 
  bus_req_snoop              integral        4     'h1        
  req_serviced_by            serv_by_t       32    SERV_SNOOP0
  rd_data                    integral        32    'h77547208 
  wr_data_snoop              integral        32    'h77547208 
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 63395: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 63395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7862                                   
  data                         integral           32    'ha7c1c02                               
  address                      integral           32    'h708a4612                              
  request_type                 request_t          1     WRITE_REQ                               
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    63395                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 63595: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 63665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 63675: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 63695: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7981     
  dat           integral          32    'ha7c1c02 
  address       integral          32    'h708a4612
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 63695: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 63695: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 63695: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8043     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h708a4610
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 63715: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 63715: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7804                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h708a4612                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    63715                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 63755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7815     
  dat           integral          32    'ha7c1c02 
  address       integral          32    'h708a4612
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 63755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 63755: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0a7c1c02 received = 0a7c1c02
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 63755: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 63775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 63775: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                   
------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7861                                   
  data                         integral           32    'haaaa5555                              
  address                      integral           32    'h708a4612                              
  request_type                 request_t          1     READ_REQ                                
  access_cache_type            access_cache_t     1     DCACHE_ACC                              
  begin_time                   time               64    63775                                   
  depth                        int                32    'd2                                     
  parent sequence (name)       string             13    mesi_test_seq                           
  parent sequence (full name)  string             40    uvm_test_top.tb.vsequencer.mesi_test_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer        
------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 63815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 63875: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 63885: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 63905: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7810     
  dat           integral          32    'ha7c1c02 
  address       integral          32    'h708a4612
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 63905: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 63905: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = 0a7c1c02 received = 0a7c1c02
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 63905: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 63905: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
--------------------------------------------------------------
Name                         Type            Size  Value      
--------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7884      
  bus_req_type               bus_req_t       32    BUS_RD     
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0  
  req_address                integral        32    'h708a4610 
  bus_req_snoop              integral        4     'h8        
  req_serviced_by            serv_by_t       32    SERV_SNOOP3
  rd_data                    integral        32    'ha7c1c02  
  wr_data_snoop              integral        32    'ha7c1c02  
  snoop_wr_req_flag          integral        1     'h1        
  cp_in_cache                integral        1     'h1        
  shared                     integral        1     'h1        
  service_time               integral        32    'h0        
  proc_evict_dirty_blk_addr  integral        32    'h0        
  proc_evict_dirty_blk_data  integral        32    'h0        
  proc_evict_dirty_blk_flag  integral        1     'h0        
--------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 63925: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 63925: uvm_test_top.tb.vsequencer@@mesi_test_seq [mesi_test_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 63925: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test FAIL
xmsim: *E,ERRSEV (../test/base_test.sv,65): (time 63925 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 2560
UVM_WARNING :    0
UVM_ERROR :   42
UVM_FATAL :    0
** Report counts by id
[MISCMP]    84
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]  1301
[cpu_driver_c]   604
[cpu_monitor_c]     4
[mesi_test]     1
[mesi_test_seq]     3
[system_bus_monitor_c]   601
Simulation complete via $finish(1) at time 63925 NS + 50
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_281e5ea7_1e686a04.ucm (reused)
  data               :  ./cov_work/scope/test/icc_281e5ea7_1e686a04.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 28, 2024 at 19:15:15 CDT  (total: 00:00:06)
