{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573025176780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573025176785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 00:26:16 2019 " "Processing started: Wed Nov 06 00:26:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573025176785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025176785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025176786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573025177105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573025177105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(28) " "Verilog HDL information at top.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573025183745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025183747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monthdaycalc.v 1 1 " "Found 1 design units, including 1 entities, in source file monthdaycalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 monthDayCalc " "Found entity 1: monthDayCalc" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025183752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualsevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file dualsevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualSevenSeg " "Found entity 1: dualSevenSeg" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025183757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025183762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573025183833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(61) " "Verilog HDL assignment warning at top.v(61): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183834 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top.v(62) " "Verilog HDL assignment warning at top.v(62): truncated value with size 32 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183834 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top.v(67) " "Verilog HDL assignment warning at top.v(67): truncated value with size 32 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183834 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(79) " "Verilog HDL assignment warning at top.v(79): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183834 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divide " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divide\"" {  } { { "top.v" "clock_divide" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025183847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(30) " "Verilog HDL assignment warning at clock_divider.v(30): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/clock_divider.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183849 "|top|clock_divider:clock_divide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(40) " "Verilog HDL assignment warning at clock_divider.v(40): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/clock_divider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183849 "|top|clock_divider:clock_divide"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monthDayCalc monthDayCalc:monthDayCalc " "Elaborating entity \"monthDayCalc\" for hierarchy \"monthDayCalc:monthDayCalc\"" {  } { { "top.v" "monthDayCalc" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025183850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monthDayCalc.v(71) " "Verilog HDL assignment warning at monthDayCalc.v(71): truncated value with size 32 to match size of target (4)" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183851 "|top|monthDayCalc:monthDayCalc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 monthDayCalc.v(72) " "Verilog HDL assignment warning at monthDayCalc.v(72): truncated value with size 32 to match size of target (4)" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183851 "|top|monthDayCalc:monthDayCalc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualSevenSeg dualSevenSeg:dualSevenSegMD " "Elaborating entity \"dualSevenSeg\" for hierarchy \"dualSevenSeg:dualSevenSegMD\"" {  } { { "top.v" "dualSevenSegMD" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025183853 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dualSevenSeg.v(12) " "Verilog HDL Case Statement warning at dualSevenSeg.v(12): incomplete case statement has no default case item" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display1 dualSevenSeg.v(12) " "Verilog HDL Always Construct warning at dualSevenSeg.v(12): inferring latch(es) for variable \"display1\", which holds its previous value in one or more paths through the always construct" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "dualSevenSeg.v(27) " "Verilog HDL Case Statement warning at dualSevenSeg.v(27): incomplete case statement has no default case item" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display2 dualSevenSeg.v(27) " "Verilog HDL Always Construct warning at dualSevenSeg.v(27): inferring latch(es) for variable \"display2\", which holds its previous value in one or more paths through the always construct" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[0\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[0\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[1\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[1\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[2\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[2\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[3\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[3\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[4\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[4\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[5\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[5\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[6\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[6\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display2\[7\] dualSevenSeg.v(27) " "Inferred latch for \"display2\[7\]\" at dualSevenSeg.v(27)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[0\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[0\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[1\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[1\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[2\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[2\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[3\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[3\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[4\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[4\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[5\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[5\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[6\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[6\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display1\[7\] dualSevenSeg.v(12) " "Inferred latch for \"display1\[7\]\" at dualSevenSeg.v(12)" {  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025183854 "|top|dualSevenSeg:dualSevenSegMD"}
{ "Warning" "WSGN_SEARCH_FILE" "counted.v 1 1 " "Using design file counted.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counted " "Found entity 1: counted" {  } { { "counted.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/counted.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025183867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573025183867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counted counted:counted " "Elaborating entity \"counted\" for hierarchy \"counted:counted\"" {  } { { "top.v" "counted" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025183868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counted.v(9) " "Verilog HDL assignment warning at counted.v(9): truncated value with size 32 to match size of target (4)" {  } { { "counted.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/counted.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183869 "|top|counted:counted"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counted.v(10) " "Verilog HDL assignment warning at counted.v(10): truncated value with size 32 to match size of target (4)" {  } { { "counted.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/counted.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573025183869 "|top|counted:counted"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Mod2\"" {  } { { "monthDayCalc.v" "Mod2" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Mod0\"" {  } { { "monthDayCalc.v" "Mod0" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Mod3\"" {  } { { "monthDayCalc.v" "Mod3" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Mod1\"" {  } { { "monthDayCalc.v" "Mod1" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Mod4\"" {  } { { "monthDayCalc.v" "Mod4" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Mod5\"" {  } { { "monthDayCalc.v" "Mod5" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "monthDayCalc:monthDayCalc\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"monthDayCalc:monthDayCalc\|Div0\"" {  } { { "monthDayCalc.v" "Div0" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025184206 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573025184206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Mod2\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Mod2 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184240 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekl " "Found entity 1: lpm_divide_ekl" {  } { { "db/lpm_divide_ekl.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/lpm_divide_ekl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4fe " "Found entity 1: alt_u_div_4fe" {  } { { "db/alt_u_div_4fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_4fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Mod0\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Mod0 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184408 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Mod3\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Mod3 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184423 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkl " "Found entity 1: lpm_divide_dkl" {  } { { "db/lpm_divide_dkl.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/lpm_divide_dkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2fe " "Found entity 1: alt_u_div_2fe" {  } { { "db/alt_u_div_2fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_2fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Mod1\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Mod1 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184510 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Mod4\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Mod4 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184527 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkl " "Found entity 1: lpm_divide_fkl" {  } { { "db/lpm_divide_fkl.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/lpm_divide_fkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1fe " "Found entity 1: alt_u_div_1fe" {  } { { "db/alt_u_div_1fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_1fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Mod5\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Mod5 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184619 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monthDayCalc:monthDayCalc\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"monthDayCalc:monthDayCalc\|lpm_divide:Div0\"" {  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025184713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monthDayCalc:monthDayCalc\|lpm_divide:Div0 " "Instantiated megafunction \"monthDayCalc:monthDayCalc\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573025184713 ""}  } { { "monthDayCalc.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/monthDayCalc.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573025184713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573025184755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025184755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[0\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[1\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[2\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[3\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[4\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[5\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display1\[6\] " "Latch dualSevenSeg:dualSevenSegMD\|display1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count\[6\] " "Ports D and ENA on the latch are fed by the same signal count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184937 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[0\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[1\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[2\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[3\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[4\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[5\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegMD\|display2\[6\] " "Latch dualSevenSeg:dualSevenSegMD\|display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal monthDayCalc:monthDayCalc\|lpm_divide:Div0\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[0\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[1\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[2\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[2\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[2\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[2\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[2\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[3\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[4\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[2\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[2\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[5\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display1\[6\] " "Latch dualSevenSeg:dualSevenSegCNT\|display1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter1\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter1\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184938 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[0\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[1\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[2\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[3\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[3\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[3\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[4\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[3\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[3\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[5\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dualSevenSeg:dualSevenSegCNT\|display2\[6\] " "Latch dualSevenSeg:dualSevenSegCNT\|display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mod10_counter2\[1\] " "Ports D and ENA on the latch are fed by the same signal mod10_counter2\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573025184939 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573025184939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573025184940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573025184940 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573025185367 "|top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573025185367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573025185426 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count\[0\] High " "Register count\[0\] will power up to High" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573025185509 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mod10_counter1\[0\] High " "Register mod10_counter1\[0\] will power up to High" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573025185509 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1573025185509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Complete 73 " "Ignored 73 assignments for entity \"Complete\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025185903 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573025185903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025185928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573025186085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573025186085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573025186149 "|top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573025186149 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573025186149 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573025186149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "405 " "Implemented 405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573025186149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573025186149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573025186169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 00:26:26 2019 " "Processing ended: Wed Nov 06 00:26:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573025186169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573025186169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573025186169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573025186169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573025187522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573025187526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 00:26:27 2019 " "Processing started: Wed Nov 06 00:26:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573025187526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573025187526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573025187527 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573025187595 ""}
{ "Info" "0" "" "Project  = Project2" {  } {  } 0 0 "Project  = Project2" 0 0 "Fitter" 0 0 1573025187595 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1573025187595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573025187680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573025187681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573025187688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573025187720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573025187720 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573025187882 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573025187887 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573025187985 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573025187985 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573025187987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573025187987 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573025187988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573025187988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573025187988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573025187988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573025187989 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573025188715 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573025188715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573025188715 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025188720 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573025188720 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573025188723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573025188723 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573025188724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573025188751 ""}  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573025188751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegCNT\|Mux15~0  " "Automatically promoted node dualSevenSeg:dualSevenSegCNT\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573025188752 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573025188752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegCNT\|Mux7~0  " "Automatically promoted node dualSevenSeg:dualSevenSegCNT\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573025188752 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573025188752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegMD\|Mux15~0  " "Automatically promoted node dualSevenSeg:dualSevenSegMD\|Mux15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573025188752 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573025188752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dualSevenSeg:dualSevenSegMD\|Mux7~0  " "Automatically promoted node dualSevenSeg:dualSevenSegMD\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573025188752 ""}  } { { "dualSevenSeg.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/dualSevenSeg.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573025188752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divide\|clock_out  " "Automatically promoted node clock_divider:clock_divide\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[0\] " "Destination node count\[0\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[1\] " "Destination node count\[1\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[2\] " "Destination node count\[2\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[3\] " "Destination node count\[3\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[4\] " "Destination node count\[4\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[5\] " "Destination node count\[5\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count\[6\] " "Destination node count\[6\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mod10_counter1\[2\] " "Destination node mod10_counter1\[2\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mod10_counter1\[3\] " "Destination node mod10_counter1\[3\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mod10_counter2\[2\] " "Destination node mod10_counter2\[2\]" {  } { { "top.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/top.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573025188752 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1573025188752 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573025188752 ""}  } { { "clock_divider.v" "" { Text "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/clock_divider.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573025188752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573025189125 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573025189125 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573025189125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573025189126 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573025189126 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573025189127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573025189127 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573025189127 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573025189153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573025189153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573025189153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573025189254 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1573025189254 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573025189254 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573025189259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573025190194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573025190325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573025190345 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573025192164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573025192164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573025192679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573025194128 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573025194128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573025196885 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573025196885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573025196888 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573025197057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573025197065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573025197398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573025197399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573025197883 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573025198731 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1573025198961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/peski/OneDrive/Documents/DigitalLogic/Project 2/Project2DigitalLogic/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573025199027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6146 " "Peak virtual memory: 6146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573025199463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 00:26:39 2019 " "Processing ended: Wed Nov 06 00:26:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573025199463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573025199463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573025199463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573025199463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573025200734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573025200739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 00:26:40 2019 " "Processing started: Wed Nov 06 00:26:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573025200739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573025200739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573025200739 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1573025200959 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573025202405 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573025202524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573025203350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 00:26:43 2019 " "Processing ended: Wed Nov 06 00:26:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573025203350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573025203350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573025203350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573025203350 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573025203940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573025204507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573025204513 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 00:26:44 2019 " "Processing started: Wed Nov 06 00:26:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573025204513 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573025204513 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c top " "Command: quartus_sta Project2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573025204513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573025204585 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Complete 73 " "Ignored 73 assignments for entity \"Complete\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity Complete " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity Complete was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1573025204637 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1573025204637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573025204826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573025204826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025204856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025204856 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573025205053 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573025205070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205070 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clock_divide\|clock_out clock_divider:clock_divide\|clock_out " "create_clock -period 1.000 -name clock_divider:clock_divide\|clock_out clock_divider:clock_divide\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573025205072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573025205072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_CLK_10 ADC_CLK_10 " "create_clock -period 1.000 -name ADC_CLK_10 ADC_CLK_10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573025205072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573025205072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod10_counter1\[1\] mod10_counter1\[1\] " "create_clock -period 1.000 -name mod10_counter1\[1\] mod10_counter1\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573025205072 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod10_counter2\[1\] mod10_counter2\[1\] " "create_clock -period 1.000 -name mod10_counter2\[1\] mod10_counter2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573025205072 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573025205072 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datac  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datac  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205075 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573025205075 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573025205077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573025205078 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573025205079 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573025205089 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1573025205097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573025205100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.276 " "Worst-case setup slack is -31.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.276            -383.187 SW\[9\]  " "  -31.276            -383.187 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.723             -44.283 clock_divider:clock_divide\|clock_out  " "   -5.723             -44.283 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.489             -55.523 ADC_CLK_10  " "   -4.489             -55.523 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.153             -19.564 mod10_counter2\[1\]  " "   -3.153             -19.564 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926             -19.125 mod10_counter1\[1\]  " "   -2.926             -19.125 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -0.359 KEY\[0\]  " "   -0.217              -0.359 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clock_divider:clock_divide\|clock_out  " "    0.349               0.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 SW\[9\]  " "    0.622               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 ADC_CLK_10  " "    0.646               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 KEY\[0\]  " "    0.786               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 mod10_counter2\[1\]  " "    1.192               0.000 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.676               0.000 mod10_counter1\[1\]  " "    1.676               0.000 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.910 " "Worst-case recovery slack is -2.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.910             -36.397 clock_divider:clock_divide\|clock_out  " "   -2.910             -36.397 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.804 " "Worst-case removal slack is 1.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.804               0.000 clock_divider:clock_divide\|clock_out  " "    1.804               0.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.460 " "Worst-case minimum pulse width slack is -10.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.460           -4916.404 SW\[9\]  " "  -10.460           -4916.404 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 ADC_CLK_10  " "   -3.000             -38.075 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 KEY\[0\]  " "   -3.000              -5.806 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 clock_divider:clock_divide\|clock_out  " "   -1.403             -22.448 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 mod10_counter1\[1\]  " "    0.377               0.000 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 mod10_counter2\[1\]  " "    0.430               0.000 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205119 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573025205128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573025205148 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573025205657 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datac  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datac  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573025205726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573025205729 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573025205741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.764 " "Worst-case setup slack is -28.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.764            -351.457 SW\[9\]  " "  -28.764            -351.457 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.160             -39.403 clock_divider:clock_divide\|clock_out  " "   -5.160             -39.403 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034             -48.431 ADC_CLK_10  " "   -4.034             -48.431 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.926             -17.978 mod10_counter2\[1\]  " "   -2.926             -17.978 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741             -18.048 mod10_counter1\[1\]  " "   -2.741             -18.048 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.160 KEY\[0\]  " "   -0.117              -0.160 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clock_divider:clock_divide\|clock_out  " "    0.313               0.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 ADC_CLK_10  " "    0.596               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 SW\[9\]  " "    0.599               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 KEY\[0\]  " "    0.734               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 mod10_counter2\[1\]  " "    1.160               0.000 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599               0.000 mod10_counter1\[1\]  " "    1.599               0.000 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.640 " "Worst-case recovery slack is -2.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640             -32.887 clock_divider:clock_divide\|clock_out  " "   -2.640             -32.887 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.668 " "Worst-case removal slack is 1.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 clock_divider:clock_divide\|clock_out  " "    1.668               0.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -9.367 " "Worst-case minimum pulse width slack is -9.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.367           -4424.393 SW\[9\]  " "   -9.367           -4424.393 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.075 ADC_CLK_10  " "   -3.000             -38.075 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 KEY\[0\]  " "   -3.000              -5.806 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -22.448 clock_divider:clock_divide\|clock_out  " "   -1.403             -22.448 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 mod10_counter1\[1\]  " "    0.340               0.000 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 mod10_counter2\[1\]  " "    0.463               0.000 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205758 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573025205767 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datac  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[27\]~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|StageOut\[28\]~51  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Div0\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[27\]~55  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[28\]~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datac  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[32\]~56  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[36\]~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[37\]~49  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datad  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|StageOut\[38\]~50  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout " "Cell: monthDayCalc\|Mod5\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[1\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[2\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[2\]~36  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[2\]~36  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~29  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~29  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[3\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~23  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[4\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: monthDayCalc\|dayData\[4\]~24  from: datad  to: combout " "Cell: monthDayCalc\|dayData\[4\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573025205922 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573025205922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573025205924 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573025205928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.625 " "Worst-case setup slack is -13.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.625            -164.158 SW\[9\]  " "  -13.625            -164.158 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044             -12.359 clock_divider:clock_divide\|clock_out  " "   -2.044             -12.359 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454             -11.164 ADC_CLK_10  " "   -1.454             -11.164 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169              -6.489 mod10_counter2\[1\]  " "   -1.169              -6.489 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038              -6.375 mod10_counter1\[1\]  " "   -1.038              -6.375 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 KEY\[0\]  " "    0.510               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clock_divider:clock_divide\|clock_out  " "    0.153               0.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 ADC_CLK_10  " "    0.249               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 KEY\[0\]  " "    0.310               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 mod10_counter2\[1\]  " "    0.429               0.000 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 mod10_counter1\[1\]  " "    0.518               0.000 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 SW\[9\]  " "    0.869               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.396 " "Worst-case recovery slack is -1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396             -17.020 clock_divider:clock_divide\|clock_out  " "   -1.396             -17.020 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.200 " "Worst-case removal slack is 1.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.200               0.000 clock_divider:clock_divide\|clock_out  " "    1.200               0.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.248 " "Worst-case minimum pulse width slack is -4.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.248           -1619.353 SW\[9\]  " "   -4.248           -1619.353 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.776 ADC_CLK_10  " "   -3.000             -28.776 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.300 KEY\[0\]  " "   -3.000              -5.300 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 clock_divider:clock_divide\|clock_out  " "   -1.000             -16.000 clock_divider:clock_divide\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 mod10_counter2\[1\]  " "    0.370               0.000 mod10_counter2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 mod10_counter1\[1\]  " "    0.435               0.000 mod10_counter1\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573025205946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573025205946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573025206721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573025206721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 80 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573025206838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 00:26:46 2019 " "Processing ended: Wed Nov 06 00:26:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573025206838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573025206838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573025206838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573025206838 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 272 s " "Quartus Prime Full Compilation was successful. 0 errors, 272 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573025207505 ""}
