Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 17:43:35 2024
| Host         : eecs-digital-24 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (824)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (566)
5. checking no_input_delay (6)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (824)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: state_tl_reg[0]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: state_tl_reg[1]/Q (HIGH)

 There are 566 register/latch pins with no clock driven by root clock pin: state_tl_reg[2]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: transmit_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (566)
--------------------------------------------------
 There are 566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.923        0.000                      0                 2781        0.073        0.000                      0                 2781        2.750        0.000                       0                  1026  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                2.923        0.000                      0                 2781        0.073        0.000                      0                 2781        2.750        0.000                       0                  1026  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        2.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 nn_loop/outer_N_loop/count_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nn_loop/A_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 3.980ns (57.192%)  route 2.979ns (42.808%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1025, unplaced)      0.584     2.920    nn_loop/outer_N_loop/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  nn_loop/outer_N_loop/count_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  nn_loop/outer_N_loop/count_out_reg[0]/Q
                         net (fo=24, unplaced)        0.730     4.106    nn_loop/outer_N_idx[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     4.933 r  nn_loop/A_addr1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.942    nn_loop/A_addr1_carry_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.056 r  nn_loop/A_addr1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.056    nn_loop/A_addr1_carry__0_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.404 r  nn_loop/A_addr1_carry__1/O[1]
                         net (fo=3, unplaced)         0.330     5.734    nn_loop/outer_N_loop/A_addr1__54_carry__1_0[1]
                         LUT3 (Prop_lut3_I1_O)        0.306     6.040 f  nn_loop/outer_N_loop/A_addr1__54_carry__0_i_9/O
                         net (fo=3, unplaced)         0.467     6.507    nn_loop/outer_N_loop/A_addr1__54_carry__0_i_9_n_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.631 r  nn_loop/outer_N_loop/A_addr1__54_carry__0_i_1/O
                         net (fo=2, unplaced)         0.460     7.091    nn_loop/outer_N_loop/count_out_reg[2]_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.124     7.215 r  nn_loop/outer_N_loop/A_addr1__54_carry__0_i_5/O
                         net (fo=1, unplaced)         0.000     7.215    nn_loop/outer_N_loop_n_42
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.616 r  nn_loop/A_addr1__54_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.616    nn_loop/A_addr1__54_carry__0_n_1
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.851 r  nn_loop/A_addr1__54_carry__1/O[0]
                         net (fo=1, unplaced)         0.983     8.834    nn_loop/inner_k_loop/A_addr1[11]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     9.531 r  nn_loop/inner_k_loop/A_addr_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.531    nn_loop/outer_N_loop/CO[0]
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.879 r  nn_loop/outer_N_loop/A_addr_reg[14]_i_2/O[1]
                         net (fo=1, unplaced)         0.000     9.879    nn_loop/A_addr0[13]
                         FDRE                                         r  nn_loop/A_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1025, unplaced)      0.439    12.660    nn_loop/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  nn_loop/A_addr_reg[13]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.062    12.802    nn_loop/A_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  2.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 done_dec_pipeline/hcount_pipe_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            done_dec_pipeline/hcount_pipe_reg[2][0]_srl2___done_nn_pipeline_hcount_pipe_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1025, unplaced)      0.114     0.686    done_dec_pipeline/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  done_dec_pipeline/hcount_pipe_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  done_dec_pipeline/hcount_pipe_reg[0][0]/Q
                         net (fo=1, unplaced)         0.141     0.967    done_dec_pipeline/hcount_pipe_reg_n_1_[0][0]
                         SRL16E                                       r  done_dec_pipeline/hcount_pipe_reg[2][0]_srl2___done_nn_pipeline_hcount_pipe_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1025, unplaced)      0.259     1.039    done_dec_pipeline/clk_100mhz_IBUF_BUFG
                         SRL16E                                       r  done_dec_pipeline/hcount_pipe_reg[2][0]_srl2___done_nn_pipeline_hcount_pipe_reg_r_0/CLK
                         clock pessimism             -0.208     0.831    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.895    done_dec_pipeline/hcount_pipe_reg[2][0]_srl2___done_nn_pipeline_hcount_pipe_reg_r_0
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                audio_bram/BRAM_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750                pt_bram/BRAM_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750                pt_bram/BRAM_reg_0_15_0_0/DP/CLK



