<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1192" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1192{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1192{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1192{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1192{left:69px;bottom:572px;letter-spacing:0.13px;}
#t5_1192{left:151px;bottom:572px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t6_1192{left:69px;bottom:523px;letter-spacing:-0.09px;}
#t7_1192{left:154px;bottom:523px;letter-spacing:-0.09px;}
#t8_1192{left:69px;bottom:500px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t9_1192{left:502px;bottom:507px;}
#ta_1192{left:517px;bottom:500px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tb_1192{left:69px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_1192{left:69px;bottom:467px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#td_1192{left:69px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#te_1192{left:69px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1192{left:69px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_1192{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_1192{left:69px;bottom:377px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_1192{left:69px;bottom:350px;}
#tj_1192{left:95px;bottom:354px;letter-spacing:-0.17px;}
#tk_1192{left:132px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1192{left:69px;bottom:327px;}
#tm_1192{left:95px;bottom:331px;letter-spacing:-0.17px;}
#tn_1192{left:157px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_1192{left:69px;bottom:308px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tp_1192{left:69px;bottom:291px;letter-spacing:-0.13px;}
#tq_1192{left:282px;bottom:1086px;letter-spacing:0.15px;word-spacing:-0.02px;}
#tr_1192{left:76px;bottom:1063px;letter-spacing:-0.14px;}
#ts_1192{left:153px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tt_1192{left:237px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tu_1192{left:525px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tv_1192{left:92px;bottom:1039px;letter-spacing:-0.1px;}
#tw_1192{left:139px;bottom:1039px;letter-spacing:-0.15px;}
#tx_1192{left:236px;bottom:1039px;letter-spacing:-0.14px;}
#ty_1192{left:304px;bottom:1039px;letter-spacing:-0.11px;}
#tz_1192{left:88px;bottom:1014px;letter-spacing:-0.11px;}
#t10_1192{left:139px;bottom:1014px;letter-spacing:-0.14px;}
#t11_1192{left:139px;bottom:998px;letter-spacing:-0.12px;}
#t12_1192{left:236px;bottom:1014px;}
#t13_1192{left:304px;bottom:1014px;letter-spacing:-0.12px;}
#t14_1192{left:304px;bottom:993px;letter-spacing:-0.11px;}
#t15_1192{left:304px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t16_1192{left:304px;bottom:959px;letter-spacing:-0.11px;}
#t17_1192{left:304px;bottom:943px;letter-spacing:-0.11px;}
#t18_1192{left:304px;bottom:926px;letter-spacing:-0.11px;}
#t19_1192{left:304px;bottom:909px;letter-spacing:-0.11px;}
#t1a_1192{left:304px;bottom:888px;letter-spacing:-0.11px;}
#t1b_1192{left:304px;bottom:871px;letter-spacing:-0.12px;}
#t1c_1192{left:304px;bottom:854px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t1d_1192{left:304px;bottom:837px;letter-spacing:-0.11px;}
#t1e_1192{left:84px;bottom:813px;letter-spacing:-0.13px;}
#t1f_1192{left:139px;bottom:813px;letter-spacing:-0.13px;}
#t1g_1192{left:236px;bottom:813px;}
#t1h_1192{left:304px;bottom:813px;letter-spacing:-0.12px;}
#t1i_1192{left:304px;bottom:791px;letter-spacing:-0.11px;}
#t1j_1192{left:304px;bottom:774px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#t1k_1192{left:304px;bottom:758px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1l_1192{left:304px;bottom:741px;letter-spacing:-0.11px;}
#t1m_1192{left:304px;bottom:724px;letter-spacing:-0.12px;}
#t1n_1192{left:304px;bottom:703px;letter-spacing:-0.11px;}
#t1o_1192{left:304px;bottom:686px;letter-spacing:-0.11px;word-spacing:-0.25px;}
#t1p_1192{left:304px;bottom:669px;letter-spacing:-0.11px;}
#t1q_1192{left:304px;bottom:648px;letter-spacing:-0.11px;}
#t1r_1192{left:304px;bottom:631px;letter-spacing:-0.11px;}
#t1s_1192{left:279px;bottom:246px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t1t_1192{left:98px;bottom:224px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1u_1192{left:335px;bottom:224px;letter-spacing:-0.12px;}
#t1v_1192{left:675px;bottom:224px;letter-spacing:-0.13px;}
#t1w_1192{left:78px;bottom:199px;letter-spacing:-0.12px;}
#t1x_1192{left:197px;bottom:199px;letter-spacing:-0.11px;}
#t1y_1192{left:197px;bottom:182px;letter-spacing:-0.11px;}
#t1z_1192{left:553px;bottom:199px;letter-spacing:-0.12px;}
#t20_1192{left:96px;bottom:158px;letter-spacing:-0.12px;}
#t21_1192{left:108px;bottom:141px;letter-spacing:-0.14px;}
#t22_1192{left:197px;bottom:158px;letter-spacing:-0.11px;}
#t23_1192{left:197px;bottom:141px;letter-spacing:-0.12px;}
#t24_1192{left:553px;bottom:158px;letter-spacing:-0.12px;}

.s1_1192{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1192{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1192{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1192{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1192{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_1192{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1192{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_1192{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s9_1192{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_1192{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sb_1192{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1192" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1192Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1192" style="-webkit-user-select: none;"><object width="935" height="1210" data="1192/1192.svg" type="image/svg+xml" id="pdf1192" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1192" class="t s1_1192">33-24 </span><span id="t2_1192" class="t s1_1192">Vol. 3C </span>
<span id="t3_1192" class="t s2_1192">INTEL® PROCESSOR TRACE </span>
<span id="t4_1192" class="t s3_1192">33.2.9 </span><span id="t5_1192" class="t s3_1192">Interaction of Intel® Processor Trace and Other Processor Features </span>
<span id="t6_1192" class="t s4_1192">33.2.9.1 </span><span id="t7_1192" class="t s4_1192">Intel® Transactional Synchronization Extensions (Intel® TSX) </span>
<span id="t8_1192" class="t s5_1192">The operation of Intel TSX is described in Chapter 14 of the Intel </span>
<span id="t9_1192" class="t s6_1192">® </span>
<span id="ta_1192" class="t s5_1192">64 and IA-32 Architectures Software Developer’s </span>
<span id="tb_1192" class="t s5_1192">Manual, Volume 1. For tracing purpose, packet generation does not distinguish between hardware lock elision </span>
<span id="tc_1192" class="t s5_1192">(HLE) and restricted transactional memory (RTM), but speculative execution does have impacts on the trace </span>
<span id="td_1192" class="t s5_1192">output. Specifically, packets are generated as instructions complete, even for instructions in a transactional region </span>
<span id="te_1192" class="t s5_1192">that is later aborted. For this reason, debugging software will need indication of the beginning and end of a trans- </span>
<span id="tf_1192" class="t s5_1192">actional region; this will allow software to understand when instructions are part of a transactional region and </span>
<span id="tg_1192" class="t s5_1192">whether that region has been committed. </span>
<span id="th_1192" class="t s5_1192">To enable this, TSX information is included in a MODE packet leaf. The mode bits in the leaf are: </span>
<span id="ti_1192" class="t s7_1192">• </span><span id="tj_1192" class="t s8_1192">InTX</span><span id="tk_1192" class="t s5_1192">: Set to 1 on an TSX transaction begin, and cleared on transaction commit or abort. </span>
<span id="tl_1192" class="t s7_1192">• </span><span id="tm_1192" class="t s8_1192">TXAbort</span><span id="tn_1192" class="t s5_1192">: Set to 1 only when InTX transitions from 1 to 0 on an abort. Cleared otherwise. </span>
<span id="to_1192" class="t s5_1192">If BranchEn=1, this MODE packet will be sent each time the transaction status changes. See Table 33-10 for </span>
<span id="tp_1192" class="t s5_1192">details. </span>
<span id="tq_1192" class="t s9_1192">Table 33-9. IA32_RTIT_OUTPUT_MASK_PTRS MSR </span>
<span id="tr_1192" class="t sa_1192">Position </span><span id="ts_1192" class="t sa_1192">Bit Name </span><span id="tt_1192" class="t sa_1192">At Reset </span><span id="tu_1192" class="t sa_1192">Bit Description </span>
<span id="tv_1192" class="t sb_1192">6:0 </span><span id="tw_1192" class="t sb_1192">LowerMask </span><span id="tx_1192" class="t sb_1192">7FH </span><span id="ty_1192" class="t sb_1192">Forced to 1, writes are ignored. </span>
<span id="tz_1192" class="t sb_1192">31:7 </span><span id="t10_1192" class="t sb_1192">MaskOrTableO </span>
<span id="t11_1192" class="t sb_1192">ffset </span>
<span id="t12_1192" class="t sb_1192">0 </span><span id="t13_1192" class="t sb_1192">The use of this field depends on the value of IA32_RTIT_CTL.ToPA: </span>
<span id="t14_1192" class="t sb_1192">0: This field holds bits 31:7 of the mask value for the single, contiguous physical output </span>
<span id="t15_1192" class="t sb_1192">region. The size of this field indicates that regions can be of size 128B up to 4GB. This value </span>
<span id="t16_1192" class="t sb_1192">(combined with the lower 7 bits, which are reserved to 1) will be ANDed with the </span>
<span id="t17_1192" class="t sb_1192">OutputOffset field to determine the next write address. All 1s in this field should be </span>
<span id="t18_1192" class="t sb_1192">consecutive and starting at bit 7, otherwise the region will not be contiguous, and an </span>
<span id="t19_1192" class="t sb_1192">operational error (Section 33.3.10) will be signaled when TraceEn is set. </span>
<span id="t1a_1192" class="t sb_1192">1: This field holds bits 27:3 of the offset pointer into the current ToPA table. This value can </span>
<span id="t1b_1192" class="t sb_1192">be added to the IA32_RTIT_OUTPUT_BASE value to produce a pointer to the current ToPA </span>
<span id="t1c_1192" class="t sb_1192">table entry, which itself is a pointer to the current output region. In this scenario, the lower 7 </span>
<span id="t1d_1192" class="t sb_1192">reserved bits are ignored. This field supports tables up to 256 MBytes in size. </span>
<span id="t1e_1192" class="t sb_1192">63:32 </span><span id="t1f_1192" class="t sb_1192">OutputOffset </span><span id="t1g_1192" class="t sb_1192">0 </span><span id="t1h_1192" class="t sb_1192">The use of this field depends on the value of IA32_RTIT_CTL.ToPA: </span>
<span id="t1i_1192" class="t sb_1192">0: This is bits 31:0 of the offset pointer into the single, contiguous physical output region. </span>
<span id="t1j_1192" class="t sb_1192">This value will be added to the IA32_RTIT_OUTPUT_BASE value to form the physical address </span>
<span id="t1k_1192" class="t sb_1192">at which the next byte of packet output data will be written. This value must be less than or </span>
<span id="t1l_1192" class="t sb_1192">equal to the MaskOrTableOffset field, otherwise an operational error (Section 33.3.10) will </span>
<span id="t1m_1192" class="t sb_1192">be signaled when TraceEn is set. </span>
<span id="t1n_1192" class="t sb_1192">1: This field holds bits 31:0 of the offset pointer into the current ToPA output region. This </span>
<span id="t1o_1192" class="t sb_1192">value will be added to the output region base field, found in the current ToPA table entry, to </span>
<span id="t1p_1192" class="t sb_1192">form the physical address at which the next byte of trace output data will be written. </span>
<span id="t1q_1192" class="t sb_1192">This value must be less than the ToPA entry size, otherwise an operational error (Section </span>
<span id="t1r_1192" class="t sb_1192">33.3.10) will be signaled when TraceEn is set. </span>
<span id="t1s_1192" class="t s9_1192">Table 33-10. TSX Packet Scenarios with BranchEn=1 </span>
<span id="t1t_1192" class="t sa_1192">TSX Event </span><span id="t1u_1192" class="t sa_1192">Instruction </span><span id="t1v_1192" class="t sa_1192">Packets </span>
<span id="t1w_1192" class="t sb_1192">Transaction Begin </span><span id="t1x_1192" class="t sb_1192">Either XBEGIN or XACQUIRE lock (the latter if executed </span>
<span id="t1y_1192" class="t sb_1192">transactionally) </span>
<span id="t1z_1192" class="t sb_1192">MODE(TXAbort=0, InTX=1), FUP(CurrentIP) </span>
<span id="t20_1192" class="t sb_1192">Transaction </span>
<span id="t21_1192" class="t sb_1192">Commit </span>
<span id="t22_1192" class="t sb_1192">Either XEND or XRELEASE lock, if transactional execution </span>
<span id="t23_1192" class="t sb_1192">ends. This happens only on the outermost commit </span>
<span id="t24_1192" class="t sb_1192">MODE(TXAbort=0, InTX=0), FUP(CurrentIP) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
