
optiboot_attiny87.elf:     Dateiformat elf32-avr

Sektionen:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00001fd2  000002e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000252  00001d80  00001d80  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00001ffe  00001ffe  000002e6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .stab         00000de0  00000000  00000000  000002e8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000faf  00000000  00000000  000010c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00002077  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00001d80 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
    1d80:	01 c0       	rjmp	.+2      	; 0x1d84 <main>
    1d82:	1e c1       	rjmp	.+572    	; 0x1fc0 <do_spm>

00001d84 <main>:
    1d84:	11 24       	eor	r1, r1
    1d86:	84 b7       	in	r24, 0x34	; 52
    1d88:	88 23       	and	r24, r24
    1d8a:	71 f0       	breq	.+28     	; 0x1da8 <main+0x24>
    1d8c:	98 2f       	mov	r25, r24
    1d8e:	9a 70       	andi	r25, 0x0A	; 10
    1d90:	92 30       	cpi	r25, 0x02	; 2
    1d92:	51 f0       	breq	.+20     	; 0x1da8 <main+0x24>
    1d94:	81 ff       	sbrs	r24, 1
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <main+0x18>
    1d98:	97 ef       	ldi	r25, 0xF7	; 247
    1d9a:	94 bf       	out	0x34, r25	; 52
    1d9c:	28 2e       	mov	r2, r24
    1d9e:	80 e0       	ldi	r24, 0x00	; 0
    1da0:	fa d0       	rcall	.+500    	; 0x1f96 <watchdogConfig>
    1da2:	e0 e1       	ldi	r30, 0x10	; 16
    1da4:	ff 27       	eor	r31, r31
    1da6:	09 94       	ijmp
    1da8:	85 e0       	ldi	r24, 0x05	; 5
    1daa:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__DATA_REGION_ORIGIN__+0x21>
    1dae:	80 e8       	ldi	r24, 0x80	; 128
    1db0:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__DATA_REGION_ORIGIN__+0x68>
    1db4:	80 e1       	ldi	r24, 0x10	; 16
    1db6:	80 93 cd 00 	sts	0x00CD, r24	; 0x8000cd <__DATA_REGION_ORIGIN__+0x6d>
    1dba:	88 e8       	ldi	r24, 0x88	; 136
    1dbc:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__DATA_REGION_ORIGIN__+0x6c>
    1dc0:	8f e0       	ldi	r24, 0x0F	; 15
    1dc2:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__DATA_REGION_ORIGIN__+0x68>
    1dc6:	10 92 d2 00 	sts	0x00D2, r1	; 0x8000d2 <__DATA_REGION_ORIGIN__+0x72>
    1dca:	8e e0       	ldi	r24, 0x0E	; 14
    1dcc:	e4 d0       	rcall	.+456    	; 0x1f96 <watchdogConfig>
    1dce:	0b 9a       	sbi	0x01, 3	; 1
    1dd0:	86 e0       	ldi	r24, 0x06	; 6
    1dd2:	20 e3       	ldi	r18, 0x30	; 48
    1dd4:	3c ef       	ldi	r19, 0xFC	; 252
    1dd6:	91 e0       	ldi	r25, 0x01	; 1
    1dd8:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    1ddc:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
    1de0:	96 bb       	out	0x16, r25	; 22
    1de2:	b0 9b       	sbis	0x16, 0	; 22
    1de4:	fe cf       	rjmp	.-4      	; 0x1de2 <main+0x5e>
    1de6:	03 9a       	sbi	0x00, 3	; 0
    1de8:	a8 95       	wdr
    1dea:	40 91 c9 00 	lds	r20, 0x00C9	; 0x8000c9 <__DATA_REGION_ORIGIN__+0x69>
    1dee:	40 fd       	sbrc	r20, 0
    1df0:	02 c0       	rjmp	.+4      	; 0x1df6 <main+0x72>
    1df2:	81 50       	subi	r24, 0x01	; 1
    1df4:	89 f7       	brne	.-30     	; 0x1dd8 <main+0x54>
    1df6:	cc 24       	eor	r12, r12
    1df8:	c3 94       	inc	r12
    1dfa:	25 e0       	ldi	r18, 0x05	; 5
    1dfc:	b2 2e       	mov	r11, r18
    1dfe:	3f eb       	ldi	r19, 0xBF	; 191
    1e00:	e3 2e       	mov	r14, r19
    1e02:	3e e0       	ldi	r19, 0x0E	; 14
    1e04:	f3 2e       	mov	r15, r19
    1e06:	8f 2d       	mov	r24, r15
    1e08:	80 6c       	ori	r24, 0xC0	; 192
    1e0a:	a8 2e       	mov	r10, r24
    1e0c:	b8 d0       	rcall	.+368    	; 0x1f7e <getch>
    1e0e:	81 34       	cpi	r24, 0x41	; 65
    1e10:	71 f4       	brne	.+28     	; 0x1e2e <main+0xaa>
    1e12:	b5 d0       	rcall	.+362    	; 0x1f7e <getch>
    1e14:	18 2f       	mov	r17, r24
    1e16:	c5 d0       	rcall	.+394    	; 0x1fa2 <verifySpace>
    1e18:	12 38       	cpi	r17, 0x82	; 130
    1e1a:	11 f4       	brne	.+4      	; 0x1e20 <main+0x9c>
    1e1c:	82 e0       	ldi	r24, 0x02	; 2
    1e1e:	05 c0       	rjmp	.+10     	; 0x1e2a <main+0xa6>
    1e20:	11 38       	cpi	r17, 0x81	; 129
    1e22:	11 f4       	brne	.+4      	; 0x1e28 <main+0xa4>
    1e24:	88 e0       	ldi	r24, 0x08	; 8
    1e26:	01 c0       	rjmp	.+2      	; 0x1e2a <main+0xa6>
    1e28:	83 e0       	ldi	r24, 0x03	; 3
    1e2a:	a2 d0       	rcall	.+324    	; 0x1f70 <putch>
    1e2c:	9e c0       	rjmp	.+316    	; 0x1f6a <main+0x1e6>
    1e2e:	82 34       	cpi	r24, 0x42	; 66
    1e30:	11 f4       	brne	.+4      	; 0x1e36 <main+0xb2>
    1e32:	84 e1       	ldi	r24, 0x14	; 20
    1e34:	03 c0       	rjmp	.+6      	; 0x1e3c <main+0xb8>
    1e36:	85 34       	cpi	r24, 0x45	; 69
    1e38:	19 f4       	brne	.+6      	; 0x1e40 <main+0xbc>
    1e3a:	85 e0       	ldi	r24, 0x05	; 5
    1e3c:	ba d0       	rcall	.+372    	; 0x1fb2 <getNch>
    1e3e:	95 c0       	rjmp	.+298    	; 0x1f6a <main+0x1e6>
    1e40:	85 35       	cpi	r24, 0x55	; 85
    1e42:	39 f4       	brne	.+14     	; 0x1e52 <main+0xce>
    1e44:	9c d0       	rcall	.+312    	; 0x1f7e <getch>
    1e46:	c8 2f       	mov	r28, r24
    1e48:	9a d0       	rcall	.+308    	; 0x1f7e <getch>
    1e4a:	d8 2f       	mov	r29, r24
    1e4c:	cc 0f       	add	r28, r28
    1e4e:	dd 1f       	adc	r29, r29
    1e50:	8b c0       	rjmp	.+278    	; 0x1f68 <main+0x1e4>
    1e52:	86 35       	cpi	r24, 0x56	; 86
    1e54:	21 f4       	brne	.+8      	; 0x1e5e <main+0xda>
    1e56:	84 e0       	ldi	r24, 0x04	; 4
    1e58:	ac d0       	rcall	.+344    	; 0x1fb2 <getNch>
    1e5a:	80 e0       	ldi	r24, 0x00	; 0
    1e5c:	e6 cf       	rjmp	.-52     	; 0x1e2a <main+0xa6>
    1e5e:	84 36       	cpi	r24, 0x64	; 100
    1e60:	09 f0       	breq	.+2      	; 0x1e64 <main+0xe0>
    1e62:	4c c0       	rjmp	.+152    	; 0x1efc <main+0x178>
    1e64:	8c d0       	rcall	.+280    	; 0x1f7e <getch>
    1e66:	8b d0       	rcall	.+278    	; 0x1f7e <getch>
    1e68:	18 2f       	mov	r17, r24
    1e6a:	89 d0       	rcall	.+274    	; 0x1f7e <getch>
    1e6c:	08 2f       	mov	r16, r24
    1e6e:	81 2c       	mov	r8, r1
    1e70:	99 24       	eor	r9, r9
    1e72:	93 94       	inc	r9
    1e74:	84 d0       	rcall	.+264    	; 0x1f7e <getch>
    1e76:	f4 01       	movw	r30, r8
    1e78:	81 93       	st	Z+, r24
    1e7a:	4f 01       	movw	r8, r30
    1e7c:	1e 13       	cpse	r17, r30
    1e7e:	fa cf       	rjmp	.-12     	; 0x1e74 <main+0xf0>
    1e80:	90 d0       	rcall	.+288    	; 0x1fa2 <verifySpace>
    1e82:	20 97       	sbiw	r28, 0x00	; 0
    1e84:	f1 f4       	brne	.+60     	; 0x1ec2 <main+0x13e>
    1e86:	30 91 00 01 	lds	r19, 0x0100	; 0x800100 <_edata>
    1e8a:	30 93 04 02 	sts	0x0204, r19	; 0x800204 <_edata+0x104>
    1e8e:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <_edata+0x1>
    1e92:	20 93 05 02 	sts	0x0205, r18	; 0x800205 <_edata+0x105>
    1e96:	a0 92 01 01 	sts	0x0101, r10	; 0x800101 <_edata+0x1>
    1e9a:	40 91 20 01 	lds	r20, 0x0120	; 0x800120 <_edata+0x20>
    1e9e:	40 93 06 02 	sts	0x0206, r20	; 0x800206 <_edata+0x106>
    1ea2:	40 91 21 01 	lds	r20, 0x0121	; 0x800121 <_edata+0x21>
    1ea6:	40 93 07 02 	sts	0x0207, r20	; 0x800207 <_edata+0x107>
    1eaa:	83 2f       	mov	r24, r19
    1eac:	92 2f       	mov	r25, r18
    1eae:	40 97       	sbiw	r24, 0x10	; 16
    1eb0:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <_edata+0x20>
    1eb4:	89 2f       	mov	r24, r25
    1eb6:	8f 70       	andi	r24, 0x0F	; 15
    1eb8:	80 6c       	ori	r24, 0xC0	; 192
    1eba:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <_edata+0x21>
    1ebe:	e0 92 00 01 	sts	0x0100, r14	; 0x800100 <_edata>
    1ec2:	05 34       	cpi	r16, 0x45	; 69
    1ec4:	09 f4       	brne	.+2      	; 0x1ec8 <main+0x144>
    1ec6:	ff cf       	rjmp	.-2      	; 0x1ec6 <main+0x142>
    1ec8:	83 e0       	ldi	r24, 0x03	; 3
    1eca:	fe 01       	movw	r30, r28
    1ecc:	87 bf       	out	0x37, r24	; 55
    1ece:	e8 95       	spm
    1ed0:	07 b6       	in	r0, 0x37	; 55
    1ed2:	00 fc       	sbrc	r0, 0
    1ed4:	fd cf       	rjmp	.-6      	; 0x1ed0 <main+0x14c>
    1ed6:	a0 e0       	ldi	r26, 0x00	; 0
    1ed8:	b1 e0       	ldi	r27, 0x01	; 1
    1eda:	fe 01       	movw	r30, r28
    1edc:	8d 91       	ld	r24, X+
    1ede:	9d 91       	ld	r25, X+
    1ee0:	0c 01       	movw	r0, r24
    1ee2:	c7 be       	out	0x37, r12	; 55
    1ee4:	e8 95       	spm
    1ee6:	11 24       	eor	r1, r1
    1ee8:	32 96       	adiw	r30, 0x02	; 2
    1eea:	1a 13       	cpse	r17, r26
    1eec:	f7 cf       	rjmp	.-18     	; 0x1edc <main+0x158>
    1eee:	fe 01       	movw	r30, r28
    1ef0:	b7 be       	out	0x37, r11	; 55
    1ef2:	e8 95       	spm
    1ef4:	07 b6       	in	r0, 0x37	; 55
    1ef6:	00 fc       	sbrc	r0, 0
    1ef8:	fd cf       	rjmp	.-6      	; 0x1ef4 <main+0x170>
    1efa:	37 c0       	rjmp	.+110    	; 0x1f6a <main+0x1e6>
    1efc:	84 37       	cpi	r24, 0x74	; 116
    1efe:	39 f5       	brne	.+78     	; 0x1f4e <main+0x1ca>
    1f00:	3e d0       	rcall	.+124    	; 0x1f7e <getch>
    1f02:	3d d0       	rcall	.+122    	; 0x1f7e <getch>
    1f04:	d8 2e       	mov	r13, r24
    1f06:	3b d0       	rcall	.+118    	; 0x1f7e <getch>
    1f08:	4c d0       	rcall	.+152    	; 0x1fa2 <verifySpace>
    1f0a:	8e 01       	movw	r16, r28
    1f0c:	01 15       	cp	r16, r1
    1f0e:	11 05       	cpc	r17, r1
    1f10:	19 f4       	brne	.+6      	; 0x1f18 <main+0x194>
    1f12:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <_edata+0x104>
    1f16:	14 c0       	rjmp	.+40     	; 0x1f40 <main+0x1bc>
    1f18:	01 30       	cpi	r16, 0x01	; 1
    1f1a:	11 05       	cpc	r17, r1
    1f1c:	19 f4       	brne	.+6      	; 0x1f24 <main+0x1a0>
    1f1e:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <_edata+0x105>
    1f22:	0e c0       	rjmp	.+28     	; 0x1f40 <main+0x1bc>
    1f24:	00 32       	cpi	r16, 0x20	; 32
    1f26:	11 05       	cpc	r17, r1
    1f28:	19 f4       	brne	.+6      	; 0x1f30 <main+0x1ac>
    1f2a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <_edata+0x106>
    1f2e:	08 c0       	rjmp	.+16     	; 0x1f40 <main+0x1bc>
    1f30:	01 32       	cpi	r16, 0x21	; 33
    1f32:	11 05       	cpc	r17, r1
    1f34:	19 f4       	brne	.+6      	; 0x1f3c <main+0x1b8>
    1f36:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <_edata+0x107>
    1f3a:	02 c0       	rjmp	.+4      	; 0x1f40 <main+0x1bc>
    1f3c:	f8 01       	movw	r30, r16
    1f3e:	84 91       	lpm	r24, Z
    1f40:	17 d0       	rcall	.+46     	; 0x1f70 <putch>
    1f42:	da 94       	dec	r13
    1f44:	0f 5f       	subi	r16, 0xFF	; 255
    1f46:	1f 4f       	sbci	r17, 0xFF	; 255
    1f48:	d1 10       	cpse	r13, r1
    1f4a:	e0 cf       	rjmp	.-64     	; 0x1f0c <main+0x188>
    1f4c:	0e c0       	rjmp	.+28     	; 0x1f6a <main+0x1e6>
    1f4e:	85 37       	cpi	r24, 0x75	; 117
    1f50:	39 f4       	brne	.+14     	; 0x1f60 <main+0x1dc>
    1f52:	27 d0       	rcall	.+78     	; 0x1fa2 <verifySpace>
    1f54:	8e e1       	ldi	r24, 0x1E	; 30
    1f56:	0c d0       	rcall	.+24     	; 0x1f70 <putch>
    1f58:	83 e9       	ldi	r24, 0x93	; 147
    1f5a:	0a d0       	rcall	.+20     	; 0x1f70 <putch>
    1f5c:	87 e8       	ldi	r24, 0x87	; 135
    1f5e:	65 cf       	rjmp	.-310    	; 0x1e2a <main+0xa6>
    1f60:	81 35       	cpi	r24, 0x51	; 81
    1f62:	11 f4       	brne	.+4      	; 0x1f68 <main+0x1e4>
    1f64:	88 e0       	ldi	r24, 0x08	; 8
    1f66:	17 d0       	rcall	.+46     	; 0x1f96 <watchdogConfig>
    1f68:	1c d0       	rcall	.+56     	; 0x1fa2 <verifySpace>
    1f6a:	80 e1       	ldi	r24, 0x10	; 16
    1f6c:	01 d0       	rcall	.+2      	; 0x1f70 <putch>
    1f6e:	4e cf       	rjmp	.-356    	; 0x1e0c <main+0x88>

00001f70 <putch>:
#else //not RS485
  while (!(UART_SRA & _BV(UDRE0))) {  /* Spin */ }
  UART_UDR = ch;
#endif
#else //is LIN UART
  while (!(LINSIR & _BV(LTXOK)))   {  /* Spin */ }
    1f70:	90 91 c9 00 	lds	r25, 0x00C9	; 0x8000c9 <__DATA_REGION_ORIGIN__+0x69>
    1f74:	91 ff       	sbrs	r25, 1
    1f76:	fc cf       	rjmp	.-8      	; 0x1f70 <putch>
  UART_UDR = ch;
    1f78:	80 93 d2 00 	sts	0x00D2, r24	; 0x8000d2 <__DATA_REGION_ORIGIN__+0x72>
    1f7c:	08 95       	ret

00001f7e <getch>:
     * don't care that an invalid char is returned...)
     */
    watchdogReset();
  }
#else
  while (!(LINSIR & _BV(LRXOK)))  {  /* Spin */ }
    1f7e:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__DATA_REGION_ORIGIN__+0x69>
    1f82:	80 ff       	sbrs	r24, 0
    1f84:	fc cf       	rjmp	.-8      	; 0x1f7e <getch>
  if (!(LINSIR & _BV(LFERR))) {
    1f86:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__DATA_REGION_ORIGIN__+0x69>
    1f8a:	84 fd       	sbrc	r24, 4
    1f8c:	01 c0       	rjmp	.+2      	; 0x1f90 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    1f8e:	a8 95       	wdr
  while (!(LINSIR & _BV(LRXOK)))  {  /* Spin */ }
  if (!(LINSIR & _BV(LFERR))) {
    watchdogReset();  /* Eventually abort if wrong speed */
  }
#endif
  ch = UART_UDR;
    1f90:	80 91 d2 00 	lds	r24, 0x00D2	; 0x8000d2 <__DATA_REGION_ORIGIN__+0x72>
#if LED_DATA_FLASH
  toggle_led();
#endif

  return ch;
}
    1f94:	08 95       	ret

00001f96 <watchdogConfig>:
void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
#else
  WDTCR= _BV(WDCE) | _BV(WDE);
    1f96:	e0 e6       	ldi	r30, 0x60	; 96
    1f98:	f0 e0       	ldi	r31, 0x00	; 0
    1f9a:	98 e1       	ldi	r25, 0x18	; 24
    1f9c:	90 83       	st	Z, r25
#endif

#ifdef WDTCSR
  WDTCSR = x;
#else
  WDTCR= x;
    1f9e:	80 83       	st	Z, r24
    1fa0:	08 95       	ret

00001fa2 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    1fa2:	ed df       	rcall	.-38     	; 0x1f7e <getch>
    1fa4:	80 32       	cpi	r24, 0x20	; 32
    1fa6:	19 f0       	breq	.+6      	; 0x1fae <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    1fa8:	88 e0       	ldi	r24, 0x08	; 8
    1faa:	f5 df       	rcall	.-22     	; 0x1f96 <watchdogConfig>
    1fac:	ff cf       	rjmp	.-2      	; 0x1fac <verifySpace+0xa>
    while (1)                         // and busy-loop so that WD causes
      ;                               //  a reset and app start.
  }
  putch(STK_INSYNC);
    1fae:	84 e1       	ldi	r24, 0x14	; 20
    1fb0:	df cf       	rjmp	.-66     	; 0x1f70 <putch>

00001fb2 <getNch>:
    ::[count] "M" (UART_B_VALUE)
    );
}
#endif

void getNch(uint8_t count) {
    1fb2:	cf 93       	push	r28
    1fb4:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    1fb6:	e3 df       	rcall	.-58     	; 0x1f7e <getch>
    1fb8:	c1 50       	subi	r28, 0x01	; 1
    1fba:	e9 f7       	brne	.-6      	; 0x1fb6 <getNch+0x4>
  verifySpace();
}
    1fbc:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
    1fbe:	f1 cf       	rjmp	.-30     	; 0x1fa2 <verifySpace>

00001fc0 <do_spm>:
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
    1fc0:	fc 01       	movw	r30, r24
    1fc2:	0a 01       	movw	r0, r20
    1fc4:	67 bf       	out	0x37, r22	; 55
    1fc6:	e8 95       	spm
    1fc8:	11 24       	eor	r1, r1
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
    1fca:	07 b6       	in	r0, 0x37	; 55
    1fcc:	00 fc       	sbrc	r0, 0
    1fce:	fd cf       	rjmp	.-6      	; 0x1fca <do_spm+0xa>
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
    // Reenable read access to flash
    __boot_rww_enable_short();
  }
#endif
}
    1fd0:	08 95       	ret
