INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/projects/Reti Logiche/credibility_unico_file/credibility_unico_file.srcs/sources_1/new/test_bench_singolo_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
