<stg><name>avgB</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3">
<![CDATA[
entry:18 %ps_2_load = load i3 %ps_2

]]></Node>
<StgValue><ssdm name="ps_2_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
entry:21 %switch_ln143 = switch i3 %ps_2_load, void %avgB.exit, i3 1, void %sw.bb.i, i3 2, void %sw.bb51.i, i3 3, void %sw.bb63.i, i3 4, void %sw.bb81.i

]]></Node>
<StgValue><ssdm name="switch_ln143"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
sw.bb63.i:0 %tmp_32_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i13P0A, i13 %s_avgASamples, i32 1

]]></Node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb63.i:1 %br_ln194 = br i1 %tmp_32_i, void %if.end80.i, void %if.then65.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4">
<![CDATA[
if.then65.i:2 %apv_id_2_load = load i4 %apv_id_2

]]></Node>
<StgValue><ssdm name="apv_id_2_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
if.then65.i:3 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %apv_id_2_load, i7 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
if.then65.i:4 %n_load = load i8 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="8">
<![CDATA[
if.then65.i:5 %zext_ln199 = zext i8 %n_load

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then65.i:6 %add_ln199_1 = add i11 %tmp, i11 %zext_ln199

]]></Node>
<StgValue><ssdm name="add_ln199_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="11">
<![CDATA[
if.then65.i:7 %zext_ln199_1 = zext i11 %add_ln199_1

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then65.i:8 %m_apvThrB_addr = getelementptr i13 %m_apvThrB, i64 0, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="m_apvThrB_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="11">
<![CDATA[
if.then65.i:9 %m_apvThrB_load = load i11 %m_apvThrB_addr

]]></Node>
<StgValue><ssdm name="m_apvThrB_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb51.i:0 %tmp_i_41 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgAHeader, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_41"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb51.i:1 %br_ln180 = br i1 %tmp_i_41, void %if.end62.i, void %if.then53.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgAHeader, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln146 = br i1 %tmp_i, void %if.end50.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
sw.bb81.i:4 %store_ln213 = store i3 1, i3 %ps_2

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
if.then65.i:0 %sample_data = read i13 @_ssdm_op_Read.ap_fifo.volatile.i13P0A, i13 %s_avgASamples

]]></Node>
<StgValue><ssdm name="sample_data"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then65.i:1 %write_ln197 = write void @_ssdm_op_Write.ap_fifo.volatile.i13P0A, i13 %s_avgBSamplesOut, i13 %sample_data

]]></Node>
<StgValue><ssdm name="write_ln197"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="11">
<![CDATA[
if.then65.i:9 %m_apvThrB_load = load i11 %m_apvThrB_addr

]]></Node>
<StgValue><ssdm name="m_apvThrB_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end75.i:0 %add_ln206 = add i8 %n_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln206"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end75.i:1 %store_ln206 = store i8 %add_ln206, i8 %n

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end75.i:2 %icmp_ln206 = icmp_eq  i8 %n_load, i8 127

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end75.i:3 %br_ln206 = br i1 %icmp_ln206, void %if.end79.i, void %if.then78.i

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then78.i:0 %store_ln207 = store i3 4, i3 %ps_2

]]></Node>
<StgValue><ssdm name="store_ln207"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
if.then78.i:1 %br_ln207 = br void %if.end79.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then53.i:0 %s_avgAHeader_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader

]]></Node>
<StgValue><ssdm name="s_avgAHeader_read_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="32">
<![CDATA[
if.then53.i:1 %avg_header_avg = trunc i32 %s_avgAHeader_read_1

]]></Node>
<StgValue><ssdm name="avg_header_avg"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then53.i:2 %avg_header_tag_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgAHeader_read_1, i32 16

]]></Node>
<StgValue><ssdm name="avg_header_tag_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then53.i:3 %br_ln183 = br i1 %avg_header_tag_1, void %if.else59.i, void %if.end61.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
<literal name="avg_header_tag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.else59.i:0 %store_ln187 = store i13 %avg_header_avg, i13 %avg

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
<literal name="avg_header_tag_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.else59.i:1 %br_ln0 = br void %if.end61.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
if.end61.i:0 %storemerge_i = phi i3 3, void %if.else59.i, i3 5, void %if.then53.i

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.end61.i:1 %store_ln184 = store i3 %storemerge_i, i3 %ps_2

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
<literal name="tmp_i_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.end61.i:2 %br_ln190 = br void %if.end62.i

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:0 %s_avgAHeader_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgAHeader

]]></Node>
<StgValue><ssdm name="s_avgAHeader_read"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i:1 %avg_header_tag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgAHeader_read, i32 16

]]></Node>
<StgValue><ssdm name="avg_header_tag"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:2 %br_ln149 = br i1 %avg_header_tag, void %if.else48.i, void %land.rhs.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32">
<![CDATA[
land.rhs.i:0 %trunc_ln149 = trunc i32 %s_avgAHeader_read

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
land.rhs.i:1 %switch_ln149 = switch i2 %trunc_ln149, void %if.else48.i, i2 1, void %if.then15.i, i2 2, void %if.then44.i

]]></Node>
<StgValue><ssdm name="switch_ln149"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then44.i:2 %store_ln171 = store i1 1, i1 %avg_pre_header_tag_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then15.i:0 %tmp_34_i = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %s_avgAHeader_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then15.i:1 %store_ln151 = store i4 %tmp_34_i, i4 %apv_id_2

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then15.i:10 %store_ln162 = store i1 0, i1 %avg_pre_header_tag_1

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then15.i:11 %store_ln164 = store i8 0, i8 %n

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.then15.i:12 %store_ln166 = store i3 2, i3 %ps_2

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln149" val="!1"/>
<literal name="trunc_ln149" val="!2"/>
</and_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
if.else48.i:0 %store_ln175 = store i3 5, i3 %ps_2

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln149" val="!1"/>
<literal name="trunc_ln149" val="!2"/>
</and_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.else48.i:1 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThrB, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:17 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20">
<![CDATA[
entry:19 %avg_pre_header_sum_1_load = load i20 %avg_pre_header_sum_1

]]></Node>
<StgValue><ssdm name="avg_pre_header_sum_1_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8">
<![CDATA[
entry:20 %avg_pre_header_cnt_1_load = load i8 %avg_pre_header_cnt_1

]]></Node>
<StgValue><ssdm name="avg_pre_header_cnt_1_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1">
<![CDATA[
sw.bb81.i:0 %avg_pre_header_tag_1_load = load i1 %avg_pre_header_tag_1

]]></Node>
<StgValue><ssdm name="avg_pre_header_tag_1_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="8" op_3_bw="12" op_4_bw="20">
<![CDATA[
sw.bb81.i:1 %tmp_18_i = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 %avg_pre_header_tag_1_load, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %avg_pre_header_sum_1_load

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="41">
<![CDATA[
sw.bb81.i:2 %zext_ln212 = zext i41 %tmp_18_i

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb81.i:3 %write_ln212 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="write_ln212"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb81.i:5 %br_ln214 = br void %avgB.exit

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="13">
<![CDATA[
if.then65.i:10 %sext_ln199 = sext i13 %m_apvThrB_load

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13">
<![CDATA[
if.then65.i:11 %avg_load = load i13 %avg

]]></Node>
<StgValue><ssdm name="avg_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="13">
<![CDATA[
if.then65.i:12 %sext_ln199_1 = sext i13 %avg_load

]]></Node>
<StgValue><ssdm name="sext_ln199_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
if.then65.i:13 %add_ln199 = add i14 %sext_ln199_1, i14 %sext_ln199

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
if.then65.i:14 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln199, i32 13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then65.i:15 %thr = add i13 %avg_load, i13 %m_apvThrB_load

]]></Node>
<StgValue><ssdm name="thr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
if.then65.i:16 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %thr, i32 12

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then65.i:17 %xor_ln199 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln199"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then65.i:18 %and_ln199 = and i1 %tmp_23, i1 %xor_ln199

]]></Node>
<StgValue><ssdm name="and_ln199"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then65.i:19 %xor_ln199_1 = xor i1 %tmp_22, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln199_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then65.i:20 %select_ln199 = select i1 %and_ln199, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.then65.i:21 %thr_1 = select i1 %xor_ln199_1, i13 %select_ln199, i13 %thr

]]></Node>
<StgValue><ssdm name="thr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.then65.i:22 %icmp_ln200 = icmp_sgt  i13 %sample_data, i13 %thr_1

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then65.i:23 %br_ln200 = br i1 %icmp_ln200, void %if.then71.i, void %if.end75.i

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="13">
<![CDATA[
if.then71.i:0 %sext_ln202 = sext i13 %sample_data

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then71.i:1 %add_ln202 = add i20 %avg_pre_header_sum_1_load, i20 %sext_ln202

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
if.then71.i:2 %store_ln202 = store i20 %add_ln202, i20 %avg_pre_header_sum_1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then71.i:3 %add_ln203 = add i8 %avg_pre_header_cnt_1_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then71.i:4 %store_ln203 = store i8 %add_ln203, i8 %avg_pre_header_cnt_1

]]></Node>
<StgValue><ssdm name="store_ln203"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
<literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
if.then71.i:5 %br_ln204 = br void %if.end75.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
<literal name="tmp_32_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
if.end79.i:0 %br_ln208 = br void %if.end80.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
if.end80.i:0 %br_ln209 = br void %avgB.exit

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
if.end62.i:0 %br_ln191 = br void %avgB.exit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then44.i:0 %tmp_36_i = partset i20 @_ssdm_op_PartSet.i20.i20.i2.i32.i32, i20 %avg_pre_header_sum_1_load, i2 2, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
if.then44.i:1 %store_ln170 = store i20 %tmp_36_i, i20 %avg_pre_header_sum_1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="8" op_3_bw="12" op_4_bw="20">
<![CDATA[
if.then44.i:3 %zext_ln172_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %tmp_36_i

]]></Node>
<StgValue><ssdm name="zext_ln172_cast"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="41">
<![CDATA[
if.then44.i:4 %zext_ln172 = zext i41 %zext_ln172_cast

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then44.i:5 %write_ln172 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln172

]]></Node>
<StgValue><ssdm name="write_ln172"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
if.then44.i:6 %br_ln173 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then15.i:2 %tmp_19_i = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %s_avgAHeader_read, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
if.then15.i:3 %tmp_20_i = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_19_i, i2 1

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="11" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then15.i:4 %tmp_35_i = partset i20 @_ssdm_op_PartSet.i20.i20.i11.i32.i32, i20 %avg_pre_header_sum_1_load, i11 %tmp_20_i, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="41" op_0_bw="41" op_1_bw="1" op_2_bw="8" op_3_bw="12" op_4_bw="20">
<![CDATA[
if.then15.i:5 %zext_ln158_cast = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i8.i12.i20, i1 1, i8 %avg_pre_header_cnt_1_load, i12 0, i20 %tmp_35_i

]]></Node>
<StgValue><ssdm name="zext_ln158_cast"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="41">
<![CDATA[
if.then15.i:6 %zext_ln158 = zext i41 %zext_ln158_cast

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then15.i:7 %write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %s_avgBPreHeader, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0">
<![CDATA[
if.then15.i:8 %store_ln160 = store i20 0, i20 %avg_pre_header_sum_1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then15.i:9 %store_ln161 = store i8 0, i8 %avg_pre_header_cnt_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="1"/>
<literal name="trunc_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
if.then15.i:13 %br_ln167 = br void %if.end49.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="trunc_ln149" val="!1"/>
</and_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
<literal name="avg_header_tag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.end.i:0 %br_ln0 = br void %if.end49.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
if.end49.i:0 %br_ln176 = br void %if.end50.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ps_2_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.end50.i:0 %br_ln177 = br void %avgB.exit

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
avgB.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
