module buffer1(
 input clk,
	input [31:0]entrada,
	
	output reg [5:0]funct,
	output reg [10:6]shamt,
	output reg [15:11]rd,
	output reg [20:16]rt,
	output reg [25:21]rs,
	output reg [31:26]opcode
);

always@(posedge clk)
begin
	opcode <= entrada;
	rs <= entrada;
	rt <= entrada;
	rd <= entrada;
	shamt <= entrada;
	funct <= entrada;
end

endmodule 