<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › amd74xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>amd74xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * AMD 755/756/766/8111 and nVidia nForce/2/2s/3/3s/CK804/MCP04</span>
<span class="cm"> * IDE driver for Linux.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2000-2002 Vojtech Pavlik</span>
<span class="cm"> * Copyright (c) 2007-2010 Bartlomiej Zolnierkiewicz</span>
<span class="cm"> *</span>
<span class="cm"> * Based on the work of:</span>
<span class="cm"> *      Andre Hedrick</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License version 2 as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;amd74xx&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">AMD_IDE_CONFIG</span>		<span class="o">=</span> <span class="mh">0x41</span><span class="p">,</span>
	<span class="n">AMD_CABLE_DETECT</span>	<span class="o">=</span> <span class="mh">0x42</span><span class="p">,</span>
	<span class="n">AMD_DRIVE_TIMING</span>	<span class="o">=</span> <span class="mh">0x48</span><span class="p">,</span>
	<span class="n">AMD_8BIT_TIMING</span>		<span class="o">=</span> <span class="mh">0x4e</span><span class="p">,</span>
	<span class="n">AMD_ADDRESS_SETUP</span>	<span class="o">=</span> <span class="mh">0x4c</span><span class="p">,</span>
	<span class="n">AMD_UDMA_TIMING</span>		<span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">amd_80w</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">amd_clock</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">amd_dma</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;16&quot;</span><span class="p">,</span> <span class="s">&quot;25&quot;</span><span class="p">,</span> <span class="s">&quot;33&quot;</span><span class="p">,</span> <span class="s">&quot;44&quot;</span><span class="p">,</span> <span class="s">&quot;66&quot;</span><span class="p">,</span> <span class="s">&quot;100&quot;</span><span class="p">,</span> <span class="s">&quot;133&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">amd_cyc2udma</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">7</span> <span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">amd_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x10</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * amd_set_speed() writes timing values to the chipset registers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_set_speed</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">dn</span><span class="p">,</span> <span class="n">u8</span> <span class="n">udma_mask</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">ide_timing</span> <span class="o">*</span><span class="n">timing</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">t</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">amd_offset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_ADDRESS_SETUP</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>
	<span class="n">t</span> <span class="o">=</span> <span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="mi">3</span> <span class="o">-</span> <span class="n">dn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)))</span> <span class="o">|</span> <span class="p">((</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="mi">3</span> <span class="o">-</span> <span class="n">dn</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_ADDRESS_SETUP</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_8BIT_TIMING</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="p">(</span><span class="n">dn</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)),</span>
		<span class="p">((</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">act8b</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">rec8b</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_DRIVE_TIMING</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">+</span> <span class="p">(</span><span class="mi">3</span> <span class="o">-</span> <span class="n">dn</span><span class="p">),</span>
		<span class="p">((</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">recover</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">udma_mask</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ATA_UDMA2</span>: <span class="n">t</span> <span class="o">=</span> <span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span> <span class="o">?</span> <span class="p">(</span><span class="mh">0xc0</span> <span class="o">|</span> <span class="p">(</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">))</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATA_UDMA4</span>: <span class="n">t</span> <span class="o">=</span> <span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span> <span class="o">?</span> <span class="p">(</span><span class="mh">0xc0</span> <span class="o">|</span> <span class="n">amd_cyc2udma</span><span class="p">[</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">10</span><span class="p">)])</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATA_UDMA5</span>: <span class="n">t</span> <span class="o">=</span> <span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span> <span class="o">?</span> <span class="p">(</span><span class="mh">0xc0</span> <span class="o">|</span> <span class="n">amd_cyc2udma</span><span class="p">[</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">10</span><span class="p">)])</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ATA_UDMA6</span>: <span class="n">t</span> <span class="o">=</span> <span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span> <span class="o">?</span> <span class="p">(</span><span class="mh">0xc0</span> <span class="o">|</span> <span class="n">amd_cyc2udma</span><span class="p">[</span><span class="n">clamp_val</span><span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">15</span><span class="p">)])</span> <span class="o">:</span> <span class="mh">0x03</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> <span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timing</span><span class="o">-&gt;</span><span class="n">udma</span><span class="p">)</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_UDMA_TIMING</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">-</span> <span class="n">dn</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * amd_set_drive() computes timing values and configures the chipset</span>
<span class="cm"> * to a desired transfer mode.  It also can be called by upper layers.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_set_drive</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">peer</span> <span class="o">=</span> <span class="n">ide_get_pair_dev</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ide_timing</span> <span class="n">t</span><span class="p">,</span> <span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">T</span><span class="p">,</span> <span class="n">UT</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">udma_mask</span> <span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">ultra_mask</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="n">T</span> <span class="o">=</span> <span class="mi">1000000000</span> <span class="o">/</span> <span class="n">amd_clock</span><span class="p">;</span>
	<span class="n">UT</span> <span class="o">=</span> <span class="p">(</span><span class="n">udma_mask</span> <span class="o">==</span> <span class="n">ATA_UDMA2</span><span class="p">)</span> <span class="o">?</span> <span class="n">T</span> <span class="o">:</span> <span class="p">(</span><span class="n">T</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">ide_timing_compute</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">speed</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="n">UT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">peer</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ide_timing_compute</span><span class="p">(</span><span class="n">peer</span><span class="p">,</span> <span class="n">peer</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="n">UT</span><span class="p">);</span>
		<span class="n">ide_timing_merge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">IDE_TIMING_8BIT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">XFER_UDMA_5</span> <span class="o">&amp;&amp;</span> <span class="n">amd_clock</span> <span class="o">&lt;=</span> <span class="mi">33333</span><span class="p">)</span> <span class="n">t</span><span class="p">.</span><span class="n">udma</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">==</span> <span class="n">XFER_UDMA_6</span> <span class="o">&amp;&amp;</span> <span class="n">amd_clock</span> <span class="o">&lt;=</span> <span class="mi">33333</span><span class="p">)</span> <span class="n">t</span><span class="p">.</span><span class="n">udma</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>

	<span class="n">amd_set_speed</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">,</span> <span class="n">udma_mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * amd_set_pio_mode() is a callback from upper layers for PIO-only tuning.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">;</span>
	<span class="n">amd_set_drive</span><span class="p">(</span><span class="n">hwif</span><span class="p">,</span> <span class="n">drive</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd7409_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* no host side cable detection */</span>
	<span class="n">amd_80w</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd7411_cable_detect</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">u</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">t</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">amd_offset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_CABLE_DETECT</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_UDMA_TIMING</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u</span><span class="p">);</span>
	<span class="n">amd_80w</span> <span class="o">=</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">t</span> <span class="o">&amp;</span> <span class="mh">0xc</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">-=</span> <span class="mi">8</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">u</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">amd_80w</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)))))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="n">DRV_NAME</span> <span class="s">&quot; %s: BIOS didn&#39;t set &quot;</span>
				<span class="s">&quot;cable bits correctly. Enabling workaround.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
			<span class="n">amd_80w</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">-</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)));</span>
		<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The initialization callback.  Initialize drive independent registers.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_amd74xx</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">t</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">amd_offset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Check 80-wire cable presence.</span>
<span class="cm"> */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_AMD</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_COBRA_7401</span><span class="p">)</span>
		<span class="p">;</span> <span class="cm">/* no UDMA &gt; 2 */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_AMD</span> <span class="o">&amp;&amp;</span>
		 <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_VIPER_7409</span><span class="p">)</span>
		<span class="n">amd7409_cable_detect</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">amd7411_cable_detect</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Take care of prefetch &amp; postwrite.</span>
<span class="cm"> */</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_IDE_CONFIG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Check for broken FIFO support.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_AMD</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_VIPER_7411</span><span class="p">)</span>
		<span class="n">t</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">t</span> <span class="o">|=</span> <span class="mh">0xf0</span><span class="p">;</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_IDE_CONFIG</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">amd_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">amd_80w</span> <span class="o">&gt;&gt;</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA80</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">amd_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">amd_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">amd_set_drive</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">amd_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define IDE_HFLAGS_AMD \</span>
<span class="cp">	(IDE_HFLAG_PIO_NO_BLACKLIST | \</span>
<span class="cp">	 IDE_HFLAG_POST_SET_MODE | \</span>
<span class="cp">	 IDE_HFLAG_IO_32BIT | \</span>
<span class="cp">	 IDE_HFLAG_UNMASK_IRQS)</span>

<span class="cp">#define DECLARE_AMD_DEV(swdma, udma)				\</span>
<span class="cp">	{								\</span>
<span class="cp">		.name		= DRV_NAME,				\</span>
<span class="cp">		.init_chipset	= init_chipset_amd74xx,			\</span>
<span class="cp">		.enablebits	= {{0x40,0x02,0x02}, {0x40,0x01,0x01}},	\</span>
<span class="cp">		.port_ops	= &amp;amd_port_ops,			\</span>
<span class="cp">		.host_flags	= IDE_HFLAGS_AMD,			\</span>
<span class="cp">		.pio_mask	= ATA_PIO5,				\</span>
<span class="cp">		.swdma_mask	= swdma,				\</span>
<span class="cp">		.mwdma_mask	= ATA_MWDMA2,				\</span>
<span class="cp">		.udma_mask	= udma,					\</span>
<span class="cp">	}</span>

<span class="cp">#define DECLARE_NV_DEV(udma)					\</span>
<span class="cp">	{								\</span>
<span class="cp">		.name		= DRV_NAME,				\</span>
<span class="cp">		.init_chipset	= init_chipset_amd74xx,			\</span>
<span class="cp">		.enablebits	= {{0x50,0x02,0x02}, {0x50,0x01,0x01}},	\</span>
<span class="cp">		.port_ops	= &amp;amd_port_ops,			\</span>
<span class="cp">		.host_flags	= IDE_HFLAGS_AMD,			\</span>
<span class="cp">		.pio_mask	= ATA_PIO5,				\</span>
<span class="cp">		.swdma_mask	= ATA_SWDMA2,				\</span>
<span class="cp">		.mwdma_mask	= ATA_MWDMA2,				\</span>
<span class="cp">		.udma_mask	= udma,					\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">amd74xx_chipsets</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* 0: AMD7401 */</span>	<span class="n">DECLARE_AMD_DEV</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">ATA_UDMA2</span><span class="p">),</span>
	<span class="cm">/* 1: AMD7409 */</span>	<span class="n">DECLARE_AMD_DEV</span><span class="p">(</span><span class="n">ATA_SWDMA2</span><span class="p">,</span> <span class="n">ATA_UDMA4</span><span class="p">),</span>
	<span class="cm">/* 2: AMD7411/7441 */</span>	<span class="n">DECLARE_AMD_DEV</span><span class="p">(</span><span class="n">ATA_SWDMA2</span><span class="p">,</span> <span class="n">ATA_UDMA5</span><span class="p">),</span>
	<span class="cm">/* 3: AMD8111 */</span>	<span class="n">DECLARE_AMD_DEV</span><span class="p">(</span><span class="n">ATA_SWDMA2</span><span class="p">,</span> <span class="n">ATA_UDMA6</span><span class="p">),</span>

	<span class="cm">/* 4: NFORCE */</span>		<span class="n">DECLARE_NV_DEV</span><span class="p">(</span><span class="n">ATA_UDMA5</span><span class="p">),</span>
	<span class="cm">/* 5: &gt;= NFORCE2 */</span>	<span class="n">DECLARE_NV_DEV</span><span class="p">(</span><span class="n">ATA_UDMA6</span><span class="p">),</span>

	<span class="cm">/* 6: AMD5536 */</span>	<span class="n">DECLARE_AMD_DEV</span><span class="p">(</span><span class="n">ATA_SWDMA2</span><span class="p">,</span> <span class="n">ATA_UDMA5</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">amd74xx_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">amd74xx_chipsets</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check for bad SWDMA and incorrectly wired Serenade mainboards.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">d</span><span class="p">.</span><span class="n">swdma_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_CLEAR_SIMPLEX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_AMD</span> <span class="o">&amp;&amp;</span>
		    <span class="n">dev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_SERENADE</span><span class="p">)</span>
			<span class="n">d</span><span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * It seems that on some nVidia controllers using AltStatus</span>
<span class="cm">	 * register can be unreliable so default to Status register</span>
<span class="cm">	 * if the device is in Compatibility Mode.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span> <span class="o">&amp;&amp;</span>
	    <span class="n">ide_pci_is_in_compatibility_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">d</span><span class="p">.</span><span class="n">host_flags</span> <span class="o">|=</span> <span class="n">IDE_HFLAG_BROKEN_ALTSTATUS</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s %s: UDMA%s controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">d</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">amd_dma</span><span class="p">[</span><span class="n">fls</span><span class="p">(</span><span class="n">d</span><span class="p">.</span><span class="n">udma_mask</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>

	<span class="cm">/*</span>
<span class="cm">	* Determine the system bus clock.</span>
<span class="cm">	*/</span>
	<span class="n">amd_clock</span> <span class="o">=</span> <span class="p">(</span><span class="n">ide_pci_clk</span> <span class="o">?</span> <span class="n">ide_pci_clk</span> <span class="o">:</span> <span class="mi">33</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">amd_clock</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">33000</span>: <span class="n">amd_clock</span> <span class="o">=</span> <span class="mi">33333</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">37000</span>: <span class="n">amd_clock</span> <span class="o">=</span> <span class="mi">37500</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">41000</span>: <span class="n">amd_clock</span> <span class="o">=</span> <span class="mi">41666</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_clock</span> <span class="o">&lt;</span> <span class="mi">20000</span> <span class="o">||</span> <span class="n">amd_clock</span> <span class="o">&gt;</span> <span class="mi">50000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;%s: User given PCI clock speed impossible&quot;</span>
				    <span class="s">&quot; (%d), using 33 MHz instead.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				    <span class="n">d</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">amd_clock</span><span class="p">);</span>
		<span class="n">amd_clock</span> <span class="o">=</span> <span class="mi">33333</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">amd74xx_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_AMD_COBRA_7401</span><span class="p">),</span>		 <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_AMD_VIPER_7409</span><span class="p">),</span>		 <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_AMD_VIPER_7411</span><span class="p">),</span>		 <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_AMD_OPUS_7441</span><span class="p">),</span>		 <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_AMD_8111_IDE</span><span class="p">),</span>		 <span class="mi">3</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_IDE</span><span class="p">),</span>	 <span class="mi">4</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE2_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE2S_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
<span class="cp">#ifdef CONFIG_BLK_DEV_IDE_SATA</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE2S_SATA</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
<span class="cp">#endif</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE3_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE3S_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
<span class="cp">#ifdef CONFIG_BLK_DEV_IDE_SATA</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE3S_SATA</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE3S_SATA2</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
<span class="cp">#endif</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_CK804_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP04_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP51_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP55_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP61_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP65_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP67_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP73_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">NVIDIA</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_NVIDIA_NFORCE_MCP77_IDE</span><span class="p">),</span>	 <span class="mi">5</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">AMD</span><span class="p">,</span>	<span class="n">PCI_DEVICE_ID_AMD_CS5536_IDE</span><span class="p">),</span>		 <span class="mi">6</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">amd74xx_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">amd74xx_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;AMD_IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">amd74xx_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">amd74xx_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ide_pci_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">amd74xx_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amd74xx_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">amd74xx_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amd74xx_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">amd74xx_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">amd74xx_ide_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Vojtech Pavlik, Bartlomiej Zolnierkiewicz&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;AMD PCI IDE driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
