# Main Memory

## Module 8.1 Introduction to DRAM

### Static Random Access Memory
![image](https://github.com/user-attachments/assets/f5e153a1-ac51-4a49-8d1e-2a0dde0e0e52)

### Dynamic Random Access Memory
![image](https://github.com/user-attachments/assets/d971fc32-a5d1-4c1b-a03e-419cea7a5a72)

### Brief History of DRAM
![image](https://github.com/user-attachments/assets/b0629c7e-00c7-4083-adc0-7a406a20db28)

### DRAM Basics
![image](https://github.com/user-attachments/assets/ae6104fe-72bb-425d-b429-b72ff99e662c)

Note: BLSA = bit level sense amplifiers

![image](https://github.com/user-attachments/assets/a88a615e-363b-4564-be2a-8292b1fe3036)

![image](https://github.com/user-attachments/assets/0445885b-53dd-41c5-b0d5-3c0bdf62181f)

### Optimization #1: Row buffer (page) locality for latency
- Q1: When would open page be good?
  
![image](https://github.com/user-attachments/assets/d1c4fa1c-59c8-4351-96af-382f7d9a2e1f)

-A1: Open page would be good with a lot of locality.

## Module 8.2 DRAM Bandwidth Optimizations + Error Correction

### DRAM Bandwidth
![image](https://github.com/user-attachments/assets/af101ab5-9677-4e93-9bf0-4863a4bdd91a)

### DRAM Evolution for optimization #2
![image](https://github.com/user-attachments/assets/59eeff86-9586-4caf-95d0-6e3404bf105f)

### Old 64MbitDRAM Example from Micron
![image](https://github.com/user-attachments/assets/753e80b9-ae6e-4224-b589-a7a83b89349d)

### Extended Data Out (EDO)
![image](https://github.com/user-attachments/assets/0650e413-c577-407f-a192-3ec12d0c70c8)

### Synchronous DRAM (SDRAM)
![image](https://github.com/user-attachments/assets/348dbc92-8240-46b8-9d58-8a0f9fb8ed13)

### Enhanced SDRAM & DDR
![image](https://github.com/user-attachments/assets/f63e9fb3-3acb-42e2-8ee6-f3da832bfd4a)

### Optimization #3: Interleaved Main Memory (old)
![image](https://github.com/user-attachments/assets/cb963b35-d99f-4318-853e-b9c60766099a)

### Block Interleaved Memory Systems (modern)
![image](https://github.com/user-attachments/assets/0ff20f20-1474-4045-82d4-f4b38c2c41f1)

![image](https://github.com/user-attachments/assets/19b7c9e5-6cd8-4b39-87d8-543777227d27)

### DRAM Reliability
![image](https://github.com/user-attachments/assets/28e2b840-b647-48e8-9f17-317f41a3fb47)

### DRAM Error Detection and Correction
![image](https://github.com/user-attachments/assets/0aa28cae-776f-469a-ad22-405db6da075a)

### Research: Processing in Memory
![image](https://github.com/user-attachments/assets/53f85c0c-a782-4090-8140-dc23715ca863)
