

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_Pipeline_lz_booster'
================================================================
* Date:           Fri Oct 31 14:48:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.806 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster  |        ?|        ?|         6|          3|          3|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:606]   --->   Operation 11 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 16 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nextMatchCh_loc_0"   --->   Operation 17 'read' 'nextMatchCh_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %nextMatchCh_loc_0_read, i8 %empty"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln617 = store i32 0, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 19 'store' 'store_ln617' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln617 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 20 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 21 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln617 = icmp_eq  i32 %i_4, i32 %sub_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 22 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln617 = br i1 %icmp_ln617, void %for.body.split_ifconv, void %for.cond.for.cond.cleanup_crit_edge.exitStub" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 23 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 24 [1/1] ( I:3.15ns O:3.15ns )   --->   "%outValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621]   --->   Operation 24 'read' 'outValue_3' <Predicate = (!icmp_ln617)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %outValue_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:622]   --->   Operation 25 'trunc' 'tCh' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_3, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:623]   --->   Operation 26 'partselect' 'tLen' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_3, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 27 'partselect' 'tOffset' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_3, i32 30, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "%boostFlag = icmp_eq  i2 %tmp, i2 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 29 'icmp' 'boostFlag' <Predicate = (!icmp_ln617)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 30 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln617 = trunc i32 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 31 'trunc' 'trunc_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln627 = zext i14 %trunc_ln617" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:627]   --->   Operation 32 'zext' 'zext_ln627' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln627" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:627]   --->   Operation 33 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln627 = store i8 %tCh, i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:627]   --->   Operation 34 'store' 'store_ln627' <Predicate = (!icmp_ln617)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln617 = store i32 %i_5, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 35 'store' 'store_ln617' <Predicate = (!icmp_ln617)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%outValue_1 = load i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 36 'load' 'outValue_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_load10 = load i8 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 37 'load' 'p_load10' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln618 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:618]   --->   Operation 38 'specpipeline' 'specpipeline_ln618' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln617 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 39 'specloopname' 'specloopname_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%skip_len_reg_load = load i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 40 'load' 'skip_len_reg_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.07ns)   --->   "%skip_condition = icmp_eq  i16 %skip_len_reg_load, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 41 'icmp' 'skip_condition' <Predicate = (!icmp_ln617)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%matchFlag_reg_load = load i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 42 'load' 'matchFlag_reg_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%match_len_reg_load = load i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 43 'load' 'match_len_reg_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.91ns)   --->   "%icmp_ln635 = icmp_ne  i8 %match_len_reg_load, i8 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 44 'icmp' 'icmp_ln635' <Predicate = (!icmp_ln617)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.91ns)   --->   "%icmp_ln635_1 = icmp_eq  i8 %tCh, i8 %p_load10" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 45 'icmp' 'icmp_ln635_1' <Predicate = (!icmp_ln617)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node match_condition)   --->   "%and_ln635 = and i1 %icmp_ln635, i1 %matchFlag_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 46 'and' 'and_ln635' <Predicate = (!icmp_ln617)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%match_condition = and i1 %and_ln635, i1 %icmp_ln635_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635]   --->   Operation 47 'and' 'match_condition' <Predicate = (!icmp_ln617)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln638 = br i1 %skip_condition, void %if.then32, void %if.else" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:638]   --->   Operation 48 'br' 'br_ln638' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.07ns)   --->   "%add_ln639 = add i16 %skip_len_reg_load, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:639]   --->   Operation 49 'add' 'add_ln639' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln639 = store i16 %add_ln639, i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:639]   --->   Operation 50 'store' 'store_ln639' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%match_loc_reg_load = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 51 'load' 'match_loc_reg_load' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln662 = trunc i32 %match_loc_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 52 'trunc' 'trunc_ln662' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i14 %trunc_ln662" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 53 'zext' 'zext_ln662' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 54 'getelementptr' 'local_mem_addr_1' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 55 'load' 'local_mem_load' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln640 = br i1 %match_condition, void %if.else39, void %if.then34" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:640]   --->   Operation 56 'br' 'br_ln640' <Predicate = (!icmp_ln617 & skip_condition)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln645 = store i8 1, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:645]   --->   Operation 57 'store' 'store_ln645' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln646 = zext i16 %tOffset" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 58 'zext' 'zext_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.55ns)   --->   "%sub_ln646 = sub i32 %i_4, i32 %zext_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 59 'sub' 'sub_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln646 = trunc i32 %sub_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 60 'trunc' 'trunc_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln646 = store i32 %sub_ln646, i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 61 'store' 'store_ln646' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 62 [1/1] (2.55ns)   --->   "%outFlag = icmp_eq  i32 %i_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647]   --->   Operation 62 'icmp' 'outFlag' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.91ns)   --->   "%icmp_ln652 = icmp_eq  i8 %tLen, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 63 'icmp' 'icmp_ln652' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln652 = br i1 %icmp_ln652, void %if.then48, void %if.else54" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 64 'br' 'br_ln652' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln653 = store i1 %boostFlag, i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 65 'store' 'store_ln653' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln654 = add i8 %tLen, i8 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 66 'add' 'add_ln654' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652 & !boostFlag)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.24ns)   --->   "%select_ln654 = select i1 %boostFlag, i8 0, i8 %add_ln654" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 67 'select' 'select_ln654' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln655 = br void %if.end59" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:655]   --->   Operation 68 'br' 'br_ln655' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln656 = store i1 0, i1 %matchFlag_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:656]   --->   Operation 69 'store' 'store_ln656' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end59"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & icmp_ln652)> <Delay = 1.58>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln662_2 = zext i14 %trunc_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 71 'zext' 'zext_ln662_2' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 72 'getelementptr' 'local_mem_addr_3' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 73 'load' 'local_mem_load_2' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln606 = store i32 %outValue_3, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:606]   --->   Operation 74 'store' 'store_ln606' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln643 = add i8 %match_len_reg_load, i8 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643]   --->   Operation 75 'add' 'add_ln643' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln641 = store i8 %add_ln643, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:641]   --->   Operation 76 'store' 'store_ln641' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%match_loc_reg_load_1 = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 77 'load' 'match_loc_reg_load_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln642 = add i32 %match_loc_reg_load_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 78 'add' 'add_ln642' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln642 = trunc i32 %add_ln642" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 79 'trunc' 'trunc_ln642' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln642 = store i32 %add_ln642, i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 80 'store' 'store_ln642' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%outValue_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_1, i8 %add_ln643, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643]   --->   Operation 81 'partset' 'outValue_2' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln662_1 = zext i14 %trunc_ln642" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 82 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln662_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 83 'getelementptr' 'local_mem_addr_2' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 84 'load' 'local_mem_load_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln606 = store i32 %outValue_2, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:606]   --->   Operation 85 'store' 'store_ln606' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty"   --->   Operation 100 'load' 'p_load' <Predicate = (icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln665 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 102 'write' 'write_ln665' <Predicate = (icmp_ln617)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 103 'ret' 'ret_ln0' <Predicate = (icmp_ln617)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 86 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 86 'load' 'local_mem_load' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 87 [1/1] (1.70ns)   --->   "%br_ln665 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 87 'br' 'br_ln665' <Predicate = (!icmp_ln617 & !skip_condition)> <Delay = 1.70>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %select_ln654, void %if.then48, i8 0, void %if.else54" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 88 'phi' 'storemerge' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%storemerge_cast = zext i8 %storemerge" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 89 'zext' 'storemerge_cast' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln654 = store i16 %storemerge_cast, i16 %skip_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 90 'store' 'store_ln654' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.58>
ST_5 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 91 'load' 'local_mem_load_2' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 92 [1/1] (1.70ns)   --->   "%br_ln665 = br i1 %outFlag, void %if.then65, void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 92 'br' 'br_ln665' <Predicate = (!icmp_ln617 & skip_condition & !match_condition)> <Delay = 1.70>
ST_5 : Operation 93 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln665 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 93 'write' 'write_ln665' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !outFlag)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_5 : Operation 94 [1/1] (1.70ns)   --->   "%br_ln665 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 94 'br' 'br_ln665' <Predicate = (!icmp_ln617 & skip_condition & !match_condition & !outFlag)> <Delay = 1.70>
ST_5 : Operation 95 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 95 'load' 'local_mem_load_1' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 96 [1/1] (1.70ns)   --->   "%br_ln665 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 96 'br' 'br_ln665' <Predicate = (!icmp_ln617 & skip_condition & match_condition)> <Delay = 1.70>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_40 = phi i8 %local_mem_load, void %if.then32, i8 %local_mem_load_2, void %if.then65, i8 %local_mem_load_1, void %if.then34, i8 %local_mem_load_2, void %if.end59" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 97 'phi' 'empty_40' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln662 = store i8 %empty_40, i8 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 98 'store' 'store_ln662' <Predicate = (!icmp_ln617)> <Delay = 1.58>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln617 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 99 'br' 'br_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 4.140ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln617', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617) of constant 0 on local variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 [22]  (1.588 ns)
	'load' operation 32 bit ('i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617) on local variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln617', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617) [27]  (2.552 ns)

 <State 2>: 4.715ns
The critical path consists of the following:
	fifo read operation ('inValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621) on port 'bestMatchStream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:621) [35]  (3.150 ns)
	'icmp' operation 1 bit ('boostFlag', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630) [43]  (1.565 ns)

 <State 3>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617) [28]  (2.552 ns)
	'store' operation 0 bit ('store_ln617', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617) of variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 on local variable 'i', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 [109]  (1.588 ns)

 <State 4>: 5.806ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln646', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646) [67]  (2.552 ns)
	'getelementptr' operation 14 bit ('local_mem_addr_3', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) [86]  (0.000 ns)
	'load' operation 8 bit ('local_mem_load_2', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) on array 'local_mem' [87]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 8 bit ('local_mem_load_2', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) on array 'local_mem' [87]  (3.254 ns)

 <State 6>: 1.588ns
The critical path consists of the following:
	'phi' operation 8 bit ('empty_40', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) with incoming values : ('local_mem_load', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) ('local_mem_load_2', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) ('local_mem_load_1', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln662', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662) of variable 'empty_40', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662 on local variable 'empty' [108]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
