{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4230, "design__instance__area": 72845.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 8, "power__internal__total": 0.05668080970644951, "power__switching__total": 0.02152068540453911, "power__leakage__total": 1.0870215874092537e-06, "power__total": 0.07820258289575577, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2839554227679437, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.2839554227679437, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5870216701107637, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.1314235424353343, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.587022, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.737195, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.5115433776915553, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.5115433776915553, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.043260285467213506, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.440813953372186, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -99.45860594397881, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.440813953372186, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.329705, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 76, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.440814, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 65, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.18245322435975933, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.18245322435975933, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26574287966769694, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.101129329994818, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.265743, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.435767, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 75, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.18041740834192738, "clock__skew__worst_setup": -0.5185118037249982, "timing__hold__ws": -0.001320277258224227, "timing__setup__ws": -3.6163917328794444, "timing__hold__tns": -0.001320277258224227, "timing__setup__tns": -113.45160154671835, "timing__hold__wns": -0.001320277258224227, "timing__setup__wns": -3.6163917328794444, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.264809, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 243, "timing__setup_r2r__ws": -3.616392, "timing__setup_r2r_vio__count": 210, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4230, "design__instance__area__stdcell": 72845.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.462102, "design__instance__utilization__stdcell": 0.462102, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10796834, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74107.6, "design__violations": 0, "design__instance__count__setup_buffer": 29, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2160, "route__net__special": 2, "route__drc_errors__iter:1": 604, "route__wirelength__iter:1": 85673, "route__drc_errors__iter:2": 34, "route__wirelength__iter:2": 84656, "route__drc_errors__iter:3": 11, "route__wirelength__iter:3": 84535, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84532, "route__drc_errors": 0, "route__wirelength": 84532, "route__vias": 14326, "route__vias__singlecut": 14326, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 651.42, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.28076808339640325, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.28076808339640325, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5854406014566793, "timing__setup__ws__corner:min_tt_025C_5v00": 2.216177526443015, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.585441, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.804772, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.5058099637856341, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.5058099637856341, "timing__hold__ws__corner:min_ss_125C_4v50": 0.08116152424299719, "timing__setup__ws__corner:min_ss_125C_4v50": -3.325368519114544, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -89.41229876235664, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.325368519114544, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.326799, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 66, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.325368, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 55, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.18041740834192738, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.18041740834192738, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2648094041221916, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.130778946929007, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.264809, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.479158, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 75, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.28782266273899354, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.28782266273899354, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5890547105709555, "timing__setup__ws__corner:max_tt_025C_5v00": 2.029911851620021, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.589055, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.65594, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 75, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.5185118037249982, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.5185118037249982, "timing__hold__ws__corner:max_ss_125C_4v50": -0.001320277258224227, "timing__setup__ws__corner:max_ss_125C_4v50": -3.6163917328794444, "timing__hold__tns__corner:max_ss_125C_4v50": -0.001320277258224227, "timing__setup__tns__corner:max_ss_125C_4v50": -113.45160154671835, "timing__hold__wns__corner:max_ss_125C_4v50": -0.001320277258224227, "timing__setup__wns__corner:max_ss_125C_4v50": -3.6163917328794444, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.333417, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 101, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.616392, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 90, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 75, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.18493340715576506, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.18493340715576506, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26695713062407084, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.06566702922851, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.266957, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.385177, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 80, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99856, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00143745, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0013823, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000397611, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0013823, "ir__voltage__worst": 5, "ir__drop__avg": 0.000399, "ir__drop__worst": 0.00144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}