#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Mar 17 12:48:12 2023
# Process ID: 35087
# Current directory: /home/lnc3770a/Cours/MASTER/Simul_archi_mat
# Command line: vivado
# Log file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.log
# Journal file: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/vivado.jou
# Running On: pc-u3-305-09, OS: Linux, CPU Frequency: 2021.188 MHz, CPU Physical cores: 8, Host memory: 16483 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/nfs/xilinx/Vivado/2022.1/scripts/Vivado_init.tcl'
open_project /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/arty-a7-100/E.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-100:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/arty-a7-100/E.0/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/arty-a7-35/E.0/1.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-a7-35:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/arty-a7-35/E.0/1.1/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-15t:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/cmod_a7-15t/B.0/board.xml as part xc7a15tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod_a7-35t:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/cmod_a7-35t/B.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/nexys-a7-100t/D.0/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-100t:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/nexys-a7-100t/D.0/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/nexys-a7-50t/D.0/1.0/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys-a7-50t:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/nexys-a7-50t/D.0/1.2/board.xml as part xc7a50ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/nexys_video/A.0/1.1/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/nexys_video/A.0/1.2/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.0 available at /nfs/xilinx/vivado-boards/new/board_files/usb104-a7/B/1.0/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.1 available at /nfs/xilinx/vivado-boards/new/board_files/usb104-a7/B/1.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.2 available at /nfs/xilinx/vivado-boards/new/board_files/usb104-a7/B/1.2/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:usb104-a7:part0:1.3 available at /nfs/xilinx/vivado-boards/new/board_files/usb104-a7/B/1.3/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /nfs/xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/xilinx/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7616.285 ; gain = 82.230 ; free physical = 10115 ; free virtual = 15327
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
ERROR: [VRFC 10-4982] syntax error near 'process' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd:242]
ERROR: [VRFC 10-9439] type error near 'p_mid'; expected type ' void' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd:242]
ERROR: [VRFC 10-4982] syntax error near 'behavior' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd:244]
INFO: [VRFC 10-8704] VHDL file '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
ERROR: [VRFC 10-4982] syntax error near 'process' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd:242]
ERROR: [VRFC 10-9439] type error near 'p_mid'; expected type ' void' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd:242]
ERROR: [VRFC 10-4982] syntax error near 'behavior' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd:244]
INFO: [VRFC 10-8704] VHDL file '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7915.812 ; gain = 61.250 ; free physical = 9189 ; free virtual = 14425
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Mar 17 12:56:34 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7939.828 ; gain = 0.000 ; free physical = 8902 ; free virtual = 14121
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7939.828 ; gain = 0.000 ; free physical = 8798 ; free virtual = 14017
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7966.832 ; gain = 27.004 ; free physical = 8609 ; free virtual = 13828
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj test_fifo_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
ERROR: [VRFC 10-2927] 'fifo' has only 0 generics [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:74]
ERROR: [VRFC 10-9458] unit 'behavior' is ignored due to previous errors [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:33]
INFO: [VRFC 10-8704] VHDL file '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 8236.020 ; gain = 296.191 ; free physical = 8284 ; free virtual = 13512
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
file mkdir /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1
file mkdir /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new
close [ open /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc w ]
add_files -fileset constrs_1 /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8236.020 ; gain = 0.000 ; free physical = 8320 ; free virtual = 13557
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
Finished Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8236.020 ; gain = 0.000 ; free physical = 8248 ; free virtual = 13488
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property target_constrs_file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc [current_fileset -constrset]
INFO: [Timing 38-35] Done setting XDC timing constraints.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Mar 17 13:02:32 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8415.492 ; gain = 0.000 ; free physical = 8284 ; free virtual = 13534
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
Finished Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8415.492 ; gain = 0.000 ; free physical = 8213 ; free virtual = 13461
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj test_fifo_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
ERROR: [VRFC 10-2927] 'fifo' has only 0 generics [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:74]
ERROR: [VRFC 10-9458] unit 'behavior' is ignored due to previous errors [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:33]
INFO: [VRFC 10-8704] VHDL file '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 8415.492 ; gain = 0.000 ; free physical = 8170 ; free virtual = 13415
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Mar 17 13:09:45 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8415.492 ; gain = 0.000 ; free physical = 7495 ; free virtual = 12998
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
Finished Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8422.480 ; gain = 0.000 ; free physical = 7427 ; free virtual = 12930
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim/test_fifo_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim/test_fifo_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim/test_fifo_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_func_synth xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_func_synth xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8801] cannot find architecture 'behavior' in entity 'fifo' [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:76]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_fifo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 8446.492 ; gain = 31.000 ; free physical = 7345 ; free virtual = 12883
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 215 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 225 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 225 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8447.492 ; gain = 0.000 ; free physical = 7267 ; free virtual = 12826
launch_runs synth_1 -jobs 8
[Fri Mar 17 13:14:01 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8447.492 ; gain = 0.000 ; free physical = 7373 ; free virtual = 12920
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
Finished Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8447.492 ; gain = 0.000 ; free physical = 7312 ; free virtual = 12859
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj test_fifo_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD10
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module RAM32M_HD7
INFO: [VRFC 10-311] analyzing module RAM32M_HD8
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD9
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_fifo_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_fifo xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_fifo_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_fifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "test_fifo_time_synth.sdf", for root module "test_fifo/fifo1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "test_fifo_time_synth.sdf", for root module "test_fifo/fifo1".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD6
Compiling module xil_defaultlib.RAM32M_HD7
Compiling module xil_defaultlib.RAM32M_HD8
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1D_HD9
Compiling module xil_defaultlib.RAM32M_HD10
Compiling module xil_defaultlib.fifo
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_time_synth
execute_script: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 8458.496 ; gain = 0.000 ; free physical = 7276 ; free virtual = 12819
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_time_synth -key {Post-Synthesis:sim_1:Timing:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31/DP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31/SP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31__0/DP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31__0/SP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
Error: Empty flag not set (or others wrong) !
Time: 25 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 165 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 175 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 185 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 8478.320 ; gain = 30.828 ; free physical = 7244 ; free virtual = 12803
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 s
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_0_5/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_12_17/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_18_23/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_24_29/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31/DP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31/SP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31__0/DP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_30_31__0/SP/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMA/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMA_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMB/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMB_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMC/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMD32.v" Line 213: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMC_D1/TChk213_2757 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMD/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
WARNING: "/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/data/verilog/src/unisims/RAMS32.v" Line 200: Timing violation in scope /test_fifo/fifo1/REGS_reg_0_31_6_11/RAMD_D1/TChk200_3112 at time 2455 ps $setuphold (posedge CLK,negedge WE,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,WE_delay) 
Error: Empty flag not set (or others wrong) !
Time: 25 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Empty flag not set (or others wrong) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Mid flag not set (or others wrong) !
Time: 75 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 95 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 115 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Full flag not set (or others wrong) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 165 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 175 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 185 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 4 elements; expected 32 [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_fifo in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 195 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8606.398 ; gain = 0.000 ; free physical = 7201 ; free virtual = 12757
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 195 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 8606.398 ; gain = 0.000 ; free physical = 7184 ; free virtual = 12741
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: First element READ is wrong (must be 1) !
Time: 45 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 3) !
Time: 135 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 195 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8606.398 ; gain = 0.000 ; free physical = 7069 ; free virtual = 12633
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8613.586 ; gain = 0.000 ; free physical = 7058 ; free virtual = 12613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8636.598 ; gain = 0.000 ; free physical = 7045 ; free virtual = 12601
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 195 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8657.609 ; gain = 0.000 ; free physical = 7054 ; free virtual = 12610
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /nfs/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_fifo_behav xil_defaultlib.test_fifo -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.fifo [\fifo(dbus_width=4,abus_width=2)...]
Compiling architecture behavior of entity xil_defaultlib.test_fifo
Built simulation snapshot test_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/test_fifo_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fifo_behav -key {Behavioral:sim_1:Functional:test_fifo} -tclbatch {test_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Data element READ is wrong (must be 0) !
Time: 185 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Error: Q output must be high impedance !
Time: 195 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
Failure: FIN DE SIMULATION
Time: 205 ns  Iteration: 1  Process: /test_fifo/P_TEST  File: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd
$finish called at time : 205 ns : File "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" Line 220
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8676.617 ; gain = 0.000 ; free physical = 7062 ; free virtual = 12618
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Mar 17 13:30:44 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'test_fifo'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/nfs/xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8676.617 ; gain = 0.000 ; free physical = 7151 ; free virtual = 12715
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
Finished Parsing XDC File [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/constrs_1/new/fifo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8676.617 ; gain = 0.000 ; free physical = 7094 ; free virtual = 12635
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'test_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj test_fifo_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/test_fifo_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj test_fifo_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
ERROR: [VRFC 10-2927] 'fifo' has only 0 generics [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:74]
ERROR: [VRFC 10-9458] unit 'behavior' is ignored due to previous errors [/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd:33]
INFO: [VRFC 10-8704] VHDL file '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/tp7/test_fifo.0.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.sim/sim_1/synth/timing/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 8676.617 ; gain = 0.000 ; free physical = 7068 ; free virtual = 12612
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
launch_runs synth_1 -jobs 8
[Fri Mar 17 13:34:40 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
launch_runs synth_1 -jobs 8
[Fri Mar 17 13:39:30 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
launch_runs synth_1 -jobs 8
[Fri Mar 17 15:03:27 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.srcs/utils_1/imports/synth_1/fifo.dcp with file /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/fifo.dcp
launch_runs synth_1 -jobs 8
[Fri Mar 17 15:16:08 2023] Launched synth_1...
Run output will be captured here: /home/lnc3770a/Cours/MASTER/Simul_archi_mat/project_tp7/project_tp7.runs/synth_1/runme.log
close_project
close_project: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:07 . Memory (MB): peak = 8728.832 ; gain = 0.000 ; free physical = 8405 ; free virtual = 13772
