// Seed: 920667195
module module_0 (
    input tri1 id_0,
    input supply0 id_1
);
  logic [7:0] id_3;
  if (id_1) begin
    id_4(
        .id_0(1'h0), .id_1(id_3), .id_2(id_3), .id_3(1), .id_4(id_3), .id_5(1'b0), .id_6(id_1)
    );
    wire id_5;
  end else assign id_3[1] = id_1 < id_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd93,
    parameter id_11 = 32'd35
) (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8
);
  assign id_3 = id_8;
  module_0(
      id_0, id_1
  ); defparam id_10.id_11 = id_10;
  wire id_12;
  wire id_13;
endmodule
