<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="TestTime2" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Pipeline - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|Pipeline.vhd/S1 - ComparingStage - RTL/COMP - Comparator - Behavioral/EComp - EightBitComparator - RTL</ClosedNode>
         <ClosedNode>/Pipeline - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|Pipeline.vhd/S1 - ComparingStage - RTL/COMP - Comparator - Behavioral/MComp - MantissaComparator - RTL</ClosedNode>
         <ClosedNode>/Pipeline - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|Pipeline.vhd/S1 - ComparingStage - RTL/ESub - RCA - RTL</ClosedNode>
         <ClosedNode>/Pipeline - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|Pipeline.vhd/S2 - SummingStage - RTL</ClosedNode>
         <ClosedNode>/Pipeline - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|Pipeline.vhd/S3 - AdjustingStage - RTL</ClosedNode>
         <ClosedNode>/TimeFirstStage - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|TimeFirstStage.vhd</ClosedNode>
         <ClosedNode>/TimeFirstStage - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|TimeFirstStage.vhd/S1 - ComparingStage - RTL</ClosedNode>
         <ClosedNode>/TimeFirstStage - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|TimeFirstStage.vhd/TimeSecondStage</ClosedNode>
         <ClosedNode>/TimeSecondStage - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|TimeSecondStage.vhd</ClosedNode>
         <ClosedNode>/TimeThirdStage - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|TimeThirdStage.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>TimeFirstStage - RTL (/home/ale/Desktop/VHDL_git/proj-reti-2023/TestTime2/TimeFirstStage.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000219000000020000000000000000000000000200000064ffffffff000000810000000300000002000002190000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>TimeFirstStage - RTL (/home/ale/Desktop/VHDL_git/proj-reti-2023/TestTime2/TimeFirstStage.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Synthesize - XST</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000014d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000014d0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Synthesize - XST</CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000390000000040101000100000000000000000000000064ffffffff000000810000000000000004000000ee00000001000000000000005d0000000100000000000000840000000100000000000001c10000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>AdjustingStage.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000128000000010001000100000000000000000000000064ffffffff000000810000000000000001000001280000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/TimeThirdStage - RTL |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|TimeThirdStage.vhd</ClosedNode>
         <ClosedNode>/test_AdjustingStage - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_AdjustingStage.vhd</ClosedNode>
         <ClosedNode>/test_CaseManager - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_CaseManager.vhd</ClosedNode>
         <ClosedNode>/test_Comparator - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_Comparator.vhd</ClosedNode>
         <ClosedNode>/test_ComparingStage - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_ComparingStage.vhd/uut - ComparingStage - RTL/COMP - Comparator - Behavioral</ClosedNode>
         <ClosedNode>/test_ComparingStage - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_ComparingStage.vhd/uut - ComparingStage - RTL/ESub - RCA - RTL</ClosedNode>
         <ClosedNode>/test_EightBitComparator - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_EightBitComparator.vhd</ClosedNode>
         <ClosedNode>/test_MantissaComparator - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_MantissaComparator.vhd</ClosedNode>
         <ClosedNode>/test_Normalizer - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_Normalizer.vhd</ClosedNode>
         <ClosedNode>/test_Pipeline - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_Pipeline.vhd</ClosedNode>
         <ClosedNode>/test_ReversePriorityEncoder - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_ReversePriorityEncoder.vhd</ClosedNode>
         <ClosedNode>/test_SummingStage - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_SummingStage.vhd</ClosedNode>
         <ClosedNode>/test_TimeFirstStage - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_TimeFirstStage.vhd</ClosedNode>
         <ClosedNode>/test_TimeSecondStage - behavior |home|ale|Desktop|VHDL_git|proj-reti-2023|TestTime2|test_TimeSecondStage.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>test_Pipeline - behavior (/home/ale/Desktop/VHDL_git/proj-reti-2023/TestTime2/test_Pipeline.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >4</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000221000000020000000000000000000000000200000064ffffffff000000810000000300000002000002210000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>test_Pipeline - behavior (/home/ale/Desktop/VHDL_git/proj-reti-2023/TestTime2/test_Pipeline.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c2000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c20000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>ISim Simulator</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000014d000000010000000100000000000000000000000064ffffffff0000008100000000000000010000014d0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ISim Simulator</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c2000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c20000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_PACKAGE_BODY" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001c2000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c20000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000014c0000011d01000000060100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
</Project>
