$date
	Tue Sep 09 19:28:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX32to1_tb $end
$var wire 1 ! f $end
$var reg 5 " s [4:0] $end
$var reg 32 # w [0:31] $end
$scope module MUX32to1_ins $end
$var wire 5 $ s [4:0] $end
$var wire 32 % w [0:31] $end
$var wire 1 ! f $end
$var wire 4 & c [0:3] $end
$scope module stage0a $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [0:7] $end
$var reg 1 ) f $end
$var integer 32 * i [31:0] $end
$upscope $end
$scope module stage0b $end
$var wire 3 + s [2:0] $end
$var wire 8 , w [0:7] $end
$var reg 1 - f $end
$var integer 32 . i [31:0] $end
$upscope $end
$scope module stage0c $end
$var wire 3 / s [2:0] $end
$var wire 8 0 w [0:7] $end
$var reg 1 1 f $end
$var integer 32 2 i [31:0] $end
$upscope $end
$scope module stage0d $end
$var wire 3 3 s [2:0] $end
$var wire 8 4 w [0:7] $end
$var reg 1 5 f $end
$var integer 32 6 i [31:0] $end
$upscope $end
$scope module stage1 $end
$var wire 2 7 s [1:0] $end
$var wire 4 8 w [0:3] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 8
b0 7
b1000 6
15
b11101111 4
b0 3
b1000 2
11
b10111110 0
b0 /
b1000 .
1-
b10101101 ,
b0 +
b1000 *
1)
b11011110 (
b0 '
b1111 &
b11011110101011011011111011101111 %
b0 $
b11011110101011011011111011101111 #
b0 "
1!
$end
#10
b1000 *
1)
b1000 .
1-
b1000 2
11
b1000 6
b1111 &
b1111 8
15
b100 '
b100 +
b100 /
b100 3
b1 7
b1100 "
b1100 $
#20
b1000 *
0)
b1000 .
1-
b1000 2
01
b1000 6
b101 &
b101 8
15
b111 '
b111 +
b111 /
b111 3
b11 7
b11111 "
b11111 $
#30
