INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-1/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
