
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006568  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006808  08006808  00007808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080068b0  080068b0  000078b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080068b8  080068b8  000078b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080068bc  080068bc  000078bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000030  24000000  080068c0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004a24  24000030  080068f0  00008030  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004a54  080068f0  00008a54  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008030  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019625  00000000  00000000  0000805e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003344  00000000  00000000  00021683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001280  00000000  00000000  000249c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e38  00000000  00000000  00025c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00003b79  00000000  00000000  00026a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001975f  00000000  00000000  0002a5f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016499f  00000000  00000000  00043d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a86f7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cd0  00000000  00000000  001a873c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000052  00000000  00000000  001ad40c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000030 	.word	0x24000030
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080067f0 	.word	0x080067f0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000034 	.word	0x24000034
 80002dc:	080067f0 	.word	0x080067f0

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000610:	f000 fc4a 	bl	8000ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000614:	f000 f84c 	bl	80006b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 f8b4 	bl	8000784 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800061c:	f003 fb2c 	bl	8003c78 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000620:	4a1c      	ldr	r2, [pc, #112]	@ (8000694 <main+0x88>)
 8000622:	2100      	movs	r1, #0
 8000624:	481c      	ldr	r0, [pc, #112]	@ (8000698 <main+0x8c>)
 8000626:	f003 fb71 	bl	8003d0c <osThreadNew>
 800062a:	4603      	mov	r3, r0
 800062c:	4a1b      	ldr	r2, [pc, #108]	@ (800069c <main+0x90>)
 800062e:	6013      	str	r3, [r2, #0]

  /* creation of LedTask */
  LedTaskHandle = osThreadNew(StartTask, NULL, &LedTask_attributes);
 8000630:	4a1b      	ldr	r2, [pc, #108]	@ (80006a0 <main+0x94>)
 8000632:	2100      	movs	r1, #0
 8000634:	481b      	ldr	r0, [pc, #108]	@ (80006a4 <main+0x98>)
 8000636:	f003 fb69 	bl	8003d0c <osThreadNew>
 800063a:	4603      	mov	r3, r0
 800063c:	4a1a      	ldr	r2, [pc, #104]	@ (80006a8 <main+0x9c>)
 800063e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000640:	2000      	movs	r0, #0
 8000642:	f000 fa69 	bl	8000b18 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000646:	2001      	movs	r0, #1
 8000648:	f000 fa66 	bl	8000b18 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800064c:	2002      	movs	r0, #2
 800064e:	f000 fa63 	bl	8000b18 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000652:	2101      	movs	r1, #1
 8000654:	2000      	movs	r0, #0
 8000656:	f000 fad5 	bl	8000c04 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <main+0xa0>)
 800065c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000660:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000662:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <main+0xa0>)
 8000664:	2200      	movs	r2, #0
 8000666:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000668:	4b10      	ldr	r3, [pc, #64]	@ (80006ac <main+0xa0>)
 800066a:	2200      	movs	r2, #0
 800066c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800066e:	4b0f      	ldr	r3, [pc, #60]	@ (80006ac <main+0xa0>)
 8000670:	2200      	movs	r2, #0
 8000672:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000674:	4b0d      	ldr	r3, [pc, #52]	@ (80006ac <main+0xa0>)
 8000676:	2200      	movs	r2, #0
 8000678:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800067a:	490c      	ldr	r1, [pc, #48]	@ (80006ac <main+0xa0>)
 800067c:	2000      	movs	r0, #0
 800067e:	f000 fb51 	bl	8000d24 <BSP_COM_Init>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <main+0x80>
  {
    Error_Handler();
 8000688:	f000 f90e 	bl	80008a8 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 800068c:	f003 fb18 	bl	8003cc0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <main+0x84>
 8000694:	08006834 	.word	0x08006834
 8000698:	08000879 	.word	0x08000879
 800069c:	2400005c 	.word	0x2400005c
 80006a0:	08006858 	.word	0x08006858
 80006a4:	08000899 	.word	0x08000899
 80006a8:	24000060 	.word	0x24000060
 80006ac:	2400004c 	.word	0x2400004c

080006b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b09c      	sub	sp, #112	@ 0x70
 80006b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ba:	224c      	movs	r2, #76	@ 0x4c
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f006 f85c 	bl	800677c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	2220      	movs	r2, #32
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f006 f856 	bl	800677c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006d0:	2002      	movs	r0, #2
 80006d2:	f000 ffdd 	bl	8001690 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006d6:	2300      	movs	r3, #0
 80006d8:	603b      	str	r3, [r7, #0]
 80006da:	4b28      	ldr	r3, [pc, #160]	@ (800077c <SystemClock_Config+0xcc>)
 80006dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006de:	4a27      	ldr	r2, [pc, #156]	@ (800077c <SystemClock_Config+0xcc>)
 80006e0:	f023 0301 	bic.w	r3, r3, #1
 80006e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006e6:	4b25      	ldr	r3, [pc, #148]	@ (800077c <SystemClock_Config+0xcc>)
 80006e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <SystemClock_Config+0xd0>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006f8:	4a21      	ldr	r2, [pc, #132]	@ (8000780 <SystemClock_Config+0xd0>)
 80006fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006fe:	6193      	str	r3, [r2, #24]
 8000700:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <SystemClock_Config+0xd0>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800070c:	bf00      	nop
 800070e:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <SystemClock_Config+0xd0>)
 8000710:	699b      	ldr	r3, [r3, #24]
 8000712:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000716:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800071a:	d1f8      	bne.n	800070e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000720:	2301      	movs	r3, #1
 8000722:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2340      	movs	r3, #64	@ 0x40
 8000726:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000728:	2300      	movs	r3, #0
 800072a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000730:	4618      	mov	r0, r3
 8000732:	f000 ffe7 	bl	8001704 <HAL_RCC_OscConfig>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800073c:	f000 f8b4 	bl	80008a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000740:	233f      	movs	r3, #63	@ 0x3f
 8000742:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000744:	2300      	movs	r3, #0
 8000746:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000760:	1d3b      	adds	r3, r7, #4
 8000762:	2101      	movs	r1, #1
 8000764:	4618      	mov	r0, r3
 8000766:	f001 fc27 	bl	8001fb8 <HAL_RCC_ClockConfig>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000770:	f000 f89a 	bl	80008a8 <Error_Handler>
  }
}
 8000774:	bf00      	nop
 8000776:	3770      	adds	r7, #112	@ 0x70
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	58000400 	.word	0x58000400
 8000780:	58024800 	.word	0x58024800

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08a      	sub	sp, #40	@ 0x28
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 0314 	add.w	r3, r7, #20
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	4b34      	ldr	r3, [pc, #208]	@ (800086c <MX_GPIO_Init+0xe8>)
 800079c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007a0:	4a32      	ldr	r2, [pc, #200]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007a2:	f043 0304 	orr.w	r3, r3, #4
 80007a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007aa:	4b30      	ldr	r3, [pc, #192]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b0:	f003 0304 	and.w	r3, r3, #4
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b8:	4b2c      	ldr	r3, [pc, #176]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007be:	4a2b      	ldr	r2, [pc, #172]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007c8:	4b28      	ldr	r3, [pc, #160]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d6:	4b25      	ldr	r3, [pc, #148]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007dc:	4a23      	ldr	r2, [pc, #140]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007de:	f043 0302 	orr.w	r3, r3, #2
 80007e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007e6:	4b21      	ldr	r3, [pc, #132]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ec:	f003 0302 	and.w	r3, r3, #2
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007f4:	4b1d      	ldr	r3, [pc, #116]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007fa:	4a1c      	ldr	r2, [pc, #112]	@ (800086c <MX_GPIO_Init+0xe8>)
 80007fc:	f043 0310 	orr.w	r3, r3, #16
 8000800:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000804:	4b19      	ldr	r3, [pc, #100]	@ (800086c <MX_GPIO_Init+0xe8>)
 8000806:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800080a:	f003 0310 	and.w	r3, r3, #16
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000818:	4815      	ldr	r0, [pc, #84]	@ (8000870 <MX_GPIO_Init+0xec>)
 800081a:	f000 ff05 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	2102      	movs	r1, #2
 8000822:	4814      	ldr	r0, [pc, #80]	@ (8000874 <MX_GPIO_Init+0xf0>)
 8000824:	f000 ff00 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14;
 8000828:	f244 0301 	movw	r3, #16385	@ 0x4001
 800082c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082e:	2301      	movs	r3, #1
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000836:	2300      	movs	r3, #0
 8000838:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	4619      	mov	r1, r3
 8000840:	480b      	ldr	r0, [pc, #44]	@ (8000870 <MX_GPIO_Init+0xec>)
 8000842:	f000 fd41 	bl	80012c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000846:	2302      	movs	r3, #2
 8000848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084a:	2301      	movs	r3, #1
 800084c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	2300      	movs	r3, #0
 8000854:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	4619      	mov	r1, r3
 800085c:	4805      	ldr	r0, [pc, #20]	@ (8000874 <MX_GPIO_Init+0xf0>)
 800085e:	f000 fd33 	bl	80012c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000862:	bf00      	nop
 8000864:	3728      	adds	r7, #40	@ 0x28
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	58024400 	.word	0x58024400
 8000870:	58020400 	.word	0x58020400
 8000874:	58021000 	.word	0x58021000

08000878 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

	  HAL_GPIO_TogglePin(LED1_GPIO_PORT, LED1_PIN);
 8000880:	2101      	movs	r1, #1
 8000882:	4804      	ldr	r0, [pc, #16]	@ (8000894 <StartDefaultTask+0x1c>)
 8000884:	f000 fee9 	bl	800165a <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000888:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800088c:	f003 fad0 	bl	8003e30 <osDelay>
	  HAL_GPIO_TogglePin(LED1_GPIO_PORT, LED1_PIN);
 8000890:	bf00      	nop
 8000892:	e7f5      	b.n	8000880 <StartDefaultTask+0x8>
 8000894:	58020400 	.word	0x58020400

08000898 <StartTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask */
void StartTask(void *argument)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80008a0:	2001      	movs	r0, #1
 80008a2:	f003 fac5 	bl	8003e30 <osDelay>
 80008a6:	e7fb      	b.n	80008a0 <StartTask+0x8>

080008a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ac:	b672      	cpsid	i
}
 80008ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <Error_Handler+0x8>

080008b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <HAL_MspInit+0x38>)
 80008bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008c0:	4a0a      	ldr	r2, [pc, #40]	@ (80008ec <HAL_MspInit+0x38>)
 80008c2:	f043 0302 	orr.w	r3, r3, #2
 80008c6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008ca:	4b08      	ldr	r3, [pc, #32]	@ (80008ec <HAL_MspInit+0x38>)
 80008cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008d0:	f003 0302 	and.w	r3, r3, #2
 80008d4:	607b      	str	r3, [r7, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008d8:	2200      	movs	r2, #0
 80008da:	210f      	movs	r1, #15
 80008dc:	f06f 0001 	mvn.w	r0, #1
 80008e0:	f000 fc5b 	bl	800119a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	58024400 	.word	0x58024400

080008f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <NMI_Handler+0x4>

080008f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <HardFault_Handler+0x4>

08000900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <MemManage_Handler+0x4>

08000908 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <BusFault_Handler+0x4>

08000910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <UsageFault_Handler+0x4>

08000918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800092a:	f000 fb2f 	bl	8000f8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800092e:	f005 fae9 	bl	8005f04 <xTaskGetSchedulerState>
 8000932:	4603      	mov	r3, r0
 8000934:	2b01      	cmp	r3, #1
 8000936:	d001      	beq.n	800093c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000938:	f003 ff2e 	bl	8004798 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800093c:	bf00      	nop
 800093e:	bd80      	pop	{r7, pc}

08000940 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000944:	2000      	movs	r0, #0
 8000946:	f000 f9cf 	bl	8000ce8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000954:	4b43      	ldr	r3, [pc, #268]	@ (8000a64 <SystemInit+0x114>)
 8000956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800095a:	4a42      	ldr	r2, [pc, #264]	@ (8000a64 <SystemInit+0x114>)
 800095c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000960:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000964:	4b40      	ldr	r3, [pc, #256]	@ (8000a68 <SystemInit+0x118>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f003 030f 	and.w	r3, r3, #15
 800096c:	2b06      	cmp	r3, #6
 800096e:	d807      	bhi.n	8000980 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000970:	4b3d      	ldr	r3, [pc, #244]	@ (8000a68 <SystemInit+0x118>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f023 030f 	bic.w	r3, r3, #15
 8000978:	4a3b      	ldr	r2, [pc, #236]	@ (8000a68 <SystemInit+0x118>)
 800097a:	f043 0307 	orr.w	r3, r3, #7
 800097e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000980:	4b3a      	ldr	r3, [pc, #232]	@ (8000a6c <SystemInit+0x11c>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a39      	ldr	r2, [pc, #228]	@ (8000a6c <SystemInit+0x11c>)
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800098c:	4b37      	ldr	r3, [pc, #220]	@ (8000a6c <SystemInit+0x11c>)
 800098e:	2200      	movs	r2, #0
 8000990:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000992:	4b36      	ldr	r3, [pc, #216]	@ (8000a6c <SystemInit+0x11c>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	4935      	ldr	r1, [pc, #212]	@ (8000a6c <SystemInit+0x11c>)
 8000998:	4b35      	ldr	r3, [pc, #212]	@ (8000a70 <SystemInit+0x120>)
 800099a:	4013      	ands	r3, r2
 800099c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800099e:	4b32      	ldr	r3, [pc, #200]	@ (8000a68 <SystemInit+0x118>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f003 0308 	and.w	r3, r3, #8
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d007      	beq.n	80009ba <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009aa:	4b2f      	ldr	r3, [pc, #188]	@ (8000a68 <SystemInit+0x118>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f023 030f 	bic.w	r3, r3, #15
 80009b2:	4a2d      	ldr	r2, [pc, #180]	@ (8000a68 <SystemInit+0x118>)
 80009b4:	f043 0307 	orr.w	r3, r3, #7
 80009b8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80009ba:	4b2c      	ldr	r3, [pc, #176]	@ (8000a6c <SystemInit+0x11c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80009c0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a6c <SystemInit+0x11c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80009c6:	4b29      	ldr	r3, [pc, #164]	@ (8000a6c <SystemInit+0x11c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80009cc:	4b27      	ldr	r3, [pc, #156]	@ (8000a6c <SystemInit+0x11c>)
 80009ce:	4a29      	ldr	r2, [pc, #164]	@ (8000a74 <SystemInit+0x124>)
 80009d0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80009d2:	4b26      	ldr	r3, [pc, #152]	@ (8000a6c <SystemInit+0x11c>)
 80009d4:	4a28      	ldr	r2, [pc, #160]	@ (8000a78 <SystemInit+0x128>)
 80009d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80009d8:	4b24      	ldr	r3, [pc, #144]	@ (8000a6c <SystemInit+0x11c>)
 80009da:	4a28      	ldr	r2, [pc, #160]	@ (8000a7c <SystemInit+0x12c>)
 80009dc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80009de:	4b23      	ldr	r3, [pc, #140]	@ (8000a6c <SystemInit+0x11c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80009e4:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <SystemInit+0x11c>)
 80009e6:	4a25      	ldr	r2, [pc, #148]	@ (8000a7c <SystemInit+0x12c>)
 80009e8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80009ea:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <SystemInit+0x11c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80009f0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a6c <SystemInit+0x11c>)
 80009f2:	4a22      	ldr	r2, [pc, #136]	@ (8000a7c <SystemInit+0x12c>)
 80009f4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80009f6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a6c <SystemInit+0x11c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80009fc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a6c <SystemInit+0x11c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a1a      	ldr	r2, [pc, #104]	@ (8000a6c <SystemInit+0x11c>)
 8000a02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a06:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a08:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <SystemInit+0x11c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <SystemInit+0x130>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <SystemInit+0x134>)
 8000a14:	4013      	ands	r3, r2
 8000a16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a1a:	d202      	bcs.n	8000a22 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a88 <SystemInit+0x138>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a22:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <SystemInit+0x11c>)
 8000a24:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d113      	bne.n	8000a58 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a30:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <SystemInit+0x11c>)
 8000a32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a36:	4a0d      	ldr	r2, [pc, #52]	@ (8000a6c <SystemInit+0x11c>)
 8000a38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a3c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a40:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <SystemInit+0x13c>)
 8000a42:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a46:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a48:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <SystemInit+0x11c>)
 8000a4a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a4e:	4a07      	ldr	r2, [pc, #28]	@ (8000a6c <SystemInit+0x11c>)
 8000a50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a54:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	e000ed00 	.word	0xe000ed00
 8000a68:	52002000 	.word	0x52002000
 8000a6c:	58024400 	.word	0x58024400
 8000a70:	eaf6ed7f 	.word	0xeaf6ed7f
 8000a74:	02020200 	.word	0x02020200
 8000a78:	01ff0000 	.word	0x01ff0000
 8000a7c:	01010280 	.word	0x01010280
 8000a80:	5c001000 	.word	0x5c001000
 8000a84:	ffff0000 	.word	0xffff0000
 8000a88:	51008108 	.word	0x51008108
 8000a8c:	52004000 	.word	0x52004000

08000a90 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000a94:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <ExitRun0Mode+0x2c>)
 8000a96:	68db      	ldr	r3, [r3, #12]
 8000a98:	4a08      	ldr	r2, [pc, #32]	@ (8000abc <ExitRun0Mode+0x2c>)
 8000a9a:	f043 0302 	orr.w	r3, r3, #2
 8000a9e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000aa0:	bf00      	nop
 8000aa2:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <ExitRun0Mode+0x2c>)
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d0f9      	beq.n	8000aa2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000aae:	bf00      	nop
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	58024800 	.word	0x58024800

08000ac0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ac0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000afc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000ac4:	f7ff ffe4 	bl	8000a90 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ac8:	f7ff ff42 	bl	8000950 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	@ (8000b00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	@ (8000b04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000af2:	f005 fe4b 	bl	800678c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000af6:	f7ff fd89 	bl	800060c <main>
  bx  lr
 8000afa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000afc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000b00:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b04:	24000030 	.word	0x24000030
  ldr r2, =_sidata
 8000b08:	080068c0 	.word	0x080068c0
  ldr r2, =_sbss
 8000b0c:	24000030 	.word	0x24000030
  ldr r4, =_ebss
 8000b10:	24004a54 	.word	0x24004a54

08000b14 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC3_IRQHandler>
	...

08000b18 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08c      	sub	sp, #48	@ 0x30
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000b22:	2300      	movs	r3, #0
 8000b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d009      	beq.n	8000b40 <BSP_LED_Init+0x28>
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d006      	beq.n	8000b40 <BSP_LED_Init+0x28>
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	2b02      	cmp	r3, #2
 8000b36:	d003      	beq.n	8000b40 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000b38:	f06f 0301 	mvn.w	r3, #1
 8000b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b3e:	e055      	b.n	8000bec <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d10f      	bne.n	8000b66 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b4e:	f043 0302 	orr.w	r3, r3, #2
 8000b52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b56:	4b28      	ldr	r3, [pc, #160]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b5c:	f003 0302 	and.w	r3, r3, #2
 8000b60:	617b      	str	r3, [r7, #20]
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	e021      	b.n	8000baa <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	2b01      	cmp	r3, #1
 8000b6a:	d10f      	bne.n	8000b8c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000b6c:	4b22      	ldr	r3, [pc, #136]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b72:	4a21      	ldr	r2, [pc, #132]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b82:	f003 0302 	and.w	r3, r3, #2
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	e00e      	b.n	8000baa <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000b8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b92:	4a19      	ldr	r2, [pc, #100]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b94:	f043 0302 	orr.w	r3, r3, #2
 8000b98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b9c:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <BSP_LED_Init+0xe0>)
 8000b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba2:	f003 0302 	and.w	r3, r3, #2
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	4a13      	ldr	r2, [pc, #76]	@ (8000bfc <BSP_LED_Init+0xe4>)
 8000bae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bb2:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000bc0:	79fb      	ldrb	r3, [r7, #7]
 8000bc2:	4a0f      	ldr	r2, [pc, #60]	@ (8000c00 <BSP_LED_Init+0xe8>)
 8000bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bc8:	f107 0218 	add.w	r2, r7, #24
 8000bcc:	4611      	mov	r1, r2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f000 fb7a 	bl	80012c8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000bd4:	79fb      	ldrb	r3, [r7, #7]
 8000bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8000c00 <BSP_LED_Init+0xe8>)
 8000bd8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	4a07      	ldr	r2, [pc, #28]	@ (8000bfc <BSP_LED_Init+0xe4>)
 8000be0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000be4:	2200      	movs	r2, #0
 8000be6:	4619      	mov	r1, r3
 8000be8:	f000 fd1e 	bl	8001628 <HAL_GPIO_WritePin>
  }

  return ret;
 8000bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3730      	adds	r7, #48	@ 0x30
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	0800688c 	.word	0x0800688c
 8000c00:	2400000c 	.word	0x2400000c

08000c04 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	460a      	mov	r2, r1
 8000c0e:	71fb      	strb	r3, [r7, #7]
 8000c10:	4613      	mov	r3, r2
 8000c12:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000c14:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd0 <BSP_PB_Init+0xcc>)
 8000c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1a:	4a2d      	ldr	r2, [pc, #180]	@ (8000cd0 <BSP_PB_Init+0xcc>)
 8000c1c:	f043 0304 	orr.w	r3, r3, #4
 8000c20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c24:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd0 <BSP_PB_Init+0xcc>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000c32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c36:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000c40:	79bb      	ldrb	r3, [r7, #6]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d10c      	bne.n	8000c60 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	4a21      	ldr	r2, [pc, #132]	@ (8000cd4 <BSP_PB_Init+0xd0>)
 8000c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c52:	f107 020c 	add.w	r2, r7, #12
 8000c56:	4611      	mov	r1, r2
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 fb35 	bl	80012c8 <HAL_GPIO_Init>
 8000c5e:	e031      	b.n	8000cc4 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000c60:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c64:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	4a1a      	ldr	r2, [pc, #104]	@ (8000cd4 <BSP_PB_Init+0xd0>)
 8000c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c6e:	f107 020c 	add.w	r2, r7, #12
 8000c72:	4611      	mov	r1, r2
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 fb27 	bl	80012c8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	00db      	lsls	r3, r3, #3
 8000c7e:	4a16      	ldr	r2, [pc, #88]	@ (8000cd8 <BSP_PB_Init+0xd4>)
 8000c80:	441a      	add	r2, r3
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	4915      	ldr	r1, [pc, #84]	@ (8000cdc <BSP_PB_Init+0xd8>)
 8000c86:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4610      	mov	r0, r2
 8000c8e:	f000 fad7 	bl	8001240 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	00db      	lsls	r3, r3, #3
 8000c96:	4a10      	ldr	r2, [pc, #64]	@ (8000cd8 <BSP_PB_Init+0xd4>)
 8000c98:	1898      	adds	r0, r3, r2
 8000c9a:	79fb      	ldrb	r3, [r7, #7]
 8000c9c:	4a10      	ldr	r2, [pc, #64]	@ (8000ce0 <BSP_PB_Init+0xdc>)
 8000c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	f000 faac 	bl	8001202 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000caa:	2028      	movs	r0, #40	@ 0x28
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce4 <BSP_PB_Init+0xe0>)
 8000cb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	f000 fa6f 	bl	800119a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000cbc:	2328      	movs	r3, #40	@ 0x28
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fa85 	bl	80011ce <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3720      	adds	r7, #32
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	58024400 	.word	0x58024400
 8000cd4:	24000018 	.word	0x24000018
 8000cd8:	24000064 	.word	0x24000064
 8000cdc:	08006894 	.word	0x08006894
 8000ce0:	2400001c 	.word	0x2400001c
 8000ce4:	24000020 	.word	0x24000020

08000ce8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	4603      	mov	r3, r0
 8000cf0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	00db      	lsls	r3, r3, #3
 8000cf6:	4a04      	ldr	r2, [pc, #16]	@ (8000d08 <BSP_PB_IRQHandler+0x20>)
 8000cf8:	4413      	add	r3, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f000 fab4 	bl	8001268 <HAL_EXTI_IRQHandler>
}
 8000d00:	bf00      	nop
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	24000064 	.word	0x24000064

08000d0c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000d16:	bf00      	nop
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
	...

08000d24 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b084      	sub	sp, #16
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	6039      	str	r1, [r7, #0]
 8000d2e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d003      	beq.n	8000d42 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d3a:	f06f 0301 	mvn.w	r3, #1
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	e018      	b.n	8000d74 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	2294      	movs	r2, #148	@ 0x94
 8000d46:	fb02 f303 	mul.w	r3, r2, r3
 8000d4a:	4a0d      	ldr	r2, [pc, #52]	@ (8000d80 <BSP_COM_Init+0x5c>)
 8000d4c:	4413      	add	r3, r2
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f852 	bl	8000df8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2294      	movs	r2, #148	@ 0x94
 8000d58:	fb02 f303 	mul.w	r3, r2, r3
 8000d5c:	4a08      	ldr	r2, [pc, #32]	@ (8000d80 <BSP_COM_Init+0x5c>)
 8000d5e:	4413      	add	r3, r2
 8000d60:	6839      	ldr	r1, [r7, #0]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 f80e 	bl	8000d84 <MX_USART3_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d002      	beq.n	8000d74 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000d6e:	f06f 0303 	mvn.w	r3, #3
 8000d72:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000d74:	68fb      	ldr	r3, [r7, #12]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3710      	adds	r7, #16
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	2400006c 	.word	0x2400006c

08000d84 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000d8e:	4b15      	ldr	r3, [pc, #84]	@ (8000de4 <MX_USART3_Init+0x60>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	220c      	movs	r2, #12
 8000da2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	895b      	ldrh	r3, [r3, #10]
 8000da8:	461a      	mov	r2, r3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685a      	ldr	r2, [r3, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	891b      	ldrh	r3, [r3, #8]
 8000dba:	461a      	mov	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	899b      	ldrh	r3, [r3, #12]
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000dd0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f001 ff3a 	bl	8002c4c <HAL_UART_Init>
 8000dd8:	4603      	mov	r3, r0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	24000008 	.word	0x24000008

08000de8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000dec:	2000      	movs	r0, #0
 8000dee:	f7ff ff8d 	bl	8000d0c <BSP_PB_Callback>
}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	@ 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000e00:	4b27      	ldr	r3, [pc, #156]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e06:	4a26      	ldr	r2, [pc, #152]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e08:	f043 0308 	orr.w	r3, r3, #8
 8000e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e10:	4b23      	ldr	r3, [pc, #140]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	f003 0308 	and.w	r3, r3, #8
 8000e1a:	613b      	str	r3, [r7, #16]
 8000e1c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000e1e:	4b20      	ldr	r3, [pc, #128]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e26:	f043 0308 	orr.w	r3, r3, #8
 8000e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	f003 0308 	and.w	r3, r3, #8
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000e3c:	4b18      	ldr	r3, [pc, #96]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e42:	4a17      	ldr	r2, [pc, #92]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e48:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <COM1_MspInit+0xa8>)
 8000e4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000e5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e60:	2302      	movs	r3, #2
 8000e62:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e64:	2302      	movs	r3, #2
 8000e66:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000e6c:	2307      	movs	r3, #7
 8000e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000e70:	f107 0314 	add.w	r3, r7, #20
 8000e74:	4619      	mov	r1, r3
 8000e76:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <COM1_MspInit+0xac>)
 8000e78:	f000 fa26 	bl	80012c8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000e7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e80:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000e82:	2302      	movs	r3, #2
 8000e84:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000e86:	2307      	movs	r3, #7
 8000e88:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4804      	ldr	r0, [pc, #16]	@ (8000ea4 <COM1_MspInit+0xac>)
 8000e92:	f000 fa19 	bl	80012c8 <HAL_GPIO_Init>
}
 8000e96:	bf00      	nop
 8000e98:	3728      	adds	r7, #40	@ 0x28
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	58024400 	.word	0x58024400
 8000ea4:	58020c00 	.word	0x58020c00

08000ea8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eae:	2003      	movs	r0, #3
 8000eb0:	f000 f968 	bl	8001184 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000eb4:	f001 fa36 	bl	8002324 <HAL_RCC_GetSysClockFreq>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <HAL_Init+0x68>)
 8000ebc:	699b      	ldr	r3, [r3, #24]
 8000ebe:	0a1b      	lsrs	r3, r3, #8
 8000ec0:	f003 030f 	and.w	r3, r3, #15
 8000ec4:	4913      	ldr	r1, [pc, #76]	@ (8000f14 <HAL_Init+0x6c>)
 8000ec6:	5ccb      	ldrb	r3, [r1, r3]
 8000ec8:	f003 031f 	and.w	r3, r3, #31
 8000ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <HAL_Init+0x68>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	4a0e      	ldr	r2, [pc, #56]	@ (8000f14 <HAL_Init+0x6c>)
 8000edc:	5cd3      	ldrb	r3, [r2, r3]
 8000ede:	f003 031f 	and.w	r3, r3, #31
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f18 <HAL_Init+0x70>)
 8000eea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000eec:	4a0b      	ldr	r2, [pc, #44]	@ (8000f1c <HAL_Init+0x74>)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ef2:	200f      	movs	r0, #15
 8000ef4:	f000 f814 	bl	8000f20 <HAL_InitTick>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e002      	b.n	8000f08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f02:	f7ff fcd7 	bl	80008b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f06:	2300      	movs	r3, #0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	58024400 	.word	0x58024400
 8000f14:	0800687c 	.word	0x0800687c
 8000f18:	24000004 	.word	0x24000004
 8000f1c:	24000000 	.word	0x24000000

08000f20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f28:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <HAL_InitTick+0x60>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d101      	bne.n	8000f34 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e021      	b.n	8000f78 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f34:	4b13      	ldr	r3, [pc, #76]	@ (8000f84 <HAL_InitTick+0x64>)
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <HAL_InitTick+0x60>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 f94d 	bl	80011ea <HAL_SYSTICK_Config>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e00e      	b.n	8000f78 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	d80a      	bhi.n	8000f76 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f60:	2200      	movs	r2, #0
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	f04f 30ff 	mov.w	r0, #4294967295
 8000f68:	f000 f917 	bl	800119a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f6c:	4a06      	ldr	r2, [pc, #24]	@ (8000f88 <HAL_InitTick+0x68>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f72:	2300      	movs	r3, #0
 8000f74:	e000      	b.n	8000f78 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	24000028 	.word	0x24000028
 8000f84:	24000000 	.word	0x24000000
 8000f88:	24000024 	.word	0x24000024

08000f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <HAL_IncTick+0x20>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	461a      	mov	r2, r3
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <HAL_IncTick+0x24>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	4a04      	ldr	r2, [pc, #16]	@ (8000fb0 <HAL_IncTick+0x24>)
 8000f9e:	6013      	str	r3, [r2, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	24000028 	.word	0x24000028
 8000fb0:	24000100 	.word	0x24000100

08000fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b03      	ldr	r3, [pc, #12]	@ (8000fc8 <HAL_GetTick+0x14>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	24000100 	.word	0x24000100

08000fcc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000fd0:	4b03      	ldr	r3, [pc, #12]	@ (8000fe0 <HAL_GetREVID+0x14>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	0c1b      	lsrs	r3, r3, #16
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	5c001000 	.word	0x5c001000

08000fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8001024 <__NVIC_SetPriorityGrouping+0x40>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ffa:	68ba      	ldr	r2, [r7, #8]
 8000ffc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001000:	4013      	ands	r3, r2
 8001002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800100c:	4b06      	ldr	r3, [pc, #24]	@ (8001028 <__NVIC_SetPriorityGrouping+0x44>)
 800100e:	4313      	orrs	r3, r2
 8001010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001012:	4a04      	ldr	r2, [pc, #16]	@ (8001024 <__NVIC_SetPriorityGrouping+0x40>)
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	60d3      	str	r3, [r2, #12]
}
 8001018:	bf00      	nop
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr
 8001024:	e000ed00 	.word	0xe000ed00
 8001028:	05fa0000 	.word	0x05fa0000

0800102c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001030:	4b04      	ldr	r3, [pc, #16]	@ (8001044 <__NVIC_GetPriorityGrouping+0x18>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	0a1b      	lsrs	r3, r3, #8
 8001036:	f003 0307 	and.w	r3, r3, #7
}
 800103a:	4618      	mov	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001052:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001056:	2b00      	cmp	r3, #0
 8001058:	db0b      	blt.n	8001072 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	f003 021f 	and.w	r2, r3, #31
 8001060:	4907      	ldr	r1, [pc, #28]	@ (8001080 <__NVIC_EnableIRQ+0x38>)
 8001062:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001066:	095b      	lsrs	r3, r3, #5
 8001068:	2001      	movs	r0, #1
 800106a:	fa00 f202 	lsl.w	r2, r0, r2
 800106e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000e100 	.word	0xe000e100

08001084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001090:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001094:	2b00      	cmp	r3, #0
 8001096:	db0a      	blt.n	80010ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	b2da      	uxtb	r2, r3
 800109c:	490c      	ldr	r1, [pc, #48]	@ (80010d0 <__NVIC_SetPriority+0x4c>)
 800109e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010a2:	0112      	lsls	r2, r2, #4
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	440b      	add	r3, r1
 80010a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ac:	e00a      	b.n	80010c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4908      	ldr	r1, [pc, #32]	@ (80010d4 <__NVIC_SetPriority+0x50>)
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	f003 030f 	and.w	r3, r3, #15
 80010ba:	3b04      	subs	r3, #4
 80010bc:	0112      	lsls	r2, r2, #4
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	440b      	add	r3, r1
 80010c2:	761a      	strb	r2, [r3, #24]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	e000e100 	.word	0xe000e100
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b089      	sub	sp, #36	@ 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f1c3 0307 	rsb	r3, r3, #7
 80010f2:	2b04      	cmp	r3, #4
 80010f4:	bf28      	it	cs
 80010f6:	2304      	movcs	r3, #4
 80010f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3304      	adds	r3, #4
 80010fe:	2b06      	cmp	r3, #6
 8001100:	d902      	bls.n	8001108 <NVIC_EncodePriority+0x30>
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3b03      	subs	r3, #3
 8001106:	e000      	b.n	800110a <NVIC_EncodePriority+0x32>
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	f04f 32ff 	mov.w	r2, #4294967295
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43da      	mvns	r2, r3
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	401a      	ands	r2, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	fa01 f303 	lsl.w	r3, r1, r3
 800112a:	43d9      	mvns	r1, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001130:	4313      	orrs	r3, r2
         );
}
 8001132:	4618      	mov	r0, r3
 8001134:	3724      	adds	r7, #36	@ 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001150:	d301      	bcc.n	8001156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001152:	2301      	movs	r3, #1
 8001154:	e00f      	b.n	8001176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001156:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <SysTick_Config+0x40>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115e:	210f      	movs	r1, #15
 8001160:	f04f 30ff 	mov.w	r0, #4294967295
 8001164:	f7ff ff8e 	bl	8001084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001168:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <SysTick_Config+0x40>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116e:	4b04      	ldr	r3, [pc, #16]	@ (8001180 <SysTick_Config+0x40>)
 8001170:	2207      	movs	r2, #7
 8001172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010

08001184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff29 	bl	8000fe4 <__NVIC_SetPriorityGrouping>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	4603      	mov	r3, r0
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
 80011a6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011a8:	f7ff ff40 	bl	800102c <__NVIC_GetPriorityGrouping>
 80011ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	68b9      	ldr	r1, [r7, #8]
 80011b2:	6978      	ldr	r0, [r7, #20]
 80011b4:	f7ff ff90 	bl	80010d8 <NVIC_EncodePriority>
 80011b8:	4602      	mov	r2, r0
 80011ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ff5f 	bl	8001084 <__NVIC_SetPriority>
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff33 	bl	8001048 <__NVIC_EnableIRQ>
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ffa4 	bl	8001140 <SysTick_Config>
 80011f8:	4603      	mov	r3, r0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001202:	b480      	push	{r7}
 8001204:	b087      	sub	sp, #28
 8001206:	af00      	add	r7, sp, #0
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	460b      	mov	r3, r1
 800120c:	607a      	str	r2, [r7, #4]
 800120e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001210:	2300      	movs	r3, #0
 8001212:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e00a      	b.n	8001234 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800121e:	7afb      	ldrb	r3, [r7, #11]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d103      	bne.n	800122c <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	605a      	str	r2, [r3, #4]
      break;
 800122a:	e002      	b.n	8001232 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	75fb      	strb	r3, [r7, #23]
      break;
 8001230:	bf00      	nop
  }

  return status;
 8001232:	7dfb      	ldrb	r3, [r7, #23]
}
 8001234:	4618      	mov	r0, r3
 8001236:	371c      	adds	r7, #28
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e003      	b.n	800125c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	683a      	ldr	r2, [r7, #0]
 8001258:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800125a:	2300      	movs	r3, #0
  }
}
 800125c:	4618      	mov	r0, r3
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr

08001268 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	0c1b      	lsrs	r3, r3, #16
 8001276:	f003 0303 	and.w	r3, r3, #3
 800127a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 031f 	and.w	r3, r3, #31
 8001284:	2201      	movs	r2, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	011a      	lsls	r2, r3, #4
 8001290:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <HAL_EXTI_IRQHandler+0x5c>)
 8001292:	4413      	add	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4013      	ands	r3, r2
 800129e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d009      	beq.n	80012ba <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d002      	beq.n	80012ba <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4798      	blx	r3
    }
  }
}
 80012ba:	bf00      	nop
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	58000088 	.word	0x58000088

080012c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b089      	sub	sp, #36	@ 0x24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80012d6:	4b89      	ldr	r3, [pc, #548]	@ (80014fc <HAL_GPIO_Init+0x234>)
 80012d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012da:	e194      	b.n	8001606 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	2101      	movs	r1, #1
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	fa01 f303 	lsl.w	r3, r1, r3
 80012e8:	4013      	ands	r3, r2
 80012ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f000 8186 	beq.w	8001600 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d005      	beq.n	800130c <HAL_GPIO_Init+0x44>
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 0303 	and.w	r3, r3, #3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d130      	bne.n	800136e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	2203      	movs	r2, #3
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	68da      	ldr	r2, [r3, #12]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001342:	2201      	movs	r2, #1
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	43db      	mvns	r3, r3
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	4013      	ands	r3, r2
 8001350:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	091b      	lsrs	r3, r3, #4
 8001358:	f003 0201 	and.w	r2, r3, #1
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	2b03      	cmp	r3, #3
 8001378:	d017      	beq.n	80013aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	2203      	movs	r2, #3
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	689a      	ldr	r2, [r3, #8]
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f003 0303 	and.w	r3, r3, #3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d123      	bne.n	80013fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013b6:	69fb      	ldr	r3, [r7, #28]
 80013b8:	08da      	lsrs	r2, r3, #3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3208      	adds	r2, #8
 80013be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	220f      	movs	r2, #15
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4013      	ands	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	691a      	ldr	r2, [r3, #16]
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	f003 0307 	and.w	r3, r3, #7
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	08da      	lsrs	r2, r3, #3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3208      	adds	r2, #8
 80013f8:	69b9      	ldr	r1, [r7, #24]
 80013fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	2203      	movs	r2, #3
 800140a:	fa02 f303 	lsl.w	r3, r2, r3
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f003 0203 	and.w	r2, r3, #3
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	69ba      	ldr	r2, [r7, #24]
 8001428:	4313      	orrs	r3, r2
 800142a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800143a:	2b00      	cmp	r3, #0
 800143c:	f000 80e0 	beq.w	8001600 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001440:	4b2f      	ldr	r3, [pc, #188]	@ (8001500 <HAL_GPIO_Init+0x238>)
 8001442:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001446:	4a2e      	ldr	r2, [pc, #184]	@ (8001500 <HAL_GPIO_Init+0x238>)
 8001448:	f043 0302 	orr.w	r3, r3, #2
 800144c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001450:	4b2b      	ldr	r3, [pc, #172]	@ (8001500 <HAL_GPIO_Init+0x238>)
 8001452:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800145e:	4a29      	ldr	r2, [pc, #164]	@ (8001504 <HAL_GPIO_Init+0x23c>)
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	089b      	lsrs	r3, r3, #2
 8001464:	3302      	adds	r3, #2
 8001466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800146a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	f003 0303 	and.w	r3, r3, #3
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	220f      	movs	r2, #15
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43db      	mvns	r3, r3
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	4013      	ands	r3, r2
 8001480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a20      	ldr	r2, [pc, #128]	@ (8001508 <HAL_GPIO_Init+0x240>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d052      	beq.n	8001530 <HAL_GPIO_Init+0x268>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a1f      	ldr	r2, [pc, #124]	@ (800150c <HAL_GPIO_Init+0x244>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d031      	beq.n	80014f6 <HAL_GPIO_Init+0x22e>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a1e      	ldr	r2, [pc, #120]	@ (8001510 <HAL_GPIO_Init+0x248>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d02b      	beq.n	80014f2 <HAL_GPIO_Init+0x22a>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a1d      	ldr	r2, [pc, #116]	@ (8001514 <HAL_GPIO_Init+0x24c>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d025      	beq.n	80014ee <HAL_GPIO_Init+0x226>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001518 <HAL_GPIO_Init+0x250>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d01f      	beq.n	80014ea <HAL_GPIO_Init+0x222>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a1b      	ldr	r2, [pc, #108]	@ (800151c <HAL_GPIO_Init+0x254>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d019      	beq.n	80014e6 <HAL_GPIO_Init+0x21e>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a1a      	ldr	r2, [pc, #104]	@ (8001520 <HAL_GPIO_Init+0x258>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d013      	beq.n	80014e2 <HAL_GPIO_Init+0x21a>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a19      	ldr	r2, [pc, #100]	@ (8001524 <HAL_GPIO_Init+0x25c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d00d      	beq.n	80014de <HAL_GPIO_Init+0x216>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a18      	ldr	r2, [pc, #96]	@ (8001528 <HAL_GPIO_Init+0x260>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d007      	beq.n	80014da <HAL_GPIO_Init+0x212>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a17      	ldr	r2, [pc, #92]	@ (800152c <HAL_GPIO_Init+0x264>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d101      	bne.n	80014d6 <HAL_GPIO_Init+0x20e>
 80014d2:	2309      	movs	r3, #9
 80014d4:	e02d      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014d6:	230a      	movs	r3, #10
 80014d8:	e02b      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014da:	2308      	movs	r3, #8
 80014dc:	e029      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014de:	2307      	movs	r3, #7
 80014e0:	e027      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014e2:	2306      	movs	r3, #6
 80014e4:	e025      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014e6:	2305      	movs	r3, #5
 80014e8:	e023      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014ea:	2304      	movs	r3, #4
 80014ec:	e021      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014ee:	2303      	movs	r3, #3
 80014f0:	e01f      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e01d      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e01b      	b.n	8001532 <HAL_GPIO_Init+0x26a>
 80014fa:	bf00      	nop
 80014fc:	58000080 	.word	0x58000080
 8001500:	58024400 	.word	0x58024400
 8001504:	58000400 	.word	0x58000400
 8001508:	58020000 	.word	0x58020000
 800150c:	58020400 	.word	0x58020400
 8001510:	58020800 	.word	0x58020800
 8001514:	58020c00 	.word	0x58020c00
 8001518:	58021000 	.word	0x58021000
 800151c:	58021400 	.word	0x58021400
 8001520:	58021800 	.word	0x58021800
 8001524:	58021c00 	.word	0x58021c00
 8001528:	58022000 	.word	0x58022000
 800152c:	58022400 	.word	0x58022400
 8001530:	2300      	movs	r3, #0
 8001532:	69fa      	ldr	r2, [r7, #28]
 8001534:	f002 0203 	and.w	r2, r2, #3
 8001538:	0092      	lsls	r2, r2, #2
 800153a:	4093      	lsls	r3, r2
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4313      	orrs	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001542:	4938      	ldr	r1, [pc, #224]	@ (8001624 <HAL_GPIO_Init+0x35c>)
 8001544:	69fb      	ldr	r3, [r7, #28]
 8001546:	089b      	lsrs	r3, r3, #2
 8001548:	3302      	adds	r3, #2
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001550:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	43db      	mvns	r3, r3
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	4013      	ands	r3, r2
 8001560:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	4313      	orrs	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001576:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800157e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	43db      	mvns	r3, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4013      	ands	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d003      	beq.n	80015a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80015a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	43db      	mvns	r3, r3
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	4013      	ands	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d003      	beq.n	80015d0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	43db      	mvns	r3, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4013      	ands	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	3301      	adds	r3, #1
 8001604:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	fa22 f303 	lsr.w	r3, r2, r3
 8001610:	2b00      	cmp	r3, #0
 8001612:	f47f ae63 	bne.w	80012dc <HAL_GPIO_Init+0x14>
  }
}
 8001616:	bf00      	nop
 8001618:	bf00      	nop
 800161a:	3724      	adds	r7, #36	@ 0x24
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	58000400 	.word	0x58000400

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001638:	787b      	ldrb	r3, [r7, #1]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001644:	e003      	b.n	800164e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	041a      	lsls	r2, r3, #16
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	619a      	str	r2, [r3, #24]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800165a:	b480      	push	{r7}
 800165c:	b085      	sub	sp, #20
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	460b      	mov	r3, r1
 8001664:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	695b      	ldr	r3, [r3, #20]
 800166a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800166c:	887a      	ldrh	r2, [r7, #2]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4013      	ands	r3, r2
 8001672:	041a      	lsls	r2, r3, #16
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	43d9      	mvns	r1, r3
 8001678:	887b      	ldrh	r3, [r7, #2]
 800167a:	400b      	ands	r3, r1
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	619a      	str	r2, [r3, #24]
}
 8001682:	bf00      	nop
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001698:	4b19      	ldr	r3, [pc, #100]	@ (8001700 <HAL_PWREx_ConfigSupply+0x70>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	d00a      	beq.n	80016ba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80016a4:	4b16      	ldr	r3, [pc, #88]	@ (8001700 <HAL_PWREx_ConfigSupply+0x70>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	f003 0307 	and.w	r3, r3, #7
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d001      	beq.n	80016b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e01f      	b.n	80016f6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e01d      	b.n	80016f6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80016ba:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <HAL_PWREx_ConfigSupply+0x70>)
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	f023 0207 	bic.w	r2, r3, #7
 80016c2:	490f      	ldr	r1, [pc, #60]	@ (8001700 <HAL_PWREx_ConfigSupply+0x70>)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80016ca:	f7ff fc73 	bl	8000fb4 <HAL_GetTick>
 80016ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80016d0:	e009      	b.n	80016e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80016d2:	f7ff fc6f 	bl	8000fb4 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016e0:	d901      	bls.n	80016e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e007      	b.n	80016f6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80016e6:	4b06      	ldr	r3, [pc, #24]	@ (8001700 <HAL_PWREx_ConfigSupply+0x70>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016f2:	d1ee      	bne.n	80016d2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	58024800 	.word	0x58024800

08001704 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08c      	sub	sp, #48	@ 0x30
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d102      	bne.n	8001718 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	f000 bc48 	b.w	8001fa8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	2b00      	cmp	r3, #0
 8001722:	f000 8088 	beq.w	8001836 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001726:	4b99      	ldr	r3, [pc, #612]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001728:	691b      	ldr	r3, [r3, #16]
 800172a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800172e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001730:	4b96      	ldr	r3, [pc, #600]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001738:	2b10      	cmp	r3, #16
 800173a:	d007      	beq.n	800174c <HAL_RCC_OscConfig+0x48>
 800173c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800173e:	2b18      	cmp	r3, #24
 8001740:	d111      	bne.n	8001766 <HAL_RCC_OscConfig+0x62>
 8001742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d10c      	bne.n	8001766 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800174c:	4b8f      	ldr	r3, [pc, #572]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d06d      	beq.n	8001834 <HAL_RCC_OscConfig+0x130>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d169      	bne.n	8001834 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	f000 bc21 	b.w	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800176e:	d106      	bne.n	800177e <HAL_RCC_OscConfig+0x7a>
 8001770:	4b86      	ldr	r3, [pc, #536]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a85      	ldr	r2, [pc, #532]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001776:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	e02e      	b.n	80017dc <HAL_RCC_OscConfig+0xd8>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d10c      	bne.n	80017a0 <HAL_RCC_OscConfig+0x9c>
 8001786:	4b81      	ldr	r3, [pc, #516]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a80      	ldr	r2, [pc, #512]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 800178c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	4b7e      	ldr	r3, [pc, #504]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a7d      	ldr	r2, [pc, #500]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001798:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	e01d      	b.n	80017dc <HAL_RCC_OscConfig+0xd8>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017a8:	d10c      	bne.n	80017c4 <HAL_RCC_OscConfig+0xc0>
 80017aa:	4b78      	ldr	r3, [pc, #480]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a77      	ldr	r2, [pc, #476]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017b4:	6013      	str	r3, [r2, #0]
 80017b6:	4b75      	ldr	r3, [pc, #468]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a74      	ldr	r2, [pc, #464]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017c0:	6013      	str	r3, [r2, #0]
 80017c2:	e00b      	b.n	80017dc <HAL_RCC_OscConfig+0xd8>
 80017c4:	4b71      	ldr	r3, [pc, #452]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a70      	ldr	r2, [pc, #448]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	4b6e      	ldr	r3, [pc, #440]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a6d      	ldr	r2, [pc, #436]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80017d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d013      	beq.n	800180c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e4:	f7ff fbe6 	bl	8000fb4 <HAL_GetTick>
 80017e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017ec:	f7ff fbe2 	bl	8000fb4 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b64      	cmp	r3, #100	@ 0x64
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e3d4      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017fe:	4b63      	ldr	r3, [pc, #396]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d0f0      	beq.n	80017ec <HAL_RCC_OscConfig+0xe8>
 800180a:	e014      	b.n	8001836 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180c:	f7ff fbd2 	bl	8000fb4 <HAL_GetTick>
 8001810:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001814:	f7ff fbce 	bl	8000fb4 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b64      	cmp	r3, #100	@ 0x64
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e3c0      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001826:	4b59      	ldr	r3, [pc, #356]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x110>
 8001832:	e000      	b.n	8001836 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001834:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 80ca 	beq.w	80019d8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001844:	4b51      	ldr	r3, [pc, #324]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800184c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800184e:	4b4f      	ldr	r3, [pc, #316]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001852:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001854:	6a3b      	ldr	r3, [r7, #32]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d007      	beq.n	800186a <HAL_RCC_OscConfig+0x166>
 800185a:	6a3b      	ldr	r3, [r7, #32]
 800185c:	2b18      	cmp	r3, #24
 800185e:	d156      	bne.n	800190e <HAL_RCC_OscConfig+0x20a>
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f003 0303 	and.w	r3, r3, #3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d151      	bne.n	800190e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800186a:	4b48      	ldr	r3, [pc, #288]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0304 	and.w	r3, r3, #4
 8001872:	2b00      	cmp	r3, #0
 8001874:	d005      	beq.n	8001882 <HAL_RCC_OscConfig+0x17e>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d101      	bne.n	8001882 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e392      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001882:	4b42      	ldr	r3, [pc, #264]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 0219 	bic.w	r2, r3, #25
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	493f      	ldr	r1, [pc, #252]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001890:	4313      	orrs	r3, r2
 8001892:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001894:	f7ff fb8e 	bl	8000fb4 <HAL_GetTick>
 8001898:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800189c:	f7ff fb8a 	bl	8000fb4 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e37c      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80018ae:	4b37      	ldr	r3, [pc, #220]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f0      	beq.n	800189c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ba:	f7ff fb87 	bl	8000fcc <HAL_GetREVID>
 80018be:	4603      	mov	r3, r0
 80018c0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d817      	bhi.n	80018f8 <HAL_RCC_OscConfig+0x1f4>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	691b      	ldr	r3, [r3, #16]
 80018cc:	2b40      	cmp	r3, #64	@ 0x40
 80018ce:	d108      	bne.n	80018e2 <HAL_RCC_OscConfig+0x1de>
 80018d0:	4b2e      	ldr	r3, [pc, #184]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80018d8:	4a2c      	ldr	r2, [pc, #176]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80018da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018de:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018e0:	e07a      	b.n	80019d8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e2:	4b2a      	ldr	r3, [pc, #168]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	691b      	ldr	r3, [r3, #16]
 80018ee:	031b      	lsls	r3, r3, #12
 80018f0:	4926      	ldr	r1, [pc, #152]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80018f2:	4313      	orrs	r3, r2
 80018f4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018f6:	e06f      	b.n	80019d8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f8:	4b24      	ldr	r3, [pc, #144]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	691b      	ldr	r3, [r3, #16]
 8001904:	061b      	lsls	r3, r3, #24
 8001906:	4921      	ldr	r1, [pc, #132]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001908:	4313      	orrs	r3, r2
 800190a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800190c:	e064      	b.n	80019d8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d047      	beq.n	80019a6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001916:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f023 0219 	bic.w	r2, r3, #25
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	491a      	ldr	r1, [pc, #104]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001924:	4313      	orrs	r3, r2
 8001926:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7ff fb44 	bl	8000fb4 <HAL_GetTick>
 800192c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001930:	f7ff fb40 	bl	8000fb4 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e332      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001942:	4b12      	ldr	r3, [pc, #72]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f0      	beq.n	8001930 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800194e:	f7ff fb3d 	bl	8000fcc <HAL_GetREVID>
 8001952:	4603      	mov	r3, r0
 8001954:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001958:	4293      	cmp	r3, r2
 800195a:	d819      	bhi.n	8001990 <HAL_RCC_OscConfig+0x28c>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	2b40      	cmp	r3, #64	@ 0x40
 8001962:	d108      	bne.n	8001976 <HAL_RCC_OscConfig+0x272>
 8001964:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800196c:	4a07      	ldr	r2, [pc, #28]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 800196e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001972:	6053      	str	r3, [r2, #4]
 8001974:	e030      	b.n	80019d8 <HAL_RCC_OscConfig+0x2d4>
 8001976:	4b05      	ldr	r3, [pc, #20]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	031b      	lsls	r3, r3, #12
 8001984:	4901      	ldr	r1, [pc, #4]	@ (800198c <HAL_RCC_OscConfig+0x288>)
 8001986:	4313      	orrs	r3, r2
 8001988:	604b      	str	r3, [r1, #4]
 800198a:	e025      	b.n	80019d8 <HAL_RCC_OscConfig+0x2d4>
 800198c:	58024400 	.word	0x58024400
 8001990:	4b9a      	ldr	r3, [pc, #616]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	061b      	lsls	r3, r3, #24
 800199e:	4997      	ldr	r1, [pc, #604]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	604b      	str	r3, [r1, #4]
 80019a4:	e018      	b.n	80019d8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a6:	4b95      	ldr	r3, [pc, #596]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a94      	ldr	r2, [pc, #592]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b2:	f7ff faff 	bl	8000fb4 <HAL_GetTick>
 80019b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019b8:	e008      	b.n	80019cc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019ba:	f7ff fafb 	bl	8000fb4 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e2ed      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019cc:	4b8b      	ldr	r3, [pc, #556]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d1f0      	bne.n	80019ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0310 	and.w	r3, r3, #16
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 80a9 	beq.w	8001b38 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e6:	4b85      	ldr	r3, [pc, #532]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80019ee:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80019f0:	4b82      	ldr	r3, [pc, #520]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 80019f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	d007      	beq.n	8001a0c <HAL_RCC_OscConfig+0x308>
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	2b18      	cmp	r3, #24
 8001a00:	d13a      	bne.n	8001a78 <HAL_RCC_OscConfig+0x374>
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	f003 0303 	and.w	r3, r3, #3
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d135      	bne.n	8001a78 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a0c:	4b7b      	ldr	r3, [pc, #492]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <HAL_RCC_OscConfig+0x320>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	69db      	ldr	r3, [r3, #28]
 8001a1c:	2b80      	cmp	r3, #128	@ 0x80
 8001a1e:	d001      	beq.n	8001a24 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e2c1      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a24:	f7ff fad2 	bl	8000fcc <HAL_GetREVID>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d817      	bhi.n	8001a62 <HAL_RCC_OscConfig+0x35e>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	2b20      	cmp	r3, #32
 8001a38:	d108      	bne.n	8001a4c <HAL_RCC_OscConfig+0x348>
 8001a3a:	4b70      	ldr	r3, [pc, #448]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001a42:	4a6e      	ldr	r2, [pc, #440]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a48:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a4a:	e075      	b.n	8001b38 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a4c:	4b6b      	ldr	r3, [pc, #428]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	069b      	lsls	r3, r3, #26
 8001a5a:	4968      	ldr	r1, [pc, #416]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a60:	e06a      	b.n	8001b38 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001a62:	4b66      	ldr	r3, [pc, #408]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	061b      	lsls	r3, r3, #24
 8001a70:	4962      	ldr	r1, [pc, #392]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a72:	4313      	orrs	r3, r2
 8001a74:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001a76:	e05f      	b.n	8001b38 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69db      	ldr	r3, [r3, #28]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d042      	beq.n	8001b06 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001a80:	4b5e      	ldr	r3, [pc, #376]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a5d      	ldr	r2, [pc, #372]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001a86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a8c:	f7ff fa92 	bl	8000fb4 <HAL_GetTick>
 8001a90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a92:	e008      	b.n	8001aa6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001a94:	f7ff fa8e 	bl	8000fb4 <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e280      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001aa6:	4b55      	ldr	r3, [pc, #340]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0f0      	beq.n	8001a94 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001ab2:	f7ff fa8b 	bl	8000fcc <HAL_GetREVID>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d817      	bhi.n	8001af0 <HAL_RCC_OscConfig+0x3ec>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	2b20      	cmp	r3, #32
 8001ac6:	d108      	bne.n	8001ada <HAL_RCC_OscConfig+0x3d6>
 8001ac8:	4b4c      	ldr	r3, [pc, #304]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001ad2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001ad6:	6053      	str	r3, [r2, #4]
 8001ad8:	e02e      	b.n	8001b38 <HAL_RCC_OscConfig+0x434>
 8001ada:	4b48      	ldr	r3, [pc, #288]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6a1b      	ldr	r3, [r3, #32]
 8001ae6:	069b      	lsls	r3, r3, #26
 8001ae8:	4944      	ldr	r1, [pc, #272]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001aea:	4313      	orrs	r3, r2
 8001aec:	604b      	str	r3, [r1, #4]
 8001aee:	e023      	b.n	8001b38 <HAL_RCC_OscConfig+0x434>
 8001af0:	4b42      	ldr	r3, [pc, #264]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	061b      	lsls	r3, r3, #24
 8001afe:	493f      	ldr	r1, [pc, #252]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60cb      	str	r3, [r1, #12]
 8001b04:	e018      	b.n	8001b38 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001b06:	4b3d      	ldr	r3, [pc, #244]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a3c      	ldr	r2, [pc, #240]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b12:	f7ff fa4f 	bl	8000fb4 <HAL_GetTick>
 8001b16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001b1a:	f7ff fa4b 	bl	8000fb4 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e23d      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001b2c:	4b33      	ldr	r3, [pc, #204]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1f0      	bne.n	8001b1a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0308 	and.w	r3, r3, #8
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d036      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d019      	beq.n	8001b80 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b50:	4a2a      	ldr	r2, [pc, #168]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b52:	f043 0301 	orr.w	r3, r3, #1
 8001b56:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b58:	f7ff fa2c 	bl	8000fb4 <HAL_GetTick>
 8001b5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b5e:	e008      	b.n	8001b72 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b60:	f7ff fa28 	bl	8000fb4 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e21a      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001b72:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d0f0      	beq.n	8001b60 <HAL_RCC_OscConfig+0x45c>
 8001b7e:	e018      	b.n	8001bb2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b80:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b84:	4a1d      	ldr	r2, [pc, #116]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001b86:	f023 0301 	bic.w	r3, r3, #1
 8001b8a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8c:	f7ff fa12 	bl	8000fb4 <HAL_GetTick>
 8001b90:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b94:	f7ff fa0e 	bl	8000fb4 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e200      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ba6:	4b15      	ldr	r3, [pc, #84]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0320 	and.w	r3, r3, #32
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d039      	beq.n	8001c32 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d01c      	beq.n	8001c00 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a0c      	ldr	r2, [pc, #48]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001bcc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bd0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001bd2:	f7ff f9ef 	bl	8000fb4 <HAL_GetTick>
 8001bd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bda:	f7ff f9eb 	bl	8000fb4 <HAL_GetTick>
 8001bde:	4602      	mov	r2, r0
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e1dd      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001bec:	4b03      	ldr	r3, [pc, #12]	@ (8001bfc <HAL_RCC_OscConfig+0x4f8>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d0f0      	beq.n	8001bda <HAL_RCC_OscConfig+0x4d6>
 8001bf8:	e01b      	b.n	8001c32 <HAL_RCC_OscConfig+0x52e>
 8001bfa:	bf00      	nop
 8001bfc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c00:	4b9b      	ldr	r3, [pc, #620]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a9a      	ldr	r2, [pc, #616]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c0a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001c0c:	f7ff f9d2 	bl	8000fb4 <HAL_GetTick>
 8001c10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c14:	f7ff f9ce 	bl	8000fb4 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e1c0      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c26:	4b92      	ldr	r3, [pc, #584]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 8081 	beq.w	8001d42 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001c40:	4b8c      	ldr	r3, [pc, #560]	@ (8001e74 <HAL_RCC_OscConfig+0x770>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a8b      	ldr	r2, [pc, #556]	@ (8001e74 <HAL_RCC_OscConfig+0x770>)
 8001c46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c4c:	f7ff f9b2 	bl	8000fb4 <HAL_GetTick>
 8001c50:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c54:	f7ff f9ae 	bl	8000fb4 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	@ 0x64
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e1a0      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c66:	4b83      	ldr	r3, [pc, #524]	@ (8001e74 <HAL_RCC_OscConfig+0x770>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d106      	bne.n	8001c88 <HAL_RCC_OscConfig+0x584>
 8001c7a:	4b7d      	ldr	r3, [pc, #500]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c7e:	4a7c      	ldr	r2, [pc, #496]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c86:	e02d      	b.n	8001ce4 <HAL_RCC_OscConfig+0x5e0>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10c      	bne.n	8001caa <HAL_RCC_OscConfig+0x5a6>
 8001c90:	4b77      	ldr	r3, [pc, #476]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c94:	4a76      	ldr	r2, [pc, #472]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c96:	f023 0301 	bic.w	r3, r3, #1
 8001c9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001c9c:	4b74      	ldr	r3, [pc, #464]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca0:	4a73      	ldr	r2, [pc, #460]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001ca2:	f023 0304 	bic.w	r3, r3, #4
 8001ca6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ca8:	e01c      	b.n	8001ce4 <HAL_RCC_OscConfig+0x5e0>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	2b05      	cmp	r3, #5
 8001cb0:	d10c      	bne.n	8001ccc <HAL_RCC_OscConfig+0x5c8>
 8001cb2:	4b6f      	ldr	r3, [pc, #444]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cb6:	4a6e      	ldr	r2, [pc, #440]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cb8:	f043 0304 	orr.w	r3, r3, #4
 8001cbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cbe:	4b6c      	ldr	r3, [pc, #432]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc2:	4a6b      	ldr	r2, [pc, #428]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cca:	e00b      	b.n	8001ce4 <HAL_RCC_OscConfig+0x5e0>
 8001ccc:	4b68      	ldr	r3, [pc, #416]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cd0:	4a67      	ldr	r2, [pc, #412]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cd2:	f023 0301 	bic.w	r3, r3, #1
 8001cd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001cd8:	4b65      	ldr	r3, [pc, #404]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cdc:	4a64      	ldr	r2, [pc, #400]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001cde:	f023 0304 	bic.w	r3, r3, #4
 8001ce2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d015      	beq.n	8001d18 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cec:	f7ff f962 	bl	8000fb4 <HAL_GetTick>
 8001cf0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001cf2:	e00a      	b.n	8001d0a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf4:	f7ff f95e 	bl	8000fb4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e14e      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d0a:	4b59      	ldr	r3, [pc, #356]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d0ee      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x5f0>
 8001d16:	e014      	b.n	8001d42 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d18:	f7ff f94c 	bl	8000fb4 <HAL_GetTick>
 8001d1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d1e:	e00a      	b.n	8001d36 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d20:	f7ff f948 	bl	8000fb4 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e138      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001d36:	4b4e      	ldr	r3, [pc, #312]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1ee      	bne.n	8001d20 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 812d 	beq.w	8001fa6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001d4c:	4b48      	ldr	r3, [pc, #288]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d54:	2b18      	cmp	r3, #24
 8001d56:	f000 80bd 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	f040 809e 	bne.w	8001ea0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d64:	4b42      	ldr	r3, [pc, #264]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a41      	ldr	r2, [pc, #260]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d70:	f7ff f920 	bl	8000fb4 <HAL_GetTick>
 8001d74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d78:	f7ff f91c 	bl	8000fb4 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e10e      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d8a:	4b39      	ldr	r3, [pc, #228]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1f0      	bne.n	8001d78 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d96:	4b36      	ldr	r3, [pc, #216]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001d98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d9a:	4b37      	ldr	r3, [pc, #220]	@ (8001e78 <HAL_RCC_OscConfig+0x774>)
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001da2:	687a      	ldr	r2, [r7, #4]
 8001da4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001da6:	0112      	lsls	r2, r2, #4
 8001da8:	430a      	orrs	r2, r1
 8001daa:	4931      	ldr	r1, [pc, #196]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	628b      	str	r3, [r1, #40]	@ 0x28
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db4:	3b01      	subs	r3, #1
 8001db6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	025b      	lsls	r3, r3, #9
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	041b      	lsls	r3, r3, #16
 8001dce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	061b      	lsls	r3, r3, #24
 8001ddc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001de0:	4923      	ldr	r1, [pc, #140]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001de6:	4b22      	ldr	r3, [pc, #136]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dea:	4a21      	ldr	r2, [pc, #132]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001dec:	f023 0301 	bic.w	r3, r3, #1
 8001df0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001df2:	4b1f      	ldr	r3, [pc, #124]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001df4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001df6:	4b21      	ldr	r3, [pc, #132]	@ (8001e7c <HAL_RCC_OscConfig+0x778>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001dfe:	00d2      	lsls	r2, r2, #3
 8001e00:	491b      	ldr	r1, [pc, #108]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001e06:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e0a:	f023 020c 	bic.w	r2, r3, #12
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	4917      	ldr	r1, [pc, #92]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001e18:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1c:	f023 0202 	bic.w	r2, r3, #2
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e24:	4912      	ldr	r1, [pc, #72]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e2a:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2e:	4a10      	ldr	r2, [pc, #64]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e36:	4b0e      	ldr	r3, [pc, #56]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e3a:	4a0d      	ldr	r2, [pc, #52]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001e42:	4b0b      	ldr	r3, [pc, #44]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001e4e:	4b08      	ldr	r3, [pc, #32]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e52:	4a07      	ldr	r2, [pc, #28]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e5a:	4b05      	ldr	r3, [pc, #20]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <HAL_RCC_OscConfig+0x76c>)
 8001e60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e66:	f7ff f8a5 	bl	8000fb4 <HAL_GetTick>
 8001e6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e6c:	e011      	b.n	8001e92 <HAL_RCC_OscConfig+0x78e>
 8001e6e:	bf00      	nop
 8001e70:	58024400 	.word	0x58024400
 8001e74:	58024800 	.word	0x58024800
 8001e78:	fffffc0c 	.word	0xfffffc0c
 8001e7c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e80:	f7ff f898 	bl	8000fb4 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e08a      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e92:	4b47      	ldr	r3, [pc, #284]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d0f0      	beq.n	8001e80 <HAL_RCC_OscConfig+0x77c>
 8001e9e:	e082      	b.n	8001fa6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ea0:	4b43      	ldr	r3, [pc, #268]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a42      	ldr	r2, [pc, #264]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001ea6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001eaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eac:	f7ff f882 	bl	8000fb4 <HAL_GetTick>
 8001eb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb4:	f7ff f87e 	bl	8000fb4 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e070      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ec6:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f0      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x7b0>
 8001ed2:	e068      	b.n	8001fa6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001ed4:	4b36      	ldr	r3, [pc, #216]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001eda:	4b35      	ldr	r3, [pc, #212]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d031      	beq.n	8001f4c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	f003 0203 	and.w	r2, r3, #3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d12a      	bne.n	8001f4c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f02:	429a      	cmp	r2, r3
 8001f04:	d122      	bne.n	8001f4c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d11a      	bne.n	8001f4c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	0a5b      	lsrs	r3, r3, #9
 8001f1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f22:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d111      	bne.n	8001f4c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	0c1b      	lsrs	r3, r3, #16
 8001f2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f34:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d108      	bne.n	8001f4c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	0e1b      	lsrs	r3, r3, #24
 8001f3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f46:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d001      	beq.n	8001f50 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e02b      	b.n	8001fa8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001f50:	4b17      	ldr	r3, [pc, #92]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001f52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f54:	08db      	lsrs	r3, r3, #3
 8001f56:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001f5a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d01f      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001f66:	4b12      	ldr	r3, [pc, #72]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6a:	4a11      	ldr	r2, [pc, #68]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001f72:	f7ff f81f 	bl	8000fb4 <HAL_GetTick>
 8001f76:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001f78:	bf00      	nop
 8001f7a:	f7ff f81b 	bl	8000fb4 <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d0f9      	beq.n	8001f7a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f86:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001f88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <HAL_RCC_OscConfig+0x8b0>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001f92:	00d2      	lsls	r2, r2, #3
 8001f94:	4906      	ldr	r1, [pc, #24]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001f9a:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9e:	4a04      	ldr	r2, [pc, #16]	@ (8001fb0 <HAL_RCC_OscConfig+0x8ac>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3730      	adds	r7, #48	@ 0x30
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	58024400 	.word	0x58024400
 8001fb4:	ffff0007 	.word	0xffff0007

08001fb8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e19c      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b8a      	ldr	r3, [pc, #552]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d910      	bls.n	8001ffc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b87      	ldr	r3, [pc, #540]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 020f 	bic.w	r2, r3, #15
 8001fe2:	4985      	ldr	r1, [pc, #532]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fea:	4b83      	ldr	r3, [pc, #524]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d001      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e184      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	d010      	beq.n	800202a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	691a      	ldr	r2, [r3, #16]
 800200c:	4b7b      	ldr	r3, [pc, #492]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002014:	429a      	cmp	r2, r3
 8002016:	d908      	bls.n	800202a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002018:	4b78      	ldr	r3, [pc, #480]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	4975      	ldr	r1, [pc, #468]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002026:	4313      	orrs	r3, r2
 8002028:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0308 	and.w	r3, r3, #8
 8002032:	2b00      	cmp	r3, #0
 8002034:	d010      	beq.n	8002058 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	695a      	ldr	r2, [r3, #20]
 800203a:	4b70      	ldr	r3, [pc, #448]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002042:	429a      	cmp	r2, r3
 8002044:	d908      	bls.n	8002058 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002046:	4b6d      	ldr	r3, [pc, #436]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002048:	69db      	ldr	r3, [r3, #28]
 800204a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	496a      	ldr	r1, [pc, #424]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002054:	4313      	orrs	r3, r2
 8002056:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0310 	and.w	r3, r3, #16
 8002060:	2b00      	cmp	r3, #0
 8002062:	d010      	beq.n	8002086 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	699a      	ldr	r2, [r3, #24]
 8002068:	4b64      	ldr	r3, [pc, #400]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002070:	429a      	cmp	r2, r3
 8002072:	d908      	bls.n	8002086 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002074:	4b61      	ldr	r3, [pc, #388]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	495e      	ldr	r1, [pc, #376]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002082:	4313      	orrs	r3, r2
 8002084:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0320 	and.w	r3, r3, #32
 800208e:	2b00      	cmp	r3, #0
 8002090:	d010      	beq.n	80020b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	69da      	ldr	r2, [r3, #28]
 8002096:	4b59      	ldr	r3, [pc, #356]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800209e:	429a      	cmp	r2, r3
 80020a0:	d908      	bls.n	80020b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80020a2:	4b56      	ldr	r3, [pc, #344]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020a4:	6a1b      	ldr	r3, [r3, #32]
 80020a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	4953      	ldr	r1, [pc, #332]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d010      	beq.n	80020e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68da      	ldr	r2, [r3, #12]
 80020c4:	4b4d      	ldr	r3, [pc, #308]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	f003 030f 	and.w	r3, r3, #15
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d908      	bls.n	80020e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d0:	4b4a      	ldr	r3, [pc, #296]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f023 020f 	bic.w	r2, r3, #15
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	4947      	ldr	r1, [pc, #284]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d055      	beq.n	800219a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80020ee:	4b43      	ldr	r3, [pc, #268]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	4940      	ldr	r1, [pc, #256]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b02      	cmp	r3, #2
 8002106:	d107      	bne.n	8002118 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002108:	4b3c      	ldr	r3, [pc, #240]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d121      	bne.n	8002158 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0f6      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b03      	cmp	r3, #3
 800211e:	d107      	bne.n	8002130 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002120:	4b36      	ldr	r3, [pc, #216]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d115      	bne.n	8002158 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e0ea      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d107      	bne.n	8002148 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002138:	4b30      	ldr	r3, [pc, #192]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002140:	2b00      	cmp	r3, #0
 8002142:	d109      	bne.n	8002158 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e0de      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002148:	4b2c      	ldr	r3, [pc, #176]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0d6      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002158:	4b28      	ldr	r3, [pc, #160]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	f023 0207 	bic.w	r2, r3, #7
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4925      	ldr	r1, [pc, #148]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 8002166:	4313      	orrs	r3, r2
 8002168:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800216a:	f7fe ff23 	bl	8000fb4 <HAL_GetTick>
 800216e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002170:	e00a      	b.n	8002188 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002172:	f7fe ff1f 	bl	8000fb4 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002180:	4293      	cmp	r3, r2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e0be      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002188:	4b1c      	ldr	r3, [pc, #112]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	429a      	cmp	r2, r3
 8002198:	d1eb      	bne.n	8002172 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d010      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68da      	ldr	r2, [r3, #12]
 80021aa:	4b14      	ldr	r3, [pc, #80]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	f003 030f 	and.w	r3, r3, #15
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d208      	bcs.n	80021c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b6:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f023 020f 	bic.w	r2, r3, #15
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	490e      	ldr	r1, [pc, #56]	@ (80021fc <HAL_RCC_ClockConfig+0x244>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 030f 	and.w	r3, r3, #15
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d214      	bcs.n	8002200 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021d6:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f023 020f 	bic.w	r2, r3, #15
 80021de:	4906      	ldr	r1, [pc, #24]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021e6:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <HAL_RCC_ClockConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 030f 	and.w	r3, r3, #15
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d005      	beq.n	8002200 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e086      	b.n	8002306 <HAL_RCC_ClockConfig+0x34e>
 80021f8:	52002000 	.word	0x52002000
 80021fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	2b00      	cmp	r3, #0
 800220a:	d010      	beq.n	800222e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691a      	ldr	r2, [r3, #16]
 8002210:	4b3f      	ldr	r3, [pc, #252]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002218:	429a      	cmp	r2, r3
 800221a:	d208      	bcs.n	800222e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800221c:	4b3c      	ldr	r3, [pc, #240]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	4939      	ldr	r1, [pc, #228]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 800222a:	4313      	orrs	r3, r2
 800222c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d010      	beq.n	800225c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695a      	ldr	r2, [r3, #20]
 800223e:	4b34      	ldr	r3, [pc, #208]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002246:	429a      	cmp	r2, r3
 8002248:	d208      	bcs.n	800225c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800224a:	4b31      	ldr	r3, [pc, #196]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	492e      	ldr	r1, [pc, #184]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 8002258:	4313      	orrs	r3, r2
 800225a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0310 	and.w	r3, r3, #16
 8002264:	2b00      	cmp	r3, #0
 8002266:	d010      	beq.n	800228a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	699a      	ldr	r2, [r3, #24]
 800226c:	4b28      	ldr	r3, [pc, #160]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002274:	429a      	cmp	r2, r3
 8002276:	d208      	bcs.n	800228a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002278:	4b25      	ldr	r3, [pc, #148]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	4922      	ldr	r1, [pc, #136]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 8002286:	4313      	orrs	r3, r2
 8002288:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0320 	and.w	r3, r3, #32
 8002292:	2b00      	cmp	r3, #0
 8002294:	d010      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69da      	ldr	r2, [r3, #28]
 800229a:	4b1d      	ldr	r3, [pc, #116]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d208      	bcs.n	80022b8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80022a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	4917      	ldr	r1, [pc, #92]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80022b8:	f000 f834 	bl	8002324 <HAL_RCC_GetSysClockFreq>
 80022bc:	4602      	mov	r2, r0
 80022be:	4b14      	ldr	r3, [pc, #80]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	0a1b      	lsrs	r3, r3, #8
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	4912      	ldr	r1, [pc, #72]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022ca:	5ccb      	ldrb	r3, [r1, r3]
 80022cc:	f003 031f 	and.w	r3, r3, #31
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
 80022d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80022d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <HAL_RCC_ClockConfig+0x358>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	4a0d      	ldr	r2, [pc, #52]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022e0:	5cd3      	ldrb	r3, [r2, r3]
 80022e2:	f003 031f 	and.w	r3, r3, #31
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	fa22 f303 	lsr.w	r3, r2, r3
 80022ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002318 <HAL_RCC_ClockConfig+0x360>)
 80022ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80022f0:	4a0a      	ldr	r2, [pc, #40]	@ (800231c <HAL_RCC_ClockConfig+0x364>)
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80022f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002320 <HAL_RCC_ClockConfig+0x368>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe fe10 	bl	8000f20 <HAL_InitTick>
 8002300:	4603      	mov	r3, r0
 8002302:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002304:	7bfb      	ldrb	r3, [r7, #15]
}
 8002306:	4618      	mov	r0, r3
 8002308:	3718      	adds	r7, #24
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	58024400 	.word	0x58024400
 8002314:	0800687c 	.word	0x0800687c
 8002318:	24000004 	.word	0x24000004
 800231c:	24000000 	.word	0x24000000
 8002320:	24000024 	.word	0x24000024

08002324 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002324:	b480      	push	{r7}
 8002326:	b089      	sub	sp, #36	@ 0x24
 8002328:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800232a:	4bb3      	ldr	r3, [pc, #716]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002332:	2b18      	cmp	r3, #24
 8002334:	f200 8155 	bhi.w	80025e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002338:	a201      	add	r2, pc, #4	@ (adr r2, 8002340 <HAL_RCC_GetSysClockFreq+0x1c>)
 800233a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800233e:	bf00      	nop
 8002340:	080023a5 	.word	0x080023a5
 8002344:	080025e3 	.word	0x080025e3
 8002348:	080025e3 	.word	0x080025e3
 800234c:	080025e3 	.word	0x080025e3
 8002350:	080025e3 	.word	0x080025e3
 8002354:	080025e3 	.word	0x080025e3
 8002358:	080025e3 	.word	0x080025e3
 800235c:	080025e3 	.word	0x080025e3
 8002360:	080023cb 	.word	0x080023cb
 8002364:	080025e3 	.word	0x080025e3
 8002368:	080025e3 	.word	0x080025e3
 800236c:	080025e3 	.word	0x080025e3
 8002370:	080025e3 	.word	0x080025e3
 8002374:	080025e3 	.word	0x080025e3
 8002378:	080025e3 	.word	0x080025e3
 800237c:	080025e3 	.word	0x080025e3
 8002380:	080023d1 	.word	0x080023d1
 8002384:	080025e3 	.word	0x080025e3
 8002388:	080025e3 	.word	0x080025e3
 800238c:	080025e3 	.word	0x080025e3
 8002390:	080025e3 	.word	0x080025e3
 8002394:	080025e3 	.word	0x080025e3
 8002398:	080025e3 	.word	0x080025e3
 800239c:	080025e3 	.word	0x080025e3
 80023a0:	080023d7 	.word	0x080023d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80023a4:	4b94      	ldr	r3, [pc, #592]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0320 	and.w	r3, r3, #32
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d009      	beq.n	80023c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80023b0:	4b91      	ldr	r3, [pc, #580]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	08db      	lsrs	r3, r3, #3
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	4a90      	ldr	r2, [pc, #576]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023bc:	fa22 f303 	lsr.w	r3, r2, r3
 80023c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80023c2:	e111      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80023c4:	4b8d      	ldr	r3, [pc, #564]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80023c6:	61bb      	str	r3, [r7, #24]
      break;
 80023c8:	e10e      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80023ca:	4b8d      	ldr	r3, [pc, #564]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80023cc:	61bb      	str	r3, [r7, #24]
      break;
 80023ce:	e10b      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80023d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80023d2:	61bb      	str	r3, [r7, #24]
      break;
 80023d4:	e108      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80023d6:	4b88      	ldr	r3, [pc, #544]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80023e0:	4b85      	ldr	r3, [pc, #532]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80023ec:	4b82      	ldr	r3, [pc, #520]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f0:	f003 0301 	and.w	r3, r3, #1
 80023f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80023f6:	4b80      	ldr	r3, [pc, #512]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023fa:	08db      	lsrs	r3, r3, #3
 80023fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	fb02 f303 	mul.w	r3, r2, r3
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 80e1 	beq.w	80025dc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	2b02      	cmp	r3, #2
 800241e:	f000 8083 	beq.w	8002528 <HAL_RCC_GetSysClockFreq+0x204>
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2b02      	cmp	r3, #2
 8002426:	f200 80a1 	bhi.w	800256c <HAL_RCC_GetSysClockFreq+0x248>
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d003      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0x114>
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d056      	beq.n	80024e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002436:	e099      	b.n	800256c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002438:	4b6f      	ldr	r3, [pc, #444]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0320 	and.w	r3, r3, #32
 8002440:	2b00      	cmp	r3, #0
 8002442:	d02d      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002444:	4b6c      	ldr	r3, [pc, #432]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	08db      	lsrs	r3, r3, #3
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	4a6b      	ldr	r2, [pc, #428]	@ (80025fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002450:	fa22 f303 	lsr.w	r3, r2, r3
 8002454:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	ee07 3a90 	vmov	s15, r3
 800245c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800246a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800246e:	4b62      	ldr	r3, [pc, #392]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002476:	ee07 3a90 	vmov	s15, r3
 800247a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800247e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002482:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800248a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800248e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800249a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800249e:	e087      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	ee07 3a90 	vmov	s15, r3
 80024a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800260c <HAL_RCC_GetSysClockFreq+0x2e8>
 80024ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024b2:	4b51      	ldr	r3, [pc, #324]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ba:	ee07 3a90 	vmov	s15, r3
 80024be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80024c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x2e4>
 80024ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80024e2:	e065      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	ee07 3a90 	vmov	s15, r3
 80024ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2ec>
 80024f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024f6:	4b40      	ldr	r3, [pc, #256]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024fe:	ee07 3a90 	vmov	s15, r3
 8002502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002506:	ed97 6a02 	vldr	s12, [r7, #8]
 800250a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x2e4>
 800250e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800251a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800251e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002522:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002526:	e043      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	ee07 3a90 	vmov	s15, r3
 800252e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002532:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002614 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800253a:	4b2f      	ldr	r3, [pc, #188]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002542:	ee07 3a90 	vmov	s15, r3
 8002546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800254a:	ed97 6a02 	vldr	s12, [r7, #8]
 800254e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800255a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800255e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002566:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800256a:	e021      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	ee07 3a90 	vmov	s15, r3
 8002572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002576:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002610 <HAL_RCC_GetSysClockFreq+0x2ec>
 800257a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800257e:	4b1e      	ldr	r3, [pc, #120]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002586:	ee07 3a90 	vmov	s15, r3
 800258a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800258e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002592:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002608 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800259a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800259e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80025ae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80025b0:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	0a5b      	lsrs	r3, r3, #9
 80025b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025ba:	3301      	adds	r3, #1
 80025bc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	ee07 3a90 	vmov	s15, r3
 80025c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80025cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025d4:	ee17 3a90 	vmov	r3, s15
 80025d8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80025da:	e005      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80025dc:	2300      	movs	r3, #0
 80025de:	61bb      	str	r3, [r7, #24]
      break;
 80025e0:	e002      	b.n	80025e8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80025e2:	4b07      	ldr	r3, [pc, #28]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80025e4:	61bb      	str	r3, [r7, #24]
      break;
 80025e6:	bf00      	nop
  }

  return sysclockfreq;
 80025e8:	69bb      	ldr	r3, [r7, #24]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3724      	adds	r7, #36	@ 0x24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	58024400 	.word	0x58024400
 80025fc:	03d09000 	.word	0x03d09000
 8002600:	003d0900 	.word	0x003d0900
 8002604:	007a1200 	.word	0x007a1200
 8002608:	46000000 	.word	0x46000000
 800260c:	4c742400 	.word	0x4c742400
 8002610:	4a742400 	.word	0x4a742400
 8002614:	4af42400 	.word	0x4af42400

08002618 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800261e:	f7ff fe81 	bl	8002324 <HAL_RCC_GetSysClockFreq>
 8002622:	4602      	mov	r2, r0
 8002624:	4b10      	ldr	r3, [pc, #64]	@ (8002668 <HAL_RCC_GetHCLKFreq+0x50>)
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 030f 	and.w	r3, r3, #15
 800262e:	490f      	ldr	r1, [pc, #60]	@ (800266c <HAL_RCC_GetHCLKFreq+0x54>)
 8002630:	5ccb      	ldrb	r3, [r1, r3]
 8002632:	f003 031f 	and.w	r3, r3, #31
 8002636:	fa22 f303 	lsr.w	r3, r2, r3
 800263a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <HAL_RCC_GetHCLKFreq+0x50>)
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	f003 030f 	and.w	r3, r3, #15
 8002644:	4a09      	ldr	r2, [pc, #36]	@ (800266c <HAL_RCC_GetHCLKFreq+0x54>)
 8002646:	5cd3      	ldrb	r3, [r2, r3]
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	fa22 f303 	lsr.w	r3, r2, r3
 8002652:	4a07      	ldr	r2, [pc, #28]	@ (8002670 <HAL_RCC_GetHCLKFreq+0x58>)
 8002654:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002656:	4a07      	ldr	r2, [pc, #28]	@ (8002674 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800265c:	4b04      	ldr	r3, [pc, #16]	@ (8002670 <HAL_RCC_GetHCLKFreq+0x58>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	58024400 	.word	0x58024400
 800266c:	0800687c 	.word	0x0800687c
 8002670:	24000004 	.word	0x24000004
 8002674:	24000000 	.word	0x24000000

08002678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800267c:	f7ff ffcc 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 8002680:	4602      	mov	r2, r0
 8002682:	4b06      	ldr	r3, [pc, #24]	@ (800269c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	091b      	lsrs	r3, r3, #4
 8002688:	f003 0307 	and.w	r3, r3, #7
 800268c:	4904      	ldr	r1, [pc, #16]	@ (80026a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800268e:	5ccb      	ldrb	r3, [r1, r3]
 8002690:	f003 031f 	and.w	r3, r3, #31
 8002694:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002698:	4618      	mov	r0, r3
 800269a:	bd80      	pop	{r7, pc}
 800269c:	58024400 	.word	0x58024400
 80026a0:	0800687c 	.word	0x0800687c

080026a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80026a8:	f7ff ffb6 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 80026ac:	4602      	mov	r2, r0
 80026ae:	4b06      	ldr	r3, [pc, #24]	@ (80026c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	0a1b      	lsrs	r3, r3, #8
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	4904      	ldr	r1, [pc, #16]	@ (80026cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80026ba:	5ccb      	ldrb	r3, [r1, r3]
 80026bc:	f003 031f 	and.w	r3, r3, #31
 80026c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	58024400 	.word	0x58024400
 80026cc:	0800687c 	.word	0x0800687c

080026d0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80026d4:	f7ff ffa0 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 80026d8:	4602      	mov	r2, r0
 80026da:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80026dc:	6a1b      	ldr	r3, [r3, #32]
 80026de:	091b      	lsrs	r3, r3, #4
 80026e0:	f003 0307 	and.w	r3, r3, #7
 80026e4:	4904      	ldr	r1, [pc, #16]	@ (80026f8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80026e6:	5ccb      	ldrb	r3, [r1, r3]
 80026e8:	f003 031f 	and.w	r3, r3, #31
 80026ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	58024400 	.word	0x58024400
 80026f8:	0800687c 	.word	0x0800687c

080026fc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	@ 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002704:	4ba1      	ldr	r3, [pc, #644]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002708:	f003 0303 	and.w	r3, r3, #3
 800270c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800270e:	4b9f      	ldr	r3, [pc, #636]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002712:	0b1b      	lsrs	r3, r3, #12
 8002714:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002718:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800271a:	4b9c      	ldr	r3, [pc, #624]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800271c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271e:	091b      	lsrs	r3, r3, #4
 8002720:	f003 0301 	and.w	r3, r3, #1
 8002724:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002726:	4b99      	ldr	r3, [pc, #612]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800272a:	08db      	lsrs	r3, r3, #3
 800272c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	fb02 f303 	mul.w	r3, r2, r3
 8002736:	ee07 3a90 	vmov	s15, r3
 800273a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800273e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 8111 	beq.w	800296c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	2b02      	cmp	r3, #2
 800274e:	f000 8083 	beq.w	8002858 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	2b02      	cmp	r3, #2
 8002756:	f200 80a1 	bhi.w	800289c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d056      	beq.n	8002814 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002766:	e099      	b.n	800289c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002768:	4b88      	ldr	r3, [pc, #544]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0320 	and.w	r3, r3, #32
 8002770:	2b00      	cmp	r3, #0
 8002772:	d02d      	beq.n	80027d0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002774:	4b85      	ldr	r3, [pc, #532]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	4a84      	ldr	r2, [pc, #528]	@ (8002990 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002780:	fa22 f303 	lsr.w	r3, r2, r3
 8002784:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	ee07 3a90 	vmov	s15, r3
 8002796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800279a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800279e:	4b7b      	ldr	r3, [pc, #492]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80027a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a6:	ee07 3a90 	vmov	s15, r3
 80027aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80027b2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002994 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80027b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80027ce:	e087      	b.n	80028e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	ee07 3a90 	vmov	s15, r3
 80027d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027da:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002998 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80027de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027e2:	4b6a      	ldr	r3, [pc, #424]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80027e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ea:	ee07 3a90 	vmov	s15, r3
 80027ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80027f6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002994 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80027fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800280a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800280e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002812:	e065      	b.n	80028e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	ee07 3a90 	vmov	s15, r3
 800281a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800281e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800299c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002826:	4b59      	ldr	r3, [pc, #356]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800282a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800282e:	ee07 3a90 	vmov	s15, r3
 8002832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002836:	ed97 6a03 	vldr	s12, [r7, #12]
 800283a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002994 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800283e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800284a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800284e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002856:	e043      	b.n	80028e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	ee07 3a90 	vmov	s15, r3
 800285e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002862:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80029a0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800286a:	4b48      	ldr	r3, [pc, #288]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800286c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800286e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002872:	ee07 3a90 	vmov	s15, r3
 8002876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800287a:	ed97 6a03 	vldr	s12, [r7, #12]
 800287e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002994 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800288a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800288e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800289a:	e021      	b.n	80028e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	ee07 3a90 	vmov	s15, r3
 80028a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028a6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800299c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80028aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ae:	4b37      	ldr	r3, [pc, #220]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b6:	ee07 3a90 	vmov	s15, r3
 80028ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028be:	ed97 6a03 	vldr	s12, [r7, #12]
 80028c2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002994 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80028c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028de:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80028e0:	4b2a      	ldr	r3, [pc, #168]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e4:	0a5b      	lsrs	r3, r3, #9
 80028e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028ea:	ee07 3a90 	vmov	s15, r3
 80028ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80028fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80028fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002906:	ee17 2a90 	vmov	r2, s15
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800290e:	4b1f      	ldr	r3, [pc, #124]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002912:	0c1b      	lsrs	r3, r3, #16
 8002914:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002918:	ee07 3a90 	vmov	s15, r3
 800291c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002920:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002924:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002928:	edd7 6a07 	vldr	s13, [r7, #28]
 800292c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002934:	ee17 2a90 	vmov	r2, s15
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800293c:	4b13      	ldr	r3, [pc, #76]	@ (800298c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800293e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002940:	0e1b      	lsrs	r3, r3, #24
 8002942:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002946:	ee07 3a90 	vmov	s15, r3
 800294a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800294e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002952:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002956:	edd7 6a07 	vldr	s13, [r7, #28]
 800295a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800295e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002962:	ee17 2a90 	vmov	r2, s15
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800296a:	e008      	b.n	800297e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	609a      	str	r2, [r3, #8]
}
 800297e:	bf00      	nop
 8002980:	3724      	adds	r7, #36	@ 0x24
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	58024400 	.word	0x58024400
 8002990:	03d09000 	.word	0x03d09000
 8002994:	46000000 	.word	0x46000000
 8002998:	4c742400 	.word	0x4c742400
 800299c:	4a742400 	.word	0x4a742400
 80029a0:	4af42400 	.word	0x4af42400

080029a4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b089      	sub	sp, #36	@ 0x24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80029ac:	4ba1      	ldr	r3, [pc, #644]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80029ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80029b6:	4b9f      	ldr	r3, [pc, #636]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80029b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ba:	0d1b      	lsrs	r3, r3, #20
 80029bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029c0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80029c2:	4b9c      	ldr	r3, [pc, #624]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80029c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c6:	0a1b      	lsrs	r3, r3, #8
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80029ce:	4b99      	ldr	r3, [pc, #612]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	08db      	lsrs	r3, r3, #3
 80029d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	fb02 f303 	mul.w	r3, r2, r3
 80029de:	ee07 3a90 	vmov	s15, r3
 80029e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029e6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 8111 	beq.w	8002c14 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	f000 8083 	beq.w	8002b00 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	f200 80a1 	bhi.w	8002b44 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002a02:	69bb      	ldr	r3, [r7, #24]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d056      	beq.n	8002abc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002a0e:	e099      	b.n	8002b44 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a10:	4b88      	ldr	r3, [pc, #544]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0320 	and.w	r3, r3, #32
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d02d      	beq.n	8002a78 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a1c:	4b85      	ldr	r3, [pc, #532]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	08db      	lsrs	r3, r3, #3
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	4a84      	ldr	r2, [pc, #528]	@ (8002c38 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002a28:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	ee07 3a90 	vmov	s15, r3
 8002a34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	ee07 3a90 	vmov	s15, r3
 8002a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a46:	4b7b      	ldr	r3, [pc, #492]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a4e:	ee07 3a90 	vmov	s15, r3
 8002a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a5a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002c3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002a76:	e087      	b.n	8002b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	ee07 3a90 	vmov	s15, r3
 8002a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a82:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002c40 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a8a:	4b6a      	ldr	r3, [pc, #424]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a9e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002c3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002aba:	e065      	b.n	8002b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ac6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002c44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ace:	4b59      	ldr	r3, [pc, #356]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ad6:	ee07 3a90 	vmov	s15, r3
 8002ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8002ae2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002c3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002afe:	e043      	b.n	8002b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	ee07 3a90 	vmov	s15, r3
 8002b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b0a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002c48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b12:	4b48      	ldr	r3, [pc, #288]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b26:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002c3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b42:	e021      	b.n	8002b88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b4e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002c44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b56:	4b37      	ldr	r3, [pc, #220]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8002b6a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002c3c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002b86:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002b88:	4b2a      	ldr	r3, [pc, #168]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8c:	0a5b      	lsrs	r3, r3, #9
 8002b8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b92:	ee07 3a90 	vmov	s15, r3
 8002b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002ba2:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ba6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002baa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bae:	ee17 2a90 	vmov	r2, s15
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	0c1b      	lsrs	r3, r3, #16
 8002bbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bc0:	ee07 3a90 	vmov	s15, r3
 8002bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002bcc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002bd0:	edd7 6a07 	vldr	s13, [r7, #28]
 8002bd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bdc:	ee17 2a90 	vmov	r2, s15
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002be4:	4b13      	ldr	r3, [pc, #76]	@ (8002c34 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	0e1b      	lsrs	r3, r3, #24
 8002bea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002bfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002bfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c0a:	ee17 2a90 	vmov	r2, s15
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002c12:	e008      	b.n	8002c26 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
}
 8002c26:	bf00      	nop
 8002c28:	3724      	adds	r7, #36	@ 0x24
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	58024400 	.word	0x58024400
 8002c38:	03d09000 	.word	0x03d09000
 8002c3c:	46000000 	.word	0x46000000
 8002c40:	4c742400 	.word	0x4c742400
 8002c44:	4a742400 	.word	0x4a742400
 8002c48:	4af42400 	.word	0x4af42400

08002c4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e042      	b.n	8002ce4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d106      	bne.n	8002c76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f83b 	bl	8002cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2224      	movs	r2, #36	@ 0x24
 8002c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0201 	bic.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 fd9a 	bl	80037d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 f82f 	bl	8002d00 <UART_SetConfig>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d101      	bne.n	8002cac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	e01b      	b.n	8002ce4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0201 	orr.w	r2, r2, #1
 8002cda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 fe19 	bl	8003914 <UART_CheckIdleState>
 8002ce2:	4603      	mov	r3, r0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3708      	adds	r7, #8
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d04:	b092      	sub	sp, #72	@ 0x48
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4bbe      	ldr	r3, [pc, #760]	@ (8003028 <UART_SetConfig+0x328>)
 8002d30:	4013      	ands	r3, r2
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002d38:	430b      	orrs	r3, r1
 8002d3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	68da      	ldr	r2, [r3, #12]
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4ab3      	ldr	r2, [pc, #716]	@ (800302c <UART_SetConfig+0x32c>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d004      	beq.n	8002d6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	4baf      	ldr	r3, [pc, #700]	@ (8003030 <UART_SetConfig+0x330>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	6812      	ldr	r2, [r2, #0]
 8002d7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002d7c:	430b      	orrs	r3, r1
 8002d7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d86:	f023 010f 	bic.w	r1, r3, #15
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4aa6      	ldr	r2, [pc, #664]	@ (8003034 <UART_SetConfig+0x334>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d177      	bne.n	8002e90 <UART_SetConfig+0x190>
 8002da0:	4ba5      	ldr	r3, [pc, #660]	@ (8003038 <UART_SetConfig+0x338>)
 8002da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002da8:	2b28      	cmp	r3, #40	@ 0x28
 8002daa:	d86d      	bhi.n	8002e88 <UART_SetConfig+0x188>
 8002dac:	a201      	add	r2, pc, #4	@ (adr r2, 8002db4 <UART_SetConfig+0xb4>)
 8002dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db2:	bf00      	nop
 8002db4:	08002e59 	.word	0x08002e59
 8002db8:	08002e89 	.word	0x08002e89
 8002dbc:	08002e89 	.word	0x08002e89
 8002dc0:	08002e89 	.word	0x08002e89
 8002dc4:	08002e89 	.word	0x08002e89
 8002dc8:	08002e89 	.word	0x08002e89
 8002dcc:	08002e89 	.word	0x08002e89
 8002dd0:	08002e89 	.word	0x08002e89
 8002dd4:	08002e61 	.word	0x08002e61
 8002dd8:	08002e89 	.word	0x08002e89
 8002ddc:	08002e89 	.word	0x08002e89
 8002de0:	08002e89 	.word	0x08002e89
 8002de4:	08002e89 	.word	0x08002e89
 8002de8:	08002e89 	.word	0x08002e89
 8002dec:	08002e89 	.word	0x08002e89
 8002df0:	08002e89 	.word	0x08002e89
 8002df4:	08002e69 	.word	0x08002e69
 8002df8:	08002e89 	.word	0x08002e89
 8002dfc:	08002e89 	.word	0x08002e89
 8002e00:	08002e89 	.word	0x08002e89
 8002e04:	08002e89 	.word	0x08002e89
 8002e08:	08002e89 	.word	0x08002e89
 8002e0c:	08002e89 	.word	0x08002e89
 8002e10:	08002e89 	.word	0x08002e89
 8002e14:	08002e71 	.word	0x08002e71
 8002e18:	08002e89 	.word	0x08002e89
 8002e1c:	08002e89 	.word	0x08002e89
 8002e20:	08002e89 	.word	0x08002e89
 8002e24:	08002e89 	.word	0x08002e89
 8002e28:	08002e89 	.word	0x08002e89
 8002e2c:	08002e89 	.word	0x08002e89
 8002e30:	08002e89 	.word	0x08002e89
 8002e34:	08002e79 	.word	0x08002e79
 8002e38:	08002e89 	.word	0x08002e89
 8002e3c:	08002e89 	.word	0x08002e89
 8002e40:	08002e89 	.word	0x08002e89
 8002e44:	08002e89 	.word	0x08002e89
 8002e48:	08002e89 	.word	0x08002e89
 8002e4c:	08002e89 	.word	0x08002e89
 8002e50:	08002e89 	.word	0x08002e89
 8002e54:	08002e81 	.word	0x08002e81
 8002e58:	2301      	movs	r3, #1
 8002e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e5e:	e222      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e60:	2304      	movs	r3, #4
 8002e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e66:	e21e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e68:	2308      	movs	r3, #8
 8002e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e6e:	e21a      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e70:	2310      	movs	r3, #16
 8002e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e76:	e216      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e78:	2320      	movs	r3, #32
 8002e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e7e:	e212      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e80:	2340      	movs	r3, #64	@ 0x40
 8002e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e86:	e20e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e88:	2380      	movs	r3, #128	@ 0x80
 8002e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e8e:	e20a      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a69      	ldr	r2, [pc, #420]	@ (800303c <UART_SetConfig+0x33c>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d130      	bne.n	8002efc <UART_SetConfig+0x1fc>
 8002e9a:	4b67      	ldr	r3, [pc, #412]	@ (8003038 <UART_SetConfig+0x338>)
 8002e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	2b05      	cmp	r3, #5
 8002ea4:	d826      	bhi.n	8002ef4 <UART_SetConfig+0x1f4>
 8002ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8002eac <UART_SetConfig+0x1ac>)
 8002ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eac:	08002ec5 	.word	0x08002ec5
 8002eb0:	08002ecd 	.word	0x08002ecd
 8002eb4:	08002ed5 	.word	0x08002ed5
 8002eb8:	08002edd 	.word	0x08002edd
 8002ebc:	08002ee5 	.word	0x08002ee5
 8002ec0:	08002eed 	.word	0x08002eed
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eca:	e1ec      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002ecc:	2304      	movs	r3, #4
 8002ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ed2:	e1e8      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002ed4:	2308      	movs	r3, #8
 8002ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eda:	e1e4      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002edc:	2310      	movs	r3, #16
 8002ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ee2:	e1e0      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002ee4:	2320      	movs	r3, #32
 8002ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eea:	e1dc      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002eec:	2340      	movs	r3, #64	@ 0x40
 8002eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ef2:	e1d8      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002ef4:	2380      	movs	r3, #128	@ 0x80
 8002ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002efa:	e1d4      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a4f      	ldr	r2, [pc, #316]	@ (8003040 <UART_SetConfig+0x340>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d130      	bne.n	8002f68 <UART_SetConfig+0x268>
 8002f06:	4b4c      	ldr	r3, [pc, #304]	@ (8003038 <UART_SetConfig+0x338>)
 8002f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d826      	bhi.n	8002f60 <UART_SetConfig+0x260>
 8002f12:	a201      	add	r2, pc, #4	@ (adr r2, 8002f18 <UART_SetConfig+0x218>)
 8002f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f18:	08002f31 	.word	0x08002f31
 8002f1c:	08002f39 	.word	0x08002f39
 8002f20:	08002f41 	.word	0x08002f41
 8002f24:	08002f49 	.word	0x08002f49
 8002f28:	08002f51 	.word	0x08002f51
 8002f2c:	08002f59 	.word	0x08002f59
 8002f30:	2300      	movs	r3, #0
 8002f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f36:	e1b6      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f38:	2304      	movs	r3, #4
 8002f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f3e:	e1b2      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f40:	2308      	movs	r3, #8
 8002f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f46:	e1ae      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f48:	2310      	movs	r3, #16
 8002f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f4e:	e1aa      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f50:	2320      	movs	r3, #32
 8002f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f56:	e1a6      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f58:	2340      	movs	r3, #64	@ 0x40
 8002f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f5e:	e1a2      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f60:	2380      	movs	r3, #128	@ 0x80
 8002f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f66:	e19e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a35      	ldr	r2, [pc, #212]	@ (8003044 <UART_SetConfig+0x344>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d130      	bne.n	8002fd4 <UART_SetConfig+0x2d4>
 8002f72:	4b31      	ldr	r3, [pc, #196]	@ (8003038 <UART_SetConfig+0x338>)
 8002f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f76:	f003 0307 	and.w	r3, r3, #7
 8002f7a:	2b05      	cmp	r3, #5
 8002f7c:	d826      	bhi.n	8002fcc <UART_SetConfig+0x2cc>
 8002f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f84 <UART_SetConfig+0x284>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08002f9d 	.word	0x08002f9d
 8002f88:	08002fa5 	.word	0x08002fa5
 8002f8c:	08002fad 	.word	0x08002fad
 8002f90:	08002fb5 	.word	0x08002fb5
 8002f94:	08002fbd 	.word	0x08002fbd
 8002f98:	08002fc5 	.word	0x08002fc5
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fa2:	e180      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fa4:	2304      	movs	r3, #4
 8002fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002faa:	e17c      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fac:	2308      	movs	r3, #8
 8002fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fb2:	e178      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fb4:	2310      	movs	r3, #16
 8002fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fba:	e174      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fbc:	2320      	movs	r3, #32
 8002fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fc2:	e170      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fc4:	2340      	movs	r3, #64	@ 0x40
 8002fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fca:	e16c      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fcc:	2380      	movs	r3, #128	@ 0x80
 8002fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fd2:	e168      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8003048 <UART_SetConfig+0x348>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d142      	bne.n	8003064 <UART_SetConfig+0x364>
 8002fde:	4b16      	ldr	r3, [pc, #88]	@ (8003038 <UART_SetConfig+0x338>)
 8002fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	2b05      	cmp	r3, #5
 8002fe8:	d838      	bhi.n	800305c <UART_SetConfig+0x35c>
 8002fea:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff0 <UART_SetConfig+0x2f0>)
 8002fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff0:	08003009 	.word	0x08003009
 8002ff4:	08003011 	.word	0x08003011
 8002ff8:	08003019 	.word	0x08003019
 8002ffc:	08003021 	.word	0x08003021
 8003000:	0800304d 	.word	0x0800304d
 8003004:	08003055 	.word	0x08003055
 8003008:	2300      	movs	r3, #0
 800300a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800300e:	e14a      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003010:	2304      	movs	r3, #4
 8003012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003016:	e146      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003018:	2308      	movs	r3, #8
 800301a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800301e:	e142      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003020:	2310      	movs	r3, #16
 8003022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003026:	e13e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003028:	cfff69f3 	.word	0xcfff69f3
 800302c:	58000c00 	.word	0x58000c00
 8003030:	11fff4ff 	.word	0x11fff4ff
 8003034:	40011000 	.word	0x40011000
 8003038:	58024400 	.word	0x58024400
 800303c:	40004400 	.word	0x40004400
 8003040:	40004800 	.word	0x40004800
 8003044:	40004c00 	.word	0x40004c00
 8003048:	40005000 	.word	0x40005000
 800304c:	2320      	movs	r3, #32
 800304e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003052:	e128      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003054:	2340      	movs	r3, #64	@ 0x40
 8003056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800305a:	e124      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800305c:	2380      	movs	r3, #128	@ 0x80
 800305e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003062:	e120      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4acb      	ldr	r2, [pc, #812]	@ (8003398 <UART_SetConfig+0x698>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d176      	bne.n	800315c <UART_SetConfig+0x45c>
 800306e:	4bcb      	ldr	r3, [pc, #812]	@ (800339c <UART_SetConfig+0x69c>)
 8003070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003076:	2b28      	cmp	r3, #40	@ 0x28
 8003078:	d86c      	bhi.n	8003154 <UART_SetConfig+0x454>
 800307a:	a201      	add	r2, pc, #4	@ (adr r2, 8003080 <UART_SetConfig+0x380>)
 800307c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003080:	08003125 	.word	0x08003125
 8003084:	08003155 	.word	0x08003155
 8003088:	08003155 	.word	0x08003155
 800308c:	08003155 	.word	0x08003155
 8003090:	08003155 	.word	0x08003155
 8003094:	08003155 	.word	0x08003155
 8003098:	08003155 	.word	0x08003155
 800309c:	08003155 	.word	0x08003155
 80030a0:	0800312d 	.word	0x0800312d
 80030a4:	08003155 	.word	0x08003155
 80030a8:	08003155 	.word	0x08003155
 80030ac:	08003155 	.word	0x08003155
 80030b0:	08003155 	.word	0x08003155
 80030b4:	08003155 	.word	0x08003155
 80030b8:	08003155 	.word	0x08003155
 80030bc:	08003155 	.word	0x08003155
 80030c0:	08003135 	.word	0x08003135
 80030c4:	08003155 	.word	0x08003155
 80030c8:	08003155 	.word	0x08003155
 80030cc:	08003155 	.word	0x08003155
 80030d0:	08003155 	.word	0x08003155
 80030d4:	08003155 	.word	0x08003155
 80030d8:	08003155 	.word	0x08003155
 80030dc:	08003155 	.word	0x08003155
 80030e0:	0800313d 	.word	0x0800313d
 80030e4:	08003155 	.word	0x08003155
 80030e8:	08003155 	.word	0x08003155
 80030ec:	08003155 	.word	0x08003155
 80030f0:	08003155 	.word	0x08003155
 80030f4:	08003155 	.word	0x08003155
 80030f8:	08003155 	.word	0x08003155
 80030fc:	08003155 	.word	0x08003155
 8003100:	08003145 	.word	0x08003145
 8003104:	08003155 	.word	0x08003155
 8003108:	08003155 	.word	0x08003155
 800310c:	08003155 	.word	0x08003155
 8003110:	08003155 	.word	0x08003155
 8003114:	08003155 	.word	0x08003155
 8003118:	08003155 	.word	0x08003155
 800311c:	08003155 	.word	0x08003155
 8003120:	0800314d 	.word	0x0800314d
 8003124:	2301      	movs	r3, #1
 8003126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800312a:	e0bc      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800312c:	2304      	movs	r3, #4
 800312e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003132:	e0b8      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003134:	2308      	movs	r3, #8
 8003136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800313a:	e0b4      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800313c:	2310      	movs	r3, #16
 800313e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003142:	e0b0      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003144:	2320      	movs	r3, #32
 8003146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800314a:	e0ac      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800314c:	2340      	movs	r3, #64	@ 0x40
 800314e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003152:	e0a8      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003154:	2380      	movs	r3, #128	@ 0x80
 8003156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800315a:	e0a4      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a8f      	ldr	r2, [pc, #572]	@ (80033a0 <UART_SetConfig+0x6a0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d130      	bne.n	80031c8 <UART_SetConfig+0x4c8>
 8003166:	4b8d      	ldr	r3, [pc, #564]	@ (800339c <UART_SetConfig+0x69c>)
 8003168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	2b05      	cmp	r3, #5
 8003170:	d826      	bhi.n	80031c0 <UART_SetConfig+0x4c0>
 8003172:	a201      	add	r2, pc, #4	@ (adr r2, 8003178 <UART_SetConfig+0x478>)
 8003174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003178:	08003191 	.word	0x08003191
 800317c:	08003199 	.word	0x08003199
 8003180:	080031a1 	.word	0x080031a1
 8003184:	080031a9 	.word	0x080031a9
 8003188:	080031b1 	.word	0x080031b1
 800318c:	080031b9 	.word	0x080031b9
 8003190:	2300      	movs	r3, #0
 8003192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003196:	e086      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003198:	2304      	movs	r3, #4
 800319a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800319e:	e082      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80031a0:	2308      	movs	r3, #8
 80031a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031a6:	e07e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80031a8:	2310      	movs	r3, #16
 80031aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031ae:	e07a      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80031b0:	2320      	movs	r3, #32
 80031b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031b6:	e076      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80031b8:	2340      	movs	r3, #64	@ 0x40
 80031ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031be:	e072      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80031c0:	2380      	movs	r3, #128	@ 0x80
 80031c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031c6:	e06e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a75      	ldr	r2, [pc, #468]	@ (80033a4 <UART_SetConfig+0x6a4>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d130      	bne.n	8003234 <UART_SetConfig+0x534>
 80031d2:	4b72      	ldr	r3, [pc, #456]	@ (800339c <UART_SetConfig+0x69c>)
 80031d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	2b05      	cmp	r3, #5
 80031dc:	d826      	bhi.n	800322c <UART_SetConfig+0x52c>
 80031de:	a201      	add	r2, pc, #4	@ (adr r2, 80031e4 <UART_SetConfig+0x4e4>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	080031fd 	.word	0x080031fd
 80031e8:	08003205 	.word	0x08003205
 80031ec:	0800320d 	.word	0x0800320d
 80031f0:	08003215 	.word	0x08003215
 80031f4:	0800321d 	.word	0x0800321d
 80031f8:	08003225 	.word	0x08003225
 80031fc:	2300      	movs	r3, #0
 80031fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003202:	e050      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003204:	2304      	movs	r3, #4
 8003206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800320a:	e04c      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800320c:	2308      	movs	r3, #8
 800320e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003212:	e048      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003214:	2310      	movs	r3, #16
 8003216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800321a:	e044      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800321c:	2320      	movs	r3, #32
 800321e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003222:	e040      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003224:	2340      	movs	r3, #64	@ 0x40
 8003226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800322a:	e03c      	b.n	80032a6 <UART_SetConfig+0x5a6>
 800322c:	2380      	movs	r3, #128	@ 0x80
 800322e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003232:	e038      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a5b      	ldr	r2, [pc, #364]	@ (80033a8 <UART_SetConfig+0x6a8>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d130      	bne.n	80032a0 <UART_SetConfig+0x5a0>
 800323e:	4b57      	ldr	r3, [pc, #348]	@ (800339c <UART_SetConfig+0x69c>)
 8003240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	2b05      	cmp	r3, #5
 8003248:	d826      	bhi.n	8003298 <UART_SetConfig+0x598>
 800324a:	a201      	add	r2, pc, #4	@ (adr r2, 8003250 <UART_SetConfig+0x550>)
 800324c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003250:	08003269 	.word	0x08003269
 8003254:	08003271 	.word	0x08003271
 8003258:	08003279 	.word	0x08003279
 800325c:	08003281 	.word	0x08003281
 8003260:	08003289 	.word	0x08003289
 8003264:	08003291 	.word	0x08003291
 8003268:	2302      	movs	r3, #2
 800326a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800326e:	e01a      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003270:	2304      	movs	r3, #4
 8003272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003276:	e016      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003278:	2308      	movs	r3, #8
 800327a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800327e:	e012      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003280:	2310      	movs	r3, #16
 8003282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003286:	e00e      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003288:	2320      	movs	r3, #32
 800328a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800328e:	e00a      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003290:	2340      	movs	r3, #64	@ 0x40
 8003292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003296:	e006      	b.n	80032a6 <UART_SetConfig+0x5a6>
 8003298:	2380      	movs	r3, #128	@ 0x80
 800329a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800329e:	e002      	b.n	80032a6 <UART_SetConfig+0x5a6>
 80032a0:	2380      	movs	r3, #128	@ 0x80
 80032a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a3f      	ldr	r2, [pc, #252]	@ (80033a8 <UART_SetConfig+0x6a8>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	f040 80f8 	bne.w	80034a2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80032b6:	2b20      	cmp	r3, #32
 80032b8:	dc46      	bgt.n	8003348 <UART_SetConfig+0x648>
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	f2c0 8082 	blt.w	80033c4 <UART_SetConfig+0x6c4>
 80032c0:	3b02      	subs	r3, #2
 80032c2:	2b1e      	cmp	r3, #30
 80032c4:	d87e      	bhi.n	80033c4 <UART_SetConfig+0x6c4>
 80032c6:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <UART_SetConfig+0x5cc>)
 80032c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032cc:	0800334f 	.word	0x0800334f
 80032d0:	080033c5 	.word	0x080033c5
 80032d4:	08003357 	.word	0x08003357
 80032d8:	080033c5 	.word	0x080033c5
 80032dc:	080033c5 	.word	0x080033c5
 80032e0:	080033c5 	.word	0x080033c5
 80032e4:	08003367 	.word	0x08003367
 80032e8:	080033c5 	.word	0x080033c5
 80032ec:	080033c5 	.word	0x080033c5
 80032f0:	080033c5 	.word	0x080033c5
 80032f4:	080033c5 	.word	0x080033c5
 80032f8:	080033c5 	.word	0x080033c5
 80032fc:	080033c5 	.word	0x080033c5
 8003300:	080033c5 	.word	0x080033c5
 8003304:	08003377 	.word	0x08003377
 8003308:	080033c5 	.word	0x080033c5
 800330c:	080033c5 	.word	0x080033c5
 8003310:	080033c5 	.word	0x080033c5
 8003314:	080033c5 	.word	0x080033c5
 8003318:	080033c5 	.word	0x080033c5
 800331c:	080033c5 	.word	0x080033c5
 8003320:	080033c5 	.word	0x080033c5
 8003324:	080033c5 	.word	0x080033c5
 8003328:	080033c5 	.word	0x080033c5
 800332c:	080033c5 	.word	0x080033c5
 8003330:	080033c5 	.word	0x080033c5
 8003334:	080033c5 	.word	0x080033c5
 8003338:	080033c5 	.word	0x080033c5
 800333c:	080033c5 	.word	0x080033c5
 8003340:	080033c5 	.word	0x080033c5
 8003344:	080033b7 	.word	0x080033b7
 8003348:	2b40      	cmp	r3, #64	@ 0x40
 800334a:	d037      	beq.n	80033bc <UART_SetConfig+0x6bc>
 800334c:	e03a      	b.n	80033c4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800334e:	f7ff f9bf 	bl	80026d0 <HAL_RCCEx_GetD3PCLK1Freq>
 8003352:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003354:	e03c      	b.n	80033d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003356:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff f9ce 	bl	80026fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003364:	e034      	b.n	80033d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003366:	f107 0318 	add.w	r3, r7, #24
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff fb1a 	bl	80029a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003374:	e02c      	b.n	80033d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003376:	4b09      	ldr	r3, [pc, #36]	@ (800339c <UART_SetConfig+0x69c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0320 	and.w	r3, r3, #32
 800337e:	2b00      	cmp	r3, #0
 8003380:	d016      	beq.n	80033b0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003382:	4b06      	ldr	r3, [pc, #24]	@ (800339c <UART_SetConfig+0x69c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	08db      	lsrs	r3, r3, #3
 8003388:	f003 0303 	and.w	r3, r3, #3
 800338c:	4a07      	ldr	r2, [pc, #28]	@ (80033ac <UART_SetConfig+0x6ac>)
 800338e:	fa22 f303 	lsr.w	r3, r2, r3
 8003392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003394:	e01c      	b.n	80033d0 <UART_SetConfig+0x6d0>
 8003396:	bf00      	nop
 8003398:	40011400 	.word	0x40011400
 800339c:	58024400 	.word	0x58024400
 80033a0:	40007800 	.word	0x40007800
 80033a4:	40007c00 	.word	0x40007c00
 80033a8:	58000c00 	.word	0x58000c00
 80033ac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80033b0:	4b9d      	ldr	r3, [pc, #628]	@ (8003628 <UART_SetConfig+0x928>)
 80033b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80033b4:	e00c      	b.n	80033d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80033b6:	4b9d      	ldr	r3, [pc, #628]	@ (800362c <UART_SetConfig+0x92c>)
 80033b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80033ba:	e009      	b.n	80033d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80033c2:	e005      	b.n	80033d0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80033ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80033d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 81de 	beq.w	8003794 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	4a94      	ldr	r2, [pc, #592]	@ (8003630 <UART_SetConfig+0x930>)
 80033de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033e2:	461a      	mov	r2, r3
 80033e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80033ea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d305      	bcc.n	8003408 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003404:	429a      	cmp	r2, r3
 8003406:	d903      	bls.n	8003410 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800340e:	e1c1      	b.n	8003794 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003410:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003412:	2200      	movs	r2, #0
 8003414:	60bb      	str	r3, [r7, #8]
 8003416:	60fa      	str	r2, [r7, #12]
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	4a84      	ldr	r2, [pc, #528]	@ (8003630 <UART_SetConfig+0x930>)
 800341e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003422:	b29b      	uxth	r3, r3
 8003424:	2200      	movs	r2, #0
 8003426:	603b      	str	r3, [r7, #0]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800342e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003432:	f7fc ff55 	bl	80002e0 <__aeabi_uldivmod>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4610      	mov	r0, r2
 800343c:	4619      	mov	r1, r3
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	f04f 0300 	mov.w	r3, #0
 8003446:	020b      	lsls	r3, r1, #8
 8003448:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800344c:	0202      	lsls	r2, r0, #8
 800344e:	6979      	ldr	r1, [r7, #20]
 8003450:	6849      	ldr	r1, [r1, #4]
 8003452:	0849      	lsrs	r1, r1, #1
 8003454:	2000      	movs	r0, #0
 8003456:	460c      	mov	r4, r1
 8003458:	4605      	mov	r5, r0
 800345a:	eb12 0804 	adds.w	r8, r2, r4
 800345e:	eb43 0905 	adc.w	r9, r3, r5
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	469a      	mov	sl, r3
 800346a:	4693      	mov	fp, r2
 800346c:	4652      	mov	r2, sl
 800346e:	465b      	mov	r3, fp
 8003470:	4640      	mov	r0, r8
 8003472:	4649      	mov	r1, r9
 8003474:	f7fc ff34 	bl	80002e0 <__aeabi_uldivmod>
 8003478:	4602      	mov	r2, r0
 800347a:	460b      	mov	r3, r1
 800347c:	4613      	mov	r3, r2
 800347e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003482:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003486:	d308      	bcc.n	800349a <UART_SetConfig+0x79a>
 8003488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800348e:	d204      	bcs.n	800349a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003496:	60da      	str	r2, [r3, #12]
 8003498:	e17c      	b.n	8003794 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80034a0:	e178      	b.n	8003794 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034aa:	f040 80c5 	bne.w	8003638 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80034ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80034b2:	2b20      	cmp	r3, #32
 80034b4:	dc48      	bgt.n	8003548 <UART_SetConfig+0x848>
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	db7b      	blt.n	80035b2 <UART_SetConfig+0x8b2>
 80034ba:	2b20      	cmp	r3, #32
 80034bc:	d879      	bhi.n	80035b2 <UART_SetConfig+0x8b2>
 80034be:	a201      	add	r2, pc, #4	@ (adr r2, 80034c4 <UART_SetConfig+0x7c4>)
 80034c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c4:	0800354f 	.word	0x0800354f
 80034c8:	08003557 	.word	0x08003557
 80034cc:	080035b3 	.word	0x080035b3
 80034d0:	080035b3 	.word	0x080035b3
 80034d4:	0800355f 	.word	0x0800355f
 80034d8:	080035b3 	.word	0x080035b3
 80034dc:	080035b3 	.word	0x080035b3
 80034e0:	080035b3 	.word	0x080035b3
 80034e4:	0800356f 	.word	0x0800356f
 80034e8:	080035b3 	.word	0x080035b3
 80034ec:	080035b3 	.word	0x080035b3
 80034f0:	080035b3 	.word	0x080035b3
 80034f4:	080035b3 	.word	0x080035b3
 80034f8:	080035b3 	.word	0x080035b3
 80034fc:	080035b3 	.word	0x080035b3
 8003500:	080035b3 	.word	0x080035b3
 8003504:	0800357f 	.word	0x0800357f
 8003508:	080035b3 	.word	0x080035b3
 800350c:	080035b3 	.word	0x080035b3
 8003510:	080035b3 	.word	0x080035b3
 8003514:	080035b3 	.word	0x080035b3
 8003518:	080035b3 	.word	0x080035b3
 800351c:	080035b3 	.word	0x080035b3
 8003520:	080035b3 	.word	0x080035b3
 8003524:	080035b3 	.word	0x080035b3
 8003528:	080035b3 	.word	0x080035b3
 800352c:	080035b3 	.word	0x080035b3
 8003530:	080035b3 	.word	0x080035b3
 8003534:	080035b3 	.word	0x080035b3
 8003538:	080035b3 	.word	0x080035b3
 800353c:	080035b3 	.word	0x080035b3
 8003540:	080035b3 	.word	0x080035b3
 8003544:	080035a5 	.word	0x080035a5
 8003548:	2b40      	cmp	r3, #64	@ 0x40
 800354a:	d02e      	beq.n	80035aa <UART_SetConfig+0x8aa>
 800354c:	e031      	b.n	80035b2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800354e:	f7ff f893 	bl	8002678 <HAL_RCC_GetPCLK1Freq>
 8003552:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003554:	e033      	b.n	80035be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003556:	f7ff f8a5 	bl	80026a4 <HAL_RCC_GetPCLK2Freq>
 800355a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800355c:	e02f      	b.n	80035be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800355e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003562:	4618      	mov	r0, r3
 8003564:	f7ff f8ca 	bl	80026fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800356a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800356c:	e027      	b.n	80035be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800356e:	f107 0318 	add.w	r3, r7, #24
 8003572:	4618      	mov	r0, r3
 8003574:	f7ff fa16 	bl	80029a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800357c:	e01f      	b.n	80035be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800357e:	4b2d      	ldr	r3, [pc, #180]	@ (8003634 <UART_SetConfig+0x934>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0320 	and.w	r3, r3, #32
 8003586:	2b00      	cmp	r3, #0
 8003588:	d009      	beq.n	800359e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800358a:	4b2a      	ldr	r3, [pc, #168]	@ (8003634 <UART_SetConfig+0x934>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	08db      	lsrs	r3, r3, #3
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	4a24      	ldr	r2, [pc, #144]	@ (8003628 <UART_SetConfig+0x928>)
 8003596:	fa22 f303 	lsr.w	r3, r2, r3
 800359a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800359c:	e00f      	b.n	80035be <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800359e:	4b22      	ldr	r3, [pc, #136]	@ (8003628 <UART_SetConfig+0x928>)
 80035a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80035a2:	e00c      	b.n	80035be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80035a4:	4b21      	ldr	r3, [pc, #132]	@ (800362c <UART_SetConfig+0x92c>)
 80035a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80035a8:	e009      	b.n	80035be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80035b0:	e005      	b.n	80035be <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80035bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80035be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	f000 80e7 	beq.w	8003794 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ca:	4a19      	ldr	r2, [pc, #100]	@ (8003630 <UART_SetConfig+0x930>)
 80035cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035d0:	461a      	mov	r2, r3
 80035d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80035d8:	005a      	lsls	r2, r3, #1
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	085b      	lsrs	r3, r3, #1
 80035e0:	441a      	add	r2, r3
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ee:	2b0f      	cmp	r3, #15
 80035f0:	d916      	bls.n	8003620 <UART_SetConfig+0x920>
 80035f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035f8:	d212      	bcs.n	8003620 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	f023 030f 	bic.w	r3, r3, #15
 8003602:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003606:	085b      	lsrs	r3, r3, #1
 8003608:	b29b      	uxth	r3, r3
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	b29a      	uxth	r2, r3
 8003610:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003612:	4313      	orrs	r3, r2
 8003614:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800361c:	60da      	str	r2, [r3, #12]
 800361e:	e0b9      	b.n	8003794 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003626:	e0b5      	b.n	8003794 <UART_SetConfig+0xa94>
 8003628:	03d09000 	.word	0x03d09000
 800362c:	003d0900 	.word	0x003d0900
 8003630:	08006898 	.word	0x08006898
 8003634:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003638:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800363c:	2b20      	cmp	r3, #32
 800363e:	dc49      	bgt.n	80036d4 <UART_SetConfig+0x9d4>
 8003640:	2b00      	cmp	r3, #0
 8003642:	db7c      	blt.n	800373e <UART_SetConfig+0xa3e>
 8003644:	2b20      	cmp	r3, #32
 8003646:	d87a      	bhi.n	800373e <UART_SetConfig+0xa3e>
 8003648:	a201      	add	r2, pc, #4	@ (adr r2, 8003650 <UART_SetConfig+0x950>)
 800364a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364e:	bf00      	nop
 8003650:	080036db 	.word	0x080036db
 8003654:	080036e3 	.word	0x080036e3
 8003658:	0800373f 	.word	0x0800373f
 800365c:	0800373f 	.word	0x0800373f
 8003660:	080036eb 	.word	0x080036eb
 8003664:	0800373f 	.word	0x0800373f
 8003668:	0800373f 	.word	0x0800373f
 800366c:	0800373f 	.word	0x0800373f
 8003670:	080036fb 	.word	0x080036fb
 8003674:	0800373f 	.word	0x0800373f
 8003678:	0800373f 	.word	0x0800373f
 800367c:	0800373f 	.word	0x0800373f
 8003680:	0800373f 	.word	0x0800373f
 8003684:	0800373f 	.word	0x0800373f
 8003688:	0800373f 	.word	0x0800373f
 800368c:	0800373f 	.word	0x0800373f
 8003690:	0800370b 	.word	0x0800370b
 8003694:	0800373f 	.word	0x0800373f
 8003698:	0800373f 	.word	0x0800373f
 800369c:	0800373f 	.word	0x0800373f
 80036a0:	0800373f 	.word	0x0800373f
 80036a4:	0800373f 	.word	0x0800373f
 80036a8:	0800373f 	.word	0x0800373f
 80036ac:	0800373f 	.word	0x0800373f
 80036b0:	0800373f 	.word	0x0800373f
 80036b4:	0800373f 	.word	0x0800373f
 80036b8:	0800373f 	.word	0x0800373f
 80036bc:	0800373f 	.word	0x0800373f
 80036c0:	0800373f 	.word	0x0800373f
 80036c4:	0800373f 	.word	0x0800373f
 80036c8:	0800373f 	.word	0x0800373f
 80036cc:	0800373f 	.word	0x0800373f
 80036d0:	08003731 	.word	0x08003731
 80036d4:	2b40      	cmp	r3, #64	@ 0x40
 80036d6:	d02e      	beq.n	8003736 <UART_SetConfig+0xa36>
 80036d8:	e031      	b.n	800373e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036da:	f7fe ffcd 	bl	8002678 <HAL_RCC_GetPCLK1Freq>
 80036de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80036e0:	e033      	b.n	800374a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036e2:	f7fe ffdf 	bl	80026a4 <HAL_RCC_GetPCLK2Freq>
 80036e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80036e8:	e02f      	b.n	800374a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80036ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7ff f804 	bl	80026fc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80036f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80036f8:	e027      	b.n	800374a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80036fa:	f107 0318 	add.w	r3, r7, #24
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff f950 	bl	80029a4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003708:	e01f      	b.n	800374a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800370a:	4b2d      	ldr	r3, [pc, #180]	@ (80037c0 <UART_SetConfig+0xac0>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0320 	and.w	r3, r3, #32
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003716:	4b2a      	ldr	r3, [pc, #168]	@ (80037c0 <UART_SetConfig+0xac0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	08db      	lsrs	r3, r3, #3
 800371c:	f003 0303 	and.w	r3, r3, #3
 8003720:	4a28      	ldr	r2, [pc, #160]	@ (80037c4 <UART_SetConfig+0xac4>)
 8003722:	fa22 f303 	lsr.w	r3, r2, r3
 8003726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003728:	e00f      	b.n	800374a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800372a:	4b26      	ldr	r3, [pc, #152]	@ (80037c4 <UART_SetConfig+0xac4>)
 800372c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800372e:	e00c      	b.n	800374a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003730:	4b25      	ldr	r3, [pc, #148]	@ (80037c8 <UART_SetConfig+0xac8>)
 8003732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003734:	e009      	b.n	800374a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800373a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800373c:	e005      	b.n	800374a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003748:	bf00      	nop
    }

    if (pclk != 0U)
 800374a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800374c:	2b00      	cmp	r3, #0
 800374e:	d021      	beq.n	8003794 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	4a1d      	ldr	r2, [pc, #116]	@ (80037cc <UART_SetConfig+0xacc>)
 8003756:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800375a:	461a      	mov	r2, r3
 800375c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800375e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	085b      	lsrs	r3, r3, #1
 8003768:	441a      	add	r2, r3
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003772:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003776:	2b0f      	cmp	r3, #15
 8003778:	d909      	bls.n	800378e <UART_SetConfig+0xa8e>
 800377a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003780:	d205      	bcs.n	800378e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003784:	b29a      	uxth	r2, r3
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	60da      	str	r2, [r3, #12]
 800378c:	e002      	b.n	8003794 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	2201      	movs	r2, #1
 8003798:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2201      	movs	r2, #1
 80037a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	2200      	movs	r2, #0
 80037a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2200      	movs	r2, #0
 80037ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80037b0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3748      	adds	r7, #72	@ 0x48
 80037b8:	46bd      	mov	sp, r7
 80037ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037be:	bf00      	nop
 80037c0:	58024400 	.word	0x58024400
 80037c4:	03d09000 	.word	0x03d09000
 80037c8:	003d0900 	.word	0x003d0900
 80037cc:	08006898 	.word	0x08006898

080037d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037dc:	f003 0308 	and.w	r3, r3, #8
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00a      	beq.n	800381c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	430a      	orrs	r2, r1
 800381a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00a      	beq.n	800383e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00a      	beq.n	8003860 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	430a      	orrs	r2, r1
 800385e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003864:	f003 0310 	and.w	r3, r3, #16
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	f003 0320 	and.w	r3, r3, #32
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00a      	beq.n	80038a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d01a      	beq.n	80038e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	430a      	orrs	r2, r1
 80038c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038ce:	d10a      	bne.n	80038e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	605a      	str	r2, [r3, #4]
  }
}
 8003908:	bf00      	nop
 800390a:	370c      	adds	r7, #12
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b098      	sub	sp, #96	@ 0x60
 8003918:	af02      	add	r7, sp, #8
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003924:	f7fd fb46 	bl	8000fb4 <HAL_GetTick>
 8003928:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b08      	cmp	r3, #8
 8003936:	d12f      	bne.n	8003998 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003938:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003940:	2200      	movs	r2, #0
 8003942:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f88e 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d022      	beq.n	8003998 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395a:	e853 3f00 	ldrex	r3, [r3]
 800395e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003966:	653b      	str	r3, [r7, #80]	@ 0x50
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	461a      	mov	r2, r3
 800396e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003970:	647b      	str	r3, [r7, #68]	@ 0x44
 8003972:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003974:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003976:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003978:	e841 2300 	strex	r3, r2, [r1]
 800397c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800397e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003980:	2b00      	cmp	r3, #0
 8003982:	d1e6      	bne.n	8003952 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2220      	movs	r2, #32
 8003988:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e063      	b.n	8003a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0304 	and.w	r3, r3, #4
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d149      	bne.n	8003a3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ae:	2200      	movs	r2, #0
 80039b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 f857 	bl	8003a68 <UART_WaitOnFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d03c      	beq.n	8003a3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	e853 3f00 	ldrex	r3, [r3]
 80039cc:	623b      	str	r3, [r7, #32]
   return(result);
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	461a      	mov	r2, r3
 80039dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039de:	633b      	str	r3, [r7, #48]	@ 0x30
 80039e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039e6:	e841 2300 	strex	r3, r2, [r1]
 80039ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1e6      	bne.n	80039c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3308      	adds	r3, #8
 80039f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	e853 3f00 	ldrex	r3, [r3]
 8003a00:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f023 0301 	bic.w	r3, r3, #1
 8003a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3308      	adds	r3, #8
 8003a10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a12:	61fa      	str	r2, [r7, #28]
 8003a14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a16:	69b9      	ldr	r1, [r7, #24]
 8003a18:	69fa      	ldr	r2, [r7, #28]
 8003a1a:	e841 2300 	strex	r3, r2, [r1]
 8003a1e:	617b      	str	r3, [r7, #20]
   return(result);
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1e5      	bne.n	80039f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2220      	movs	r2, #32
 8003a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e012      	b.n	8003a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2220      	movs	r2, #32
 8003a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003a5e:	2300      	movs	r3, #0
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3758      	adds	r7, #88	@ 0x58
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	603b      	str	r3, [r7, #0]
 8003a74:	4613      	mov	r3, r2
 8003a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a78:	e04f      	b.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d04b      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7fd fa97 	bl	8000fb4 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d302      	bcc.n	8003a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e04e      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0304 	and.w	r3, r3, #4
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d037      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b80      	cmp	r3, #128	@ 0x80
 8003aae:	d034      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b40      	cmp	r3, #64	@ 0x40
 8003ab4:	d031      	beq.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	69db      	ldr	r3, [r3, #28]
 8003abc:	f003 0308 	and.w	r3, r3, #8
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d110      	bne.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2208      	movs	r2, #8
 8003aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f839 	bl	8003b44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2208      	movs	r2, #8
 8003ad6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e029      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003af4:	d111      	bne.n	8003b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 f81f 	bl	8003b44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2220      	movs	r2, #32
 8003b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e00f      	b.n	8003b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	69da      	ldr	r2, [r3, #28]
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	4013      	ands	r3, r2
 8003b24:	68ba      	ldr	r2, [r7, #8]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	bf0c      	ite	eq
 8003b2a:	2301      	moveq	r3, #1
 8003b2c:	2300      	movne	r3, #0
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	461a      	mov	r2, r3
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d0a0      	beq.n	8003a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3710      	adds	r7, #16
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bd80      	pop	{r7, pc}
	...

08003b44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b095      	sub	sp, #84	@ 0x54
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b54:	e853 3f00 	ldrex	r3, [r3]
 8003b58:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b6c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b70:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b72:	e841 2300 	strex	r3, r2, [r1]
 8003b76:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1e6      	bne.n	8003b4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	3308      	adds	r3, #8
 8003b84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	e853 3f00 	ldrex	r3, [r3]
 8003b8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b8e:	69fa      	ldr	r2, [r7, #28]
 8003b90:	4b1e      	ldr	r3, [pc, #120]	@ (8003c0c <UART_EndRxTransfer+0xc8>)
 8003b92:	4013      	ands	r3, r2
 8003b94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	3308      	adds	r3, #8
 8003b9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ba6:	e841 2300 	strex	r3, r2, [r1]
 8003baa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1e5      	bne.n	8003b7e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d118      	bne.n	8003bec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	e853 3f00 	ldrex	r3, [r3]
 8003bc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	f023 0310 	bic.w	r3, r3, #16
 8003bce:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bd8:	61bb      	str	r3, [r7, #24]
 8003bda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bdc:	6979      	ldr	r1, [r7, #20]
 8003bde:	69ba      	ldr	r2, [r7, #24]
 8003be0:	e841 2300 	strex	r3, r2, [r1]
 8003be4:	613b      	str	r3, [r7, #16]
   return(result);
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1e6      	bne.n	8003bba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003c00:	bf00      	nop
 8003c02:	3754      	adds	r7, #84	@ 0x54
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	effffffe 	.word	0xeffffffe

08003c10 <__NVIC_SetPriority>:
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	4603      	mov	r3, r0
 8003c18:	6039      	str	r1, [r7, #0]
 8003c1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003c1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	db0a      	blt.n	8003c3a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	490c      	ldr	r1, [pc, #48]	@ (8003c5c <__NVIC_SetPriority+0x4c>)
 8003c2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c2e:	0112      	lsls	r2, r2, #4
 8003c30:	b2d2      	uxtb	r2, r2
 8003c32:	440b      	add	r3, r1
 8003c34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003c38:	e00a      	b.n	8003c50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	4908      	ldr	r1, [pc, #32]	@ (8003c60 <__NVIC_SetPriority+0x50>)
 8003c40:	88fb      	ldrh	r3, [r7, #6]
 8003c42:	f003 030f 	and.w	r3, r3, #15
 8003c46:	3b04      	subs	r3, #4
 8003c48:	0112      	lsls	r2, r2, #4
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	761a      	strb	r2, [r3, #24]
}
 8003c50:	bf00      	nop
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	e000e100 	.word	0xe000e100
 8003c60:	e000ed00 	.word	0xe000ed00

08003c64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c64:	b580      	push	{r7, lr}
 8003c66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003c68:	2100      	movs	r1, #0
 8003c6a:	f06f 0004 	mvn.w	r0, #4
 8003c6e:	f7ff ffcf 	bl	8003c10 <__NVIC_SetPriority>
#endif
}
 8003c72:	bf00      	nop
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c7e:	f3ef 8305 	mrs	r3, IPSR
 8003c82:	603b      	str	r3, [r7, #0]
  return(result);
 8003c84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003c8a:	f06f 0305 	mvn.w	r3, #5
 8003c8e:	607b      	str	r3, [r7, #4]
 8003c90:	e00c      	b.n	8003cac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003c92:	4b0a      	ldr	r3, [pc, #40]	@ (8003cbc <osKernelInitialize+0x44>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d105      	bne.n	8003ca6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003c9a:	4b08      	ldr	r3, [pc, #32]	@ (8003cbc <osKernelInitialize+0x44>)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	607b      	str	r3, [r7, #4]
 8003ca4:	e002      	b.n	8003cac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8003caa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003cac:	687b      	ldr	r3, [r7, #4]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	24000104 	.word	0x24000104

08003cc0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cc6:	f3ef 8305 	mrs	r3, IPSR
 8003cca:	603b      	str	r3, [r7, #0]
  return(result);
 8003ccc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <osKernelStart+0x1a>
    stat = osErrorISR;
 8003cd2:	f06f 0305 	mvn.w	r3, #5
 8003cd6:	607b      	str	r3, [r7, #4]
 8003cd8:	e010      	b.n	8003cfc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003cda:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <osKernelStart+0x48>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d109      	bne.n	8003cf6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003ce2:	f7ff ffbf 	bl	8003c64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <osKernelStart+0x48>)
 8003ce8:	2202      	movs	r2, #2
 8003cea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003cec:	f001 fcbc 	bl	8005668 <vTaskStartScheduler>
      stat = osOK;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	607b      	str	r3, [r7, #4]
 8003cf4:	e002      	b.n	8003cfc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003cfc:	687b      	ldr	r3, [r7, #4]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3708      	adds	r7, #8
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	24000104 	.word	0x24000104

08003d0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08e      	sub	sp, #56	@ 0x38
 8003d10:	af04      	add	r7, sp, #16
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d1c:	f3ef 8305 	mrs	r3, IPSR
 8003d20:	617b      	str	r3, [r7, #20]
  return(result);
 8003d22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d17e      	bne.n	8003e26 <osThreadNew+0x11a>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d07b      	beq.n	8003e26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003d2e:	2380      	movs	r3, #128	@ 0x80
 8003d30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003d32:	2318      	movs	r3, #24
 8003d34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003d36:	2300      	movs	r3, #0
 8003d38:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d045      	beq.n	8003dd2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d002      	beq.n	8003d54 <osThreadNew+0x48>
        name = attr->name;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d008      	beq.n	8003d7a <osThreadNew+0x6e>
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	2b38      	cmp	r3, #56	@ 0x38
 8003d6c:	d805      	bhi.n	8003d7a <osThreadNew+0x6e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <osThreadNew+0x72>
        return (NULL);
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	e054      	b.n	8003e28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	089b      	lsrs	r3, r3, #2
 8003d8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00e      	beq.n	8003db4 <osThreadNew+0xa8>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	2b5b      	cmp	r3, #91	@ 0x5b
 8003d9c:	d90a      	bls.n	8003db4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d006      	beq.n	8003db4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d002      	beq.n	8003db4 <osThreadNew+0xa8>
        mem = 1;
 8003dae:	2301      	movs	r3, #1
 8003db0:	61bb      	str	r3, [r7, #24]
 8003db2:	e010      	b.n	8003dd6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d10c      	bne.n	8003dd6 <osThreadNew+0xca>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d108      	bne.n	8003dd6 <osThreadNew+0xca>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	691b      	ldr	r3, [r3, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <osThreadNew+0xca>
          mem = 0;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	61bb      	str	r3, [r7, #24]
 8003dd0:	e001      	b.n	8003dd6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d110      	bne.n	8003dfe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003de4:	9202      	str	r2, [sp, #8]
 8003de6:	9301      	str	r3, [sp, #4]
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	6a3a      	ldr	r2, [r7, #32]
 8003df0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f001 fa5c 	bl	80052b0 <xTaskCreateStatic>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	613b      	str	r3, [r7, #16]
 8003dfc:	e013      	b.n	8003e26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d110      	bne.n	8003e26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003e04:	6a3b      	ldr	r3, [r7, #32]
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	f107 0310 	add.w	r3, r7, #16
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	9300      	str	r3, [sp, #0]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f001 faaa 	bl	8005370 <xTaskCreate>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d001      	beq.n	8003e26 <osThreadNew+0x11a>
            hTask = NULL;
 8003e22:	2300      	movs	r3, #0
 8003e24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003e26:	693b      	ldr	r3, [r7, #16]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3728      	adds	r7, #40	@ 0x28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e38:	f3ef 8305 	mrs	r3, IPSR
 8003e3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <osDelay+0x1c>
    stat = osErrorISR;
 8003e44:	f06f 0305 	mvn.w	r3, #5
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	e007      	b.n	8003e5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f001 fbd0 	bl	80055fc <vTaskDelay>
    }
  }

  return (stat);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
	...

08003e68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	4a07      	ldr	r2, [pc, #28]	@ (8003e94 <vApplicationGetIdleTaskMemory+0x2c>)
 8003e78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	4a06      	ldr	r2, [pc, #24]	@ (8003e98 <vApplicationGetIdleTaskMemory+0x30>)
 8003e7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2280      	movs	r2, #128	@ 0x80
 8003e84:	601a      	str	r2, [r3, #0]
}
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	24000108 	.word	0x24000108
 8003e98:	24000164 	.word	0x24000164

08003e9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4a07      	ldr	r2, [pc, #28]	@ (8003ec8 <vApplicationGetTimerTaskMemory+0x2c>)
 8003eac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	4a06      	ldr	r2, [pc, #24]	@ (8003ecc <vApplicationGetTimerTaskMemory+0x30>)
 8003eb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003eba:	601a      	str	r2, [r3, #0]
}
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	24000364 	.word	0x24000364
 8003ecc:	240003c0 	.word	0x240003c0

08003ed0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08a      	sub	sp, #40	@ 0x28
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003edc:	f001 fc2c 	bl	8005738 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003ee0:	4b5c      	ldr	r3, [pc, #368]	@ (8004054 <pvPortMalloc+0x184>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003ee8:	f000 f924 	bl	8004134 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003eec:	4b5a      	ldr	r3, [pc, #360]	@ (8004058 <pvPortMalloc+0x188>)
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f040 8095 	bne.w	8004024 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d01e      	beq.n	8003f3e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003f00:	2208      	movs	r2, #8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4413      	add	r3, r2
 8003f06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f003 0307 	and.w	r3, r3, #7
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d015      	beq.n	8003f3e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f023 0307 	bic.w	r3, r3, #7
 8003f18:	3308      	adds	r3, #8
 8003f1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00b      	beq.n	8003f3e <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2a:	f383 8811 	msr	BASEPRI, r3
 8003f2e:	f3bf 8f6f 	isb	sy
 8003f32:	f3bf 8f4f 	dsb	sy
 8003f36:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003f38:	bf00      	nop
 8003f3a:	bf00      	nop
 8003f3c:	e7fd      	b.n	8003f3a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d06f      	beq.n	8004024 <pvPortMalloc+0x154>
 8003f44:	4b45      	ldr	r3, [pc, #276]	@ (800405c <pvPortMalloc+0x18c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d86a      	bhi.n	8004024 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003f4e:	4b44      	ldr	r3, [pc, #272]	@ (8004060 <pvPortMalloc+0x190>)
 8003f50:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003f52:	4b43      	ldr	r3, [pc, #268]	@ (8004060 <pvPortMalloc+0x190>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f58:	e004      	b.n	8003f64 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d903      	bls.n	8003f76 <pvPortMalloc+0xa6>
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1f1      	bne.n	8003f5a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003f76:	4b37      	ldr	r3, [pc, #220]	@ (8004054 <pvPortMalloc+0x184>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d051      	beq.n	8004024 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003f80:	6a3b      	ldr	r3, [r7, #32]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2208      	movs	r2, #8
 8003f86:	4413      	add	r3, r2
 8003f88:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	1ad2      	subs	r2, r2, r3
 8003f9a:	2308      	movs	r3, #8
 8003f9c:	005b      	lsls	r3, r3, #1
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d920      	bls.n	8003fe4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00b      	beq.n	8003fcc <pvPortMalloc+0xfc>
	__asm volatile
 8003fb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb8:	f383 8811 	msr	BASEPRI, r3
 8003fbc:	f3bf 8f6f 	isb	sy
 8003fc0:	f3bf 8f4f 	dsb	sy
 8003fc4:	613b      	str	r3, [r7, #16]
}
 8003fc6:	bf00      	nop
 8003fc8:	bf00      	nop
 8003fca:	e7fd      	b.n	8003fc8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	1ad2      	subs	r2, r2, r3
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003fde:	69b8      	ldr	r0, [r7, #24]
 8003fe0:	f000 f90a 	bl	80041f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <pvPortMalloc+0x18c>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	4a1b      	ldr	r2, [pc, #108]	@ (800405c <pvPortMalloc+0x18c>)
 8003ff0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800405c <pvPortMalloc+0x18c>)
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	4b1b      	ldr	r3, [pc, #108]	@ (8004064 <pvPortMalloc+0x194>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d203      	bcs.n	8004006 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003ffe:	4b17      	ldr	r3, [pc, #92]	@ (800405c <pvPortMalloc+0x18c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a18      	ldr	r2, [pc, #96]	@ (8004064 <pvPortMalloc+0x194>)
 8004004:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	685a      	ldr	r2, [r3, #4]
 800400a:	4b13      	ldr	r3, [pc, #76]	@ (8004058 <pvPortMalloc+0x188>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	431a      	orrs	r2, r3
 8004010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004012:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004016:	2200      	movs	r2, #0
 8004018:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800401a:	4b13      	ldr	r3, [pc, #76]	@ (8004068 <pvPortMalloc+0x198>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	3301      	adds	r3, #1
 8004020:	4a11      	ldr	r2, [pc, #68]	@ (8004068 <pvPortMalloc+0x198>)
 8004022:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004024:	f001 fb96 	bl	8005754 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00b      	beq.n	800404a <pvPortMalloc+0x17a>
	__asm volatile
 8004032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004036:	f383 8811 	msr	BASEPRI, r3
 800403a:	f3bf 8f6f 	isb	sy
 800403e:	f3bf 8f4f 	dsb	sy
 8004042:	60fb      	str	r3, [r7, #12]
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop
 8004048:	e7fd      	b.n	8004046 <pvPortMalloc+0x176>
	return pvReturn;
 800404a:	69fb      	ldr	r3, [r7, #28]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3728      	adds	r7, #40	@ 0x28
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	240043c8 	.word	0x240043c8
 8004058:	240043dc 	.word	0x240043dc
 800405c:	240043cc 	.word	0x240043cc
 8004060:	240043c0 	.word	0x240043c0
 8004064:	240043d0 	.word	0x240043d0
 8004068:	240043d4 	.word	0x240043d4

0800406c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d04f      	beq.n	800411e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800407e:	2308      	movs	r3, #8
 8004080:	425b      	negs	r3, r3
 8004082:	697a      	ldr	r2, [r7, #20]
 8004084:	4413      	add	r3, r2
 8004086:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	4b25      	ldr	r3, [pc, #148]	@ (8004128 <vPortFree+0xbc>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4013      	ands	r3, r2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10b      	bne.n	80040b2 <vPortFree+0x46>
	__asm volatile
 800409a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	60fb      	str	r3, [r7, #12]
}
 80040ac:	bf00      	nop
 80040ae:	bf00      	nop
 80040b0:	e7fd      	b.n	80040ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00b      	beq.n	80040d2 <vPortFree+0x66>
	__asm volatile
 80040ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040be:	f383 8811 	msr	BASEPRI, r3
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	f3bf 8f4f 	dsb	sy
 80040ca:	60bb      	str	r3, [r7, #8]
}
 80040cc:	bf00      	nop
 80040ce:	bf00      	nop
 80040d0:	e7fd      	b.n	80040ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	685a      	ldr	r2, [r3, #4]
 80040d6:	4b14      	ldr	r3, [pc, #80]	@ (8004128 <vPortFree+0xbc>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4013      	ands	r3, r2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d01e      	beq.n	800411e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d11a      	bne.n	800411e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004128 <vPortFree+0xbc>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	43db      	mvns	r3, r3
 80040f2:	401a      	ands	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80040f8:	f001 fb1e 	bl	8005738 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	685a      	ldr	r2, [r3, #4]
 8004100:	4b0a      	ldr	r3, [pc, #40]	@ (800412c <vPortFree+0xc0>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4413      	add	r3, r2
 8004106:	4a09      	ldr	r2, [pc, #36]	@ (800412c <vPortFree+0xc0>)
 8004108:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800410a:	6938      	ldr	r0, [r7, #16]
 800410c:	f000 f874 	bl	80041f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004110:	4b07      	ldr	r3, [pc, #28]	@ (8004130 <vPortFree+0xc4>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	3301      	adds	r3, #1
 8004116:	4a06      	ldr	r2, [pc, #24]	@ (8004130 <vPortFree+0xc4>)
 8004118:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800411a:	f001 fb1b 	bl	8005754 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800411e:	bf00      	nop
 8004120:	3718      	adds	r7, #24
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	240043dc 	.word	0x240043dc
 800412c:	240043cc 	.word	0x240043cc
 8004130:	240043d8 	.word	0x240043d8

08004134 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800413a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800413e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004140:	4b27      	ldr	r3, [pc, #156]	@ (80041e0 <prvHeapInit+0xac>)
 8004142:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f003 0307 	and.w	r3, r3, #7
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00c      	beq.n	8004168 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	3307      	adds	r3, #7
 8004152:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0307 	bic.w	r3, r3, #7
 800415a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	4a1f      	ldr	r2, [pc, #124]	@ (80041e0 <prvHeapInit+0xac>)
 8004164:	4413      	add	r3, r2
 8004166:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800416c:	4a1d      	ldr	r2, [pc, #116]	@ (80041e4 <prvHeapInit+0xb0>)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004172:	4b1c      	ldr	r3, [pc, #112]	@ (80041e4 <prvHeapInit+0xb0>)
 8004174:	2200      	movs	r2, #0
 8004176:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	4413      	add	r3, r2
 800417e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004180:	2208      	movs	r2, #8
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0307 	bic.w	r3, r3, #7
 800418e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	4a15      	ldr	r2, [pc, #84]	@ (80041e8 <prvHeapInit+0xb4>)
 8004194:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004196:	4b14      	ldr	r3, [pc, #80]	@ (80041e8 <prvHeapInit+0xb4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2200      	movs	r2, #0
 800419c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800419e:	4b12      	ldr	r3, [pc, #72]	@ (80041e8 <prvHeapInit+0xb4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2200      	movs	r2, #0
 80041a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	1ad2      	subs	r2, r2, r3
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80041b4:	4b0c      	ldr	r3, [pc, #48]	@ (80041e8 <prvHeapInit+0xb4>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	4a0a      	ldr	r2, [pc, #40]	@ (80041ec <prvHeapInit+0xb8>)
 80041c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	4a09      	ldr	r2, [pc, #36]	@ (80041f0 <prvHeapInit+0xbc>)
 80041ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80041cc:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <prvHeapInit+0xc0>)
 80041ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80041d2:	601a      	str	r2, [r3, #0]
}
 80041d4:	bf00      	nop
 80041d6:	3714      	adds	r7, #20
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	240007c0 	.word	0x240007c0
 80041e4:	240043c0 	.word	0x240043c0
 80041e8:	240043c8 	.word	0x240043c8
 80041ec:	240043d0 	.word	0x240043d0
 80041f0:	240043cc 	.word	0x240043cc
 80041f4:	240043dc 	.word	0x240043dc

080041f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004200:	4b28      	ldr	r3, [pc, #160]	@ (80042a4 <prvInsertBlockIntoFreeList+0xac>)
 8004202:	60fb      	str	r3, [r7, #12]
 8004204:	e002      	b.n	800420c <prvInsertBlockIntoFreeList+0x14>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	60fb      	str	r3, [r7, #12]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	429a      	cmp	r2, r3
 8004214:	d8f7      	bhi.n	8004206 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	4413      	add	r3, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	429a      	cmp	r2, r3
 8004226:	d108      	bne.n	800423a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	441a      	add	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	68ba      	ldr	r2, [r7, #8]
 8004244:	441a      	add	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	d118      	bne.n	8004280 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	4b15      	ldr	r3, [pc, #84]	@ (80042a8 <prvInsertBlockIntoFreeList+0xb0>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	429a      	cmp	r2, r3
 8004258:	d00d      	beq.n	8004276 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	441a      	add	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	601a      	str	r2, [r3, #0]
 8004274:	e008      	b.n	8004288 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004276:	4b0c      	ldr	r3, [pc, #48]	@ (80042a8 <prvInsertBlockIntoFreeList+0xb0>)
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	601a      	str	r2, [r3, #0]
 800427e:	e003      	b.n	8004288 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004288:	68fa      	ldr	r2, [r7, #12]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	429a      	cmp	r2, r3
 800428e:	d002      	beq.n	8004296 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004296:	bf00      	nop
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	240043c0 	.word	0x240043c0
 80042a8:	240043c8 	.word	0x240043c8

080042ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80042ac:	b480      	push	{r7}
 80042ae:	b083      	sub	sp, #12
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f103 0208 	add.w	r2, r3, #8
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f04f 32ff 	mov.w	r2, #4294967295
 80042c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f103 0208 	add.w	r2, r3, #8
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f103 0208 	add.w	r2, r3, #8
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80042fa:	bf00      	nop
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004306:	b480      	push	{r7}
 8004308:	b085      	sub	sp, #20
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
 800430e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	683a      	ldr	r2, [r7, #0]
 8004330:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	601a      	str	r2, [r3, #0]
}
 8004342:	bf00      	nop
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800434e:	b480      	push	{r7}
 8004350:	b085      	sub	sp, #20
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d103      	bne.n	800436e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	e00c      	b.n	8004388 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	3308      	adds	r3, #8
 8004372:	60fb      	str	r3, [r7, #12]
 8004374:	e002      	b.n	800437c <vListInsert+0x2e>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	60fb      	str	r3, [r7, #12]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68ba      	ldr	r2, [r7, #8]
 8004384:	429a      	cmp	r2, r3
 8004386:	d2f6      	bcs.n	8004376 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	601a      	str	r2, [r3, #0]
}
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6892      	ldr	r2, [r2, #8]
 80043d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6852      	ldr	r2, [r2, #4]
 80043e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d103      	bne.n	80043f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	1e5a      	subs	r2, r3, #1
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	3b04      	subs	r3, #4
 8004424:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800442c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	3b04      	subs	r3, #4
 8004432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	f023 0201 	bic.w	r2, r3, #1
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	3b04      	subs	r3, #4
 8004442:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004444:	4a0c      	ldr	r2, [pc, #48]	@ (8004478 <pxPortInitialiseStack+0x64>)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3b14      	subs	r3, #20
 800444e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	3b04      	subs	r3, #4
 800445a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f06f 0202 	mvn.w	r2, #2
 8004462:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	3b20      	subs	r3, #32
 8004468:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800446a:	68fb      	ldr	r3, [r7, #12]
}
 800446c:	4618      	mov	r0, r3
 800446e:	3714      	adds	r7, #20
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	0800447d 	.word	0x0800447d

0800447c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004482:	2300      	movs	r3, #0
 8004484:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004486:	4b13      	ldr	r3, [pc, #76]	@ (80044d4 <prvTaskExitError+0x58>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448e:	d00b      	beq.n	80044a8 <prvTaskExitError+0x2c>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	60fb      	str	r3, [r7, #12]
}
 80044a2:	bf00      	nop
 80044a4:	bf00      	nop
 80044a6:	e7fd      	b.n	80044a4 <prvTaskExitError+0x28>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	60bb      	str	r3, [r7, #8]
}
 80044ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80044bc:	bf00      	nop
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0fc      	beq.n	80044be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	2400002c 	.word	0x2400002c
	...

080044e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80044e0:	4b07      	ldr	r3, [pc, #28]	@ (8004500 <pxCurrentTCBConst2>)
 80044e2:	6819      	ldr	r1, [r3, #0]
 80044e4:	6808      	ldr	r0, [r1, #0]
 80044e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044ea:	f380 8809 	msr	PSP, r0
 80044ee:	f3bf 8f6f 	isb	sy
 80044f2:	f04f 0000 	mov.w	r0, #0
 80044f6:	f380 8811 	msr	BASEPRI, r0
 80044fa:	4770      	bx	lr
 80044fc:	f3af 8000 	nop.w

08004500 <pxCurrentTCBConst2>:
 8004500:	24004428 	.word	0x24004428
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004504:	bf00      	nop
 8004506:	bf00      	nop

08004508 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004508:	4808      	ldr	r0, [pc, #32]	@ (800452c <prvPortStartFirstTask+0x24>)
 800450a:	6800      	ldr	r0, [r0, #0]
 800450c:	6800      	ldr	r0, [r0, #0]
 800450e:	f380 8808 	msr	MSP, r0
 8004512:	f04f 0000 	mov.w	r0, #0
 8004516:	f380 8814 	msr	CONTROL, r0
 800451a:	b662      	cpsie	i
 800451c:	b661      	cpsie	f
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	f3bf 8f6f 	isb	sy
 8004526:	df00      	svc	0
 8004528:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800452a:	bf00      	nop
 800452c:	e000ed08 	.word	0xe000ed08

08004530 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004536:	4b47      	ldr	r3, [pc, #284]	@ (8004654 <xPortStartScheduler+0x124>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a47      	ldr	r2, [pc, #284]	@ (8004658 <xPortStartScheduler+0x128>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d10b      	bne.n	8004558 <xPortStartScheduler+0x28>
	__asm volatile
 8004540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004544:	f383 8811 	msr	BASEPRI, r3
 8004548:	f3bf 8f6f 	isb	sy
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	60fb      	str	r3, [r7, #12]
}
 8004552:	bf00      	nop
 8004554:	bf00      	nop
 8004556:	e7fd      	b.n	8004554 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004558:	4b3e      	ldr	r3, [pc, #248]	@ (8004654 <xPortStartScheduler+0x124>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a3f      	ldr	r2, [pc, #252]	@ (800465c <xPortStartScheduler+0x12c>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d10b      	bne.n	800457a <xPortStartScheduler+0x4a>
	__asm volatile
 8004562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004566:	f383 8811 	msr	BASEPRI, r3
 800456a:	f3bf 8f6f 	isb	sy
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	613b      	str	r3, [r7, #16]
}
 8004574:	bf00      	nop
 8004576:	bf00      	nop
 8004578:	e7fd      	b.n	8004576 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800457a:	4b39      	ldr	r3, [pc, #228]	@ (8004660 <xPortStartScheduler+0x130>)
 800457c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	b2db      	uxtb	r3, r3
 8004584:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	22ff      	movs	r2, #255	@ 0xff
 800458a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004594:	78fb      	ldrb	r3, [r7, #3]
 8004596:	b2db      	uxtb	r3, r3
 8004598:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800459c:	b2da      	uxtb	r2, r3
 800459e:	4b31      	ldr	r3, [pc, #196]	@ (8004664 <xPortStartScheduler+0x134>)
 80045a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80045a2:	4b31      	ldr	r3, [pc, #196]	@ (8004668 <xPortStartScheduler+0x138>)
 80045a4:	2207      	movs	r2, #7
 80045a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045a8:	e009      	b.n	80045be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80045aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004668 <xPortStartScheduler+0x138>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004668 <xPortStartScheduler+0x138>)
 80045b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80045b4:	78fb      	ldrb	r3, [r7, #3]
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	005b      	lsls	r3, r3, #1
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045be:	78fb      	ldrb	r3, [r7, #3]
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c6:	2b80      	cmp	r3, #128	@ 0x80
 80045c8:	d0ef      	beq.n	80045aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80045ca:	4b27      	ldr	r3, [pc, #156]	@ (8004668 <xPortStartScheduler+0x138>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f1c3 0307 	rsb	r3, r3, #7
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d00b      	beq.n	80045ee <xPortStartScheduler+0xbe>
	__asm volatile
 80045d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045da:	f383 8811 	msr	BASEPRI, r3
 80045de:	f3bf 8f6f 	isb	sy
 80045e2:	f3bf 8f4f 	dsb	sy
 80045e6:	60bb      	str	r3, [r7, #8]
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	e7fd      	b.n	80045ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80045ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004668 <xPortStartScheduler+0x138>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004668 <xPortStartScheduler+0x138>)
 80045f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80045f8:	4b1b      	ldr	r3, [pc, #108]	@ (8004668 <xPortStartScheduler+0x138>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004600:	4a19      	ldr	r2, [pc, #100]	@ (8004668 <xPortStartScheduler+0x138>)
 8004602:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	b2da      	uxtb	r2, r3
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800460c:	4b17      	ldr	r3, [pc, #92]	@ (800466c <xPortStartScheduler+0x13c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a16      	ldr	r2, [pc, #88]	@ (800466c <xPortStartScheduler+0x13c>)
 8004612:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004616:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004618:	4b14      	ldr	r3, [pc, #80]	@ (800466c <xPortStartScheduler+0x13c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a13      	ldr	r2, [pc, #76]	@ (800466c <xPortStartScheduler+0x13c>)
 800461e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004622:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004624:	f000 f8da 	bl	80047dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004628:	4b11      	ldr	r3, [pc, #68]	@ (8004670 <xPortStartScheduler+0x140>)
 800462a:	2200      	movs	r2, #0
 800462c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800462e:	f000 f8f9 	bl	8004824 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004632:	4b10      	ldr	r3, [pc, #64]	@ (8004674 <xPortStartScheduler+0x144>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a0f      	ldr	r2, [pc, #60]	@ (8004674 <xPortStartScheduler+0x144>)
 8004638:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800463c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800463e:	f7ff ff63 	bl	8004508 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004642:	f001 f9ef 	bl	8005a24 <vTaskSwitchContext>
	prvTaskExitError();
 8004646:	f7ff ff19 	bl	800447c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3718      	adds	r7, #24
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	e000ed00 	.word	0xe000ed00
 8004658:	410fc271 	.word	0x410fc271
 800465c:	410fc270 	.word	0x410fc270
 8004660:	e000e400 	.word	0xe000e400
 8004664:	240043e0 	.word	0x240043e0
 8004668:	240043e4 	.word	0x240043e4
 800466c:	e000ed20 	.word	0xe000ed20
 8004670:	2400002c 	.word	0x2400002c
 8004674:	e000ef34 	.word	0xe000ef34

08004678 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
	__asm volatile
 800467e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004682:	f383 8811 	msr	BASEPRI, r3
 8004686:	f3bf 8f6f 	isb	sy
 800468a:	f3bf 8f4f 	dsb	sy
 800468e:	607b      	str	r3, [r7, #4]
}
 8004690:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004692:	4b10      	ldr	r3, [pc, #64]	@ (80046d4 <vPortEnterCritical+0x5c>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	3301      	adds	r3, #1
 8004698:	4a0e      	ldr	r2, [pc, #56]	@ (80046d4 <vPortEnterCritical+0x5c>)
 800469a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800469c:	4b0d      	ldr	r3, [pc, #52]	@ (80046d4 <vPortEnterCritical+0x5c>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d110      	bne.n	80046c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80046a4:	4b0c      	ldr	r3, [pc, #48]	@ (80046d8 <vPortEnterCritical+0x60>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d00b      	beq.n	80046c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80046ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b2:	f383 8811 	msr	BASEPRI, r3
 80046b6:	f3bf 8f6f 	isb	sy
 80046ba:	f3bf 8f4f 	dsb	sy
 80046be:	603b      	str	r3, [r7, #0]
}
 80046c0:	bf00      	nop
 80046c2:	bf00      	nop
 80046c4:	e7fd      	b.n	80046c2 <vPortEnterCritical+0x4a>
	}
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	2400002c 	.word	0x2400002c
 80046d8:	e000ed04 	.word	0xe000ed04

080046dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80046e2:	4b12      	ldr	r3, [pc, #72]	@ (800472c <vPortExitCritical+0x50>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d10b      	bne.n	8004702 <vPortExitCritical+0x26>
	__asm volatile
 80046ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ee:	f383 8811 	msr	BASEPRI, r3
 80046f2:	f3bf 8f6f 	isb	sy
 80046f6:	f3bf 8f4f 	dsb	sy
 80046fa:	607b      	str	r3, [r7, #4]
}
 80046fc:	bf00      	nop
 80046fe:	bf00      	nop
 8004700:	e7fd      	b.n	80046fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004702:	4b0a      	ldr	r3, [pc, #40]	@ (800472c <vPortExitCritical+0x50>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	3b01      	subs	r3, #1
 8004708:	4a08      	ldr	r2, [pc, #32]	@ (800472c <vPortExitCritical+0x50>)
 800470a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800470c:	4b07      	ldr	r3, [pc, #28]	@ (800472c <vPortExitCritical+0x50>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d105      	bne.n	8004720 <vPortExitCritical+0x44>
 8004714:	2300      	movs	r3, #0
 8004716:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800471e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr
 800472c:	2400002c 	.word	0x2400002c

08004730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004730:	f3ef 8009 	mrs	r0, PSP
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <pxCurrentTCBConst>)
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	f01e 0f10 	tst.w	lr, #16
 8004740:	bf08      	it	eq
 8004742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800474a:	6010      	str	r0, [r2, #0]
 800474c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004750:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004754:	f380 8811 	msr	BASEPRI, r0
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f001 f960 	bl	8005a24 <vTaskSwitchContext>
 8004764:	f04f 0000 	mov.w	r0, #0
 8004768:	f380 8811 	msr	BASEPRI, r0
 800476c:	bc09      	pop	{r0, r3}
 800476e:	6819      	ldr	r1, [r3, #0]
 8004770:	6808      	ldr	r0, [r1, #0]
 8004772:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004776:	f01e 0f10 	tst.w	lr, #16
 800477a:	bf08      	it	eq
 800477c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004780:	f380 8809 	msr	PSP, r0
 8004784:	f3bf 8f6f 	isb	sy
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	f3af 8000 	nop.w

08004790 <pxCurrentTCBConst>:
 8004790:	24004428 	.word	0x24004428
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004794:	bf00      	nop
 8004796:	bf00      	nop

08004798 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
	__asm volatile
 800479e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	607b      	str	r3, [r7, #4]
}
 80047b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80047b2:	f001 f87d 	bl	80058b0 <xTaskIncrementTick>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d003      	beq.n	80047c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80047bc:	4b06      	ldr	r3, [pc, #24]	@ (80047d8 <xPortSysTickHandler+0x40>)
 80047be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	2300      	movs	r3, #0
 80047c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	f383 8811 	msr	BASEPRI, r3
}
 80047ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80047d0:	bf00      	nop
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	e000ed04 	.word	0xe000ed04

080047dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004810 <vPortSetupTimerInterrupt+0x34>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004814 <vPortSetupTimerInterrupt+0x38>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80047ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004818 <vPortSetupTimerInterrupt+0x3c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a0a      	ldr	r2, [pc, #40]	@ (800481c <vPortSetupTimerInterrupt+0x40>)
 80047f2:	fba2 2303 	umull	r2, r3, r2, r3
 80047f6:	099b      	lsrs	r3, r3, #6
 80047f8:	4a09      	ldr	r2, [pc, #36]	@ (8004820 <vPortSetupTimerInterrupt+0x44>)
 80047fa:	3b01      	subs	r3, #1
 80047fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047fe:	4b04      	ldr	r3, [pc, #16]	@ (8004810 <vPortSetupTimerInterrupt+0x34>)
 8004800:	2207      	movs	r2, #7
 8004802:	601a      	str	r2, [r3, #0]
}
 8004804:	bf00      	nop
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	e000e010 	.word	0xe000e010
 8004814:	e000e018 	.word	0xe000e018
 8004818:	24000000 	.word	0x24000000
 800481c:	10624dd3 	.word	0x10624dd3
 8004820:	e000e014 	.word	0xe000e014

08004824 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004824:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004834 <vPortEnableVFP+0x10>
 8004828:	6801      	ldr	r1, [r0, #0]
 800482a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800482e:	6001      	str	r1, [r0, #0]
 8004830:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004832:	bf00      	nop
 8004834:	e000ed88 	.word	0xe000ed88

08004838 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800483e:	f3ef 8305 	mrs	r3, IPSR
 8004842:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2b0f      	cmp	r3, #15
 8004848:	d915      	bls.n	8004876 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800484a:	4a18      	ldr	r2, [pc, #96]	@ (80048ac <vPortValidateInterruptPriority+0x74>)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4413      	add	r3, r2
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004854:	4b16      	ldr	r3, [pc, #88]	@ (80048b0 <vPortValidateInterruptPriority+0x78>)
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	7afa      	ldrb	r2, [r7, #11]
 800485a:	429a      	cmp	r2, r3
 800485c:	d20b      	bcs.n	8004876 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800485e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004862:	f383 8811 	msr	BASEPRI, r3
 8004866:	f3bf 8f6f 	isb	sy
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	607b      	str	r3, [r7, #4]
}
 8004870:	bf00      	nop
 8004872:	bf00      	nop
 8004874:	e7fd      	b.n	8004872 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004876:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <vPortValidateInterruptPriority+0x7c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800487e:	4b0e      	ldr	r3, [pc, #56]	@ (80048b8 <vPortValidateInterruptPriority+0x80>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	429a      	cmp	r2, r3
 8004884:	d90b      	bls.n	800489e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800488a:	f383 8811 	msr	BASEPRI, r3
 800488e:	f3bf 8f6f 	isb	sy
 8004892:	f3bf 8f4f 	dsb	sy
 8004896:	603b      	str	r3, [r7, #0]
}
 8004898:	bf00      	nop
 800489a:	bf00      	nop
 800489c:	e7fd      	b.n	800489a <vPortValidateInterruptPriority+0x62>
	}
 800489e:	bf00      	nop
 80048a0:	3714      	adds	r7, #20
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	e000e3f0 	.word	0xe000e3f0
 80048b0:	240043e0 	.word	0x240043e0
 80048b4:	e000ed0c 	.word	0xe000ed0c
 80048b8:	240043e4 	.word	0x240043e4

080048bc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10b      	bne.n	80048e8 <xQueueGenericReset+0x2c>
	__asm volatile
 80048d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d4:	f383 8811 	msr	BASEPRI, r3
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	f3bf 8f4f 	dsb	sy
 80048e0:	60bb      	str	r3, [r7, #8]
}
 80048e2:	bf00      	nop
 80048e4:	bf00      	nop
 80048e6:	e7fd      	b.n	80048e4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80048e8:	f7ff fec6 	bl	8004678 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f4:	68f9      	ldr	r1, [r7, #12]
 80048f6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80048f8:	fb01 f303 	mul.w	r3, r1, r3
 80048fc:	441a      	add	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004918:	3b01      	subs	r3, #1
 800491a:	68f9      	ldr	r1, [r7, #12]
 800491c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800491e:	fb01 f303 	mul.w	r3, r1, r3
 8004922:	441a      	add	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	22ff      	movs	r2, #255	@ 0xff
 800492c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	22ff      	movs	r2, #255	@ 0xff
 8004934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d114      	bne.n	8004968 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01a      	beq.n	800497c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	3310      	adds	r3, #16
 800494a:	4618      	mov	r0, r3
 800494c:	f001 f91a 	bl	8005b84 <xTaskRemoveFromEventList>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d012      	beq.n	800497c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004956:	4b0d      	ldr	r3, [pc, #52]	@ (800498c <xQueueGenericReset+0xd0>)
 8004958:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	f3bf 8f6f 	isb	sy
 8004966:	e009      	b.n	800497c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	3310      	adds	r3, #16
 800496c:	4618      	mov	r0, r3
 800496e:	f7ff fc9d 	bl	80042ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	3324      	adds	r3, #36	@ 0x24
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff fc98 	bl	80042ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800497c:	f7ff feae 	bl	80046dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004980:	2301      	movs	r3, #1
}
 8004982:	4618      	mov	r0, r3
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	e000ed04 	.word	0xe000ed04

08004990 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004990:	b580      	push	{r7, lr}
 8004992:	b08e      	sub	sp, #56	@ 0x38
 8004994:	af02      	add	r7, sp, #8
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10b      	bne.n	80049bc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80049a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a8:	f383 8811 	msr	BASEPRI, r3
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	f3bf 8f4f 	dsb	sy
 80049b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80049b6:	bf00      	nop
 80049b8:	bf00      	nop
 80049ba:	e7fd      	b.n	80049b8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10b      	bne.n	80049da <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80049c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c6:	f383 8811 	msr	BASEPRI, r3
 80049ca:	f3bf 8f6f 	isb	sy
 80049ce:	f3bf 8f4f 	dsb	sy
 80049d2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80049d4:	bf00      	nop
 80049d6:	bf00      	nop
 80049d8:	e7fd      	b.n	80049d6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <xQueueGenericCreateStatic+0x56>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d001      	beq.n	80049ea <xQueueGenericCreateStatic+0x5a>
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <xQueueGenericCreateStatic+0x5c>
 80049ea:	2300      	movs	r3, #0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10b      	bne.n	8004a08 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80049f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f4:	f383 8811 	msr	BASEPRI, r3
 80049f8:	f3bf 8f6f 	isb	sy
 80049fc:	f3bf 8f4f 	dsb	sy
 8004a00:	623b      	str	r3, [r7, #32]
}
 8004a02:	bf00      	nop
 8004a04:	bf00      	nop
 8004a06:	e7fd      	b.n	8004a04 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d102      	bne.n	8004a14 <xQueueGenericCreateStatic+0x84>
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <xQueueGenericCreateStatic+0x88>
 8004a14:	2301      	movs	r3, #1
 8004a16:	e000      	b.n	8004a1a <xQueueGenericCreateStatic+0x8a>
 8004a18:	2300      	movs	r3, #0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d10b      	bne.n	8004a36 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	61fb      	str	r3, [r7, #28]
}
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
 8004a34:	e7fd      	b.n	8004a32 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a36:	2350      	movs	r3, #80	@ 0x50
 8004a38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	2b50      	cmp	r3, #80	@ 0x50
 8004a3e:	d00b      	beq.n	8004a58 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a44:	f383 8811 	msr	BASEPRI, r3
 8004a48:	f3bf 8f6f 	isb	sy
 8004a4c:	f3bf 8f4f 	dsb	sy
 8004a50:	61bb      	str	r3, [r7, #24]
}
 8004a52:	bf00      	nop
 8004a54:	bf00      	nop
 8004a56:	e7fd      	b.n	8004a54 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004a58:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00d      	beq.n	8004a80 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a66:	2201      	movs	r2, #1
 8004a68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004a6c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 f805 	bl	8004a8a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3730      	adds	r7, #48	@ 0x30
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b084      	sub	sp, #16
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d103      	bne.n	8004aa6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	69ba      	ldr	r2, [r7, #24]
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	e002      	b.n	8004aac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004ab8:	2101      	movs	r1, #1
 8004aba:	69b8      	ldr	r0, [r7, #24]
 8004abc:	f7ff fefe 	bl	80048bc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	78fa      	ldrb	r2, [r7, #3]
 8004ac4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004ac8:	bf00      	nop
 8004aca:	3710      	adds	r7, #16
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08e      	sub	sp, #56	@ 0x38
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
 8004adc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d10b      	bne.n	8004b04 <xQueueGenericSend+0x34>
	__asm volatile
 8004aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004af0:	f383 8811 	msr	BASEPRI, r3
 8004af4:	f3bf 8f6f 	isb	sy
 8004af8:	f3bf 8f4f 	dsb	sy
 8004afc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004afe:	bf00      	nop
 8004b00:	bf00      	nop
 8004b02:	e7fd      	b.n	8004b00 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d103      	bne.n	8004b12 <xQueueGenericSend+0x42>
 8004b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <xQueueGenericSend+0x46>
 8004b12:	2301      	movs	r3, #1
 8004b14:	e000      	b.n	8004b18 <xQueueGenericSend+0x48>
 8004b16:	2300      	movs	r3, #0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10b      	bne.n	8004b34 <xQueueGenericSend+0x64>
	__asm volatile
 8004b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b20:	f383 8811 	msr	BASEPRI, r3
 8004b24:	f3bf 8f6f 	isb	sy
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b2e:	bf00      	nop
 8004b30:	bf00      	nop
 8004b32:	e7fd      	b.n	8004b30 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d103      	bne.n	8004b42 <xQueueGenericSend+0x72>
 8004b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d101      	bne.n	8004b46 <xQueueGenericSend+0x76>
 8004b42:	2301      	movs	r3, #1
 8004b44:	e000      	b.n	8004b48 <xQueueGenericSend+0x78>
 8004b46:	2300      	movs	r3, #0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10b      	bne.n	8004b64 <xQueueGenericSend+0x94>
	__asm volatile
 8004b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	623b      	str	r3, [r7, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	bf00      	nop
 8004b62:	e7fd      	b.n	8004b60 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b64:	f001 f9ce 	bl	8005f04 <xTaskGetSchedulerState>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d102      	bne.n	8004b74 <xQueueGenericSend+0xa4>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <xQueueGenericSend+0xa8>
 8004b74:	2301      	movs	r3, #1
 8004b76:	e000      	b.n	8004b7a <xQueueGenericSend+0xaa>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10b      	bne.n	8004b96 <xQueueGenericSend+0xc6>
	__asm volatile
 8004b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b82:	f383 8811 	msr	BASEPRI, r3
 8004b86:	f3bf 8f6f 	isb	sy
 8004b8a:	f3bf 8f4f 	dsb	sy
 8004b8e:	61fb      	str	r3, [r7, #28]
}
 8004b90:	bf00      	nop
 8004b92:	bf00      	nop
 8004b94:	e7fd      	b.n	8004b92 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b96:	f7ff fd6f 	bl	8004678 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d302      	bcc.n	8004bac <xQueueGenericSend+0xdc>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d129      	bne.n	8004c00 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004bb2:	f000 fa0f 	bl	8004fd4 <prvCopyDataToQueue>
 8004bb6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d010      	beq.n	8004be2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc2:	3324      	adds	r3, #36	@ 0x24
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 ffdd 	bl	8005b84 <xTaskRemoveFromEventList>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d013      	beq.n	8004bf8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004bd0:	4b3f      	ldr	r3, [pc, #252]	@ (8004cd0 <xQueueGenericSend+0x200>)
 8004bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	f3bf 8f6f 	isb	sy
 8004be0:	e00a      	b.n	8004bf8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d007      	beq.n	8004bf8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004be8:	4b39      	ldr	r3, [pc, #228]	@ (8004cd0 <xQueueGenericSend+0x200>)
 8004bea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	f3bf 8f4f 	dsb	sy
 8004bf4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004bf8:	f7ff fd70 	bl	80046dc <vPortExitCritical>
				return pdPASS;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e063      	b.n	8004cc8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d103      	bne.n	8004c0e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004c06:	f7ff fd69 	bl	80046dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	e05c      	b.n	8004cc8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d106      	bne.n	8004c22 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c14:	f107 0314 	add.w	r3, r7, #20
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f001 f817 	bl	8005c4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c22:	f7ff fd5b 	bl	80046dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c26:	f000 fd87 	bl	8005738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c2a:	f7ff fd25 	bl	8004678 <vPortEnterCritical>
 8004c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c34:	b25b      	sxtb	r3, r3
 8004c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3a:	d103      	bne.n	8004c44 <xQueueGenericSend+0x174>
 8004c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c4a:	b25b      	sxtb	r3, r3
 8004c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c50:	d103      	bne.n	8004c5a <xQueueGenericSend+0x18a>
 8004c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c5a:	f7ff fd3f 	bl	80046dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c5e:	1d3a      	adds	r2, r7, #4
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	4611      	mov	r1, r2
 8004c66:	4618      	mov	r0, r3
 8004c68:	f001 f806 	bl	8005c78 <xTaskCheckForTimeOut>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d124      	bne.n	8004cbc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004c72:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c74:	f000 faa6 	bl	80051c4 <prvIsQueueFull>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d018      	beq.n	8004cb0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c80:	3310      	adds	r3, #16
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	4611      	mov	r1, r2
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 ff2a 	bl	8005ae0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004c8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c8e:	f000 fa31 	bl	80050f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004c92:	f000 fd5f 	bl	8005754 <xTaskResumeAll>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f47f af7c 	bne.w	8004b96 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd0 <xQueueGenericSend+0x200>)
 8004ca0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	f3bf 8f4f 	dsb	sy
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	e772      	b.n	8004b96 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004cb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cb2:	f000 fa1f 	bl	80050f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004cb6:	f000 fd4d 	bl	8005754 <xTaskResumeAll>
 8004cba:	e76c      	b.n	8004b96 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004cbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cbe:	f000 fa19 	bl	80050f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004cc2:	f000 fd47 	bl	8005754 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004cc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3738      	adds	r7, #56	@ 0x38
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	e000ed04 	.word	0xe000ed04

08004cd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b090      	sub	sp, #64	@ 0x40
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10b      	bne.n	8004d04 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf0:	f383 8811 	msr	BASEPRI, r3
 8004cf4:	f3bf 8f6f 	isb	sy
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004cfe:	bf00      	nop
 8004d00:	bf00      	nop
 8004d02:	e7fd      	b.n	8004d00 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d103      	bne.n	8004d12 <xQueueGenericSendFromISR+0x3e>
 8004d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <xQueueGenericSendFromISR+0x42>
 8004d12:	2301      	movs	r3, #1
 8004d14:	e000      	b.n	8004d18 <xQueueGenericSendFromISR+0x44>
 8004d16:	2300      	movs	r3, #0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10b      	bne.n	8004d34 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	e7fd      	b.n	8004d30 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d103      	bne.n	8004d42 <xQueueGenericSendFromISR+0x6e>
 8004d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d101      	bne.n	8004d46 <xQueueGenericSendFromISR+0x72>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e000      	b.n	8004d48 <xQueueGenericSendFromISR+0x74>
 8004d46:	2300      	movs	r3, #0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d10b      	bne.n	8004d64 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d50:	f383 8811 	msr	BASEPRI, r3
 8004d54:	f3bf 8f6f 	isb	sy
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	623b      	str	r3, [r7, #32]
}
 8004d5e:	bf00      	nop
 8004d60:	bf00      	nop
 8004d62:	e7fd      	b.n	8004d60 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d64:	f7ff fd68 	bl	8004838 <vPortValidateInterruptPriority>
	__asm volatile
 8004d68:	f3ef 8211 	mrs	r2, BASEPRI
 8004d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d70:	f383 8811 	msr	BASEPRI, r3
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	f3bf 8f4f 	dsb	sy
 8004d7c:	61fa      	str	r2, [r7, #28]
 8004d7e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8004d80:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004d82:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d302      	bcc.n	8004d96 <xQueueGenericSendFromISR+0xc2>
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d12f      	bne.n	8004df6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d9c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	68b9      	ldr	r1, [r7, #8]
 8004daa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004dac:	f000 f912 	bl	8004fd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004db0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db8:	d112      	bne.n	8004de0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d016      	beq.n	8004df0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dc4:	3324      	adds	r3, #36	@ 0x24
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f000 fedc 	bl	8005b84 <xTaskRemoveFromEventList>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00e      	beq.n	8004df0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00b      	beq.n	8004df0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	e007      	b.n	8004df0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004de0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004de4:	3301      	adds	r3, #1
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	b25a      	sxtb	r2, r3
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004df0:	2301      	movs	r3, #1
 8004df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004df4:	e001      	b.n	8004dfa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004df6:	2300      	movs	r3, #0
 8004df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dfc:	617b      	str	r3, [r7, #20]
	__asm volatile
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	f383 8811 	msr	BASEPRI, r3
}
 8004e04:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3740      	adds	r7, #64	@ 0x40
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b08c      	sub	sp, #48	@ 0x30
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10b      	bne.n	8004e42 <xQueueReceive+0x32>
	__asm volatile
 8004e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e2e:	f383 8811 	msr	BASEPRI, r3
 8004e32:	f3bf 8f6f 	isb	sy
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	623b      	str	r3, [r7, #32]
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	e7fd      	b.n	8004e3e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d103      	bne.n	8004e50 <xQueueReceive+0x40>
 8004e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <xQueueReceive+0x44>
 8004e50:	2301      	movs	r3, #1
 8004e52:	e000      	b.n	8004e56 <xQueueReceive+0x46>
 8004e54:	2300      	movs	r3, #0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10b      	bne.n	8004e72 <xQueueReceive+0x62>
	__asm volatile
 8004e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5e:	f383 8811 	msr	BASEPRI, r3
 8004e62:	f3bf 8f6f 	isb	sy
 8004e66:	f3bf 8f4f 	dsb	sy
 8004e6a:	61fb      	str	r3, [r7, #28]
}
 8004e6c:	bf00      	nop
 8004e6e:	bf00      	nop
 8004e70:	e7fd      	b.n	8004e6e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e72:	f001 f847 	bl	8005f04 <xTaskGetSchedulerState>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d102      	bne.n	8004e82 <xQueueReceive+0x72>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <xQueueReceive+0x76>
 8004e82:	2301      	movs	r3, #1
 8004e84:	e000      	b.n	8004e88 <xQueueReceive+0x78>
 8004e86:	2300      	movs	r3, #0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d10b      	bne.n	8004ea4 <xQueueReceive+0x94>
	__asm volatile
 8004e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e90:	f383 8811 	msr	BASEPRI, r3
 8004e94:	f3bf 8f6f 	isb	sy
 8004e98:	f3bf 8f4f 	dsb	sy
 8004e9c:	61bb      	str	r3, [r7, #24]
}
 8004e9e:	bf00      	nop
 8004ea0:	bf00      	nop
 8004ea2:	e7fd      	b.n	8004ea0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ea4:	f7ff fbe8 	bl	8004678 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01f      	beq.n	8004ef4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004eb4:	68b9      	ldr	r1, [r7, #8]
 8004eb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004eb8:	f000 f8f6 	bl	80050a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebe:	1e5a      	subs	r2, r3, #1
 8004ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d00f      	beq.n	8004eec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	3310      	adds	r3, #16
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f000 fe57 	bl	8005b84 <xTaskRemoveFromEventList>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d007      	beq.n	8004eec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004edc:	4b3c      	ldr	r3, [pc, #240]	@ (8004fd0 <xQueueReceive+0x1c0>)
 8004ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ee2:	601a      	str	r2, [r3, #0]
 8004ee4:	f3bf 8f4f 	dsb	sy
 8004ee8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004eec:	f7ff fbf6 	bl	80046dc <vPortExitCritical>
				return pdPASS;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e069      	b.n	8004fc8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d103      	bne.n	8004f02 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004efa:	f7ff fbef 	bl	80046dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004efe:	2300      	movs	r3, #0
 8004f00:	e062      	b.n	8004fc8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d106      	bne.n	8004f16 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f08:	f107 0310 	add.w	r3, r7, #16
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 fe9d 	bl	8005c4c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f12:	2301      	movs	r3, #1
 8004f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f16:	f7ff fbe1 	bl	80046dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f1a:	f000 fc0d 	bl	8005738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f1e:	f7ff fbab 	bl	8004678 <vPortEnterCritical>
 8004f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f28:	b25b      	sxtb	r3, r3
 8004f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f2e:	d103      	bne.n	8004f38 <xQueueReceive+0x128>
 8004f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f3e:	b25b      	sxtb	r3, r3
 8004f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f44:	d103      	bne.n	8004f4e <xQueueReceive+0x13e>
 8004f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f4e:	f7ff fbc5 	bl	80046dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f52:	1d3a      	adds	r2, r7, #4
 8004f54:	f107 0310 	add.w	r3, r7, #16
 8004f58:	4611      	mov	r1, r2
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f000 fe8c 	bl	8005c78 <xTaskCheckForTimeOut>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d123      	bne.n	8004fae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f68:	f000 f916 	bl	8005198 <prvIsQueueEmpty>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d017      	beq.n	8004fa2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f74:	3324      	adds	r3, #36	@ 0x24
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	4611      	mov	r1, r2
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f000 fdb0 	bl	8005ae0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004f80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f82:	f000 f8b7 	bl	80050f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004f86:	f000 fbe5 	bl	8005754 <xTaskResumeAll>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d189      	bne.n	8004ea4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004f90:	4b0f      	ldr	r3, [pc, #60]	@ (8004fd0 <xQueueReceive+0x1c0>)
 8004f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	e780      	b.n	8004ea4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004fa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004fa4:	f000 f8a6 	bl	80050f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fa8:	f000 fbd4 	bl	8005754 <xTaskResumeAll>
 8004fac:	e77a      	b.n	8004ea4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004fae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004fb0:	f000 f8a0 	bl	80050f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fb4:	f000 fbce 	bl	8005754 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fb8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004fba:	f000 f8ed 	bl	8005198 <prvIsQueueEmpty>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f43f af6f 	beq.w	8004ea4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004fc6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3730      	adds	r7, #48	@ 0x30
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	e000ed04 	.word	0xe000ed04

08004fd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b086      	sub	sp, #24
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d10d      	bne.n	800500e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d14d      	bne.n	8005096 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	4618      	mov	r0, r3
 8005000:	f000 ff9e 	bl	8005f40 <xTaskPriorityDisinherit>
 8005004:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	609a      	str	r2, [r3, #8]
 800500c:	e043      	b.n	8005096 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d119      	bne.n	8005048 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6858      	ldr	r0, [r3, #4]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	461a      	mov	r2, r3
 800501e:	68b9      	ldr	r1, [r7, #8]
 8005020:	f001 fbd8 	bl	80067d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502c:	441a      	add	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	429a      	cmp	r2, r3
 800503c:	d32b      	bcc.n	8005096 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	605a      	str	r2, [r3, #4]
 8005046:	e026      	b.n	8005096 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	68d8      	ldr	r0, [r3, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005050:	461a      	mov	r2, r3
 8005052:	68b9      	ldr	r1, [r7, #8]
 8005054:	f001 fbbe 	bl	80067d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	68da      	ldr	r2, [r3, #12]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005060:	425b      	negs	r3, r3
 8005062:	441a      	add	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	68da      	ldr	r2, [r3, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	d207      	bcs.n	8005084 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507c:	425b      	negs	r3, r3
 800507e:	441a      	add	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b02      	cmp	r3, #2
 8005088:	d105      	bne.n	8005096 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	3b01      	subs	r3, #1
 8005094:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800509e:	697b      	ldr	r3, [r7, #20]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3718      	adds	r7, #24
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d018      	beq.n	80050ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c2:	441a      	add	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68da      	ldr	r2, [r3, #12]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d303      	bcc.n	80050dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68d9      	ldr	r1, [r3, #12]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e4:	461a      	mov	r2, r3
 80050e6:	6838      	ldr	r0, [r7, #0]
 80050e8:	f001 fb74 	bl	80067d4 <memcpy>
	}
}
 80050ec:	bf00      	nop
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80050fc:	f7ff fabc 	bl	8004678 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005106:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005108:	e011      	b.n	800512e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510e:	2b00      	cmp	r3, #0
 8005110:	d012      	beq.n	8005138 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	3324      	adds	r3, #36	@ 0x24
 8005116:	4618      	mov	r0, r3
 8005118:	f000 fd34 	bl	8005b84 <xTaskRemoveFromEventList>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005122:	f000 fe0d 	bl	8005d40 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005126:	7bfb      	ldrb	r3, [r7, #15]
 8005128:	3b01      	subs	r3, #1
 800512a:	b2db      	uxtb	r3, r3
 800512c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800512e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005132:	2b00      	cmp	r3, #0
 8005134:	dce9      	bgt.n	800510a <prvUnlockQueue+0x16>
 8005136:	e000      	b.n	800513a <prvUnlockQueue+0x46>
					break;
 8005138:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	22ff      	movs	r2, #255	@ 0xff
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005142:	f7ff facb 	bl	80046dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005146:	f7ff fa97 	bl	8004678 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005150:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005152:	e011      	b.n	8005178 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d012      	beq.n	8005182 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	3310      	adds	r3, #16
 8005160:	4618      	mov	r0, r3
 8005162:	f000 fd0f 	bl	8005b84 <xTaskRemoveFromEventList>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800516c:	f000 fde8 	bl	8005d40 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005170:	7bbb      	ldrb	r3, [r7, #14]
 8005172:	3b01      	subs	r3, #1
 8005174:	b2db      	uxtb	r3, r3
 8005176:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800517c:	2b00      	cmp	r3, #0
 800517e:	dce9      	bgt.n	8005154 <prvUnlockQueue+0x60>
 8005180:	e000      	b.n	8005184 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005182:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	22ff      	movs	r2, #255	@ 0xff
 8005188:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800518c:	f7ff faa6 	bl	80046dc <vPortExitCritical>
}
 8005190:	bf00      	nop
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051a0:	f7ff fa6a 	bl	8004678 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d102      	bne.n	80051b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80051ac:	2301      	movs	r3, #1
 80051ae:	60fb      	str	r3, [r7, #12]
 80051b0:	e001      	b.n	80051b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80051b2:	2300      	movs	r3, #0
 80051b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051b6:	f7ff fa91 	bl	80046dc <vPortExitCritical>

	return xReturn;
 80051ba:	68fb      	ldr	r3, [r7, #12]
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3710      	adds	r7, #16
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b084      	sub	sp, #16
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051cc:	f7ff fa54 	bl	8004678 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051d8:	429a      	cmp	r2, r3
 80051da:	d102      	bne.n	80051e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80051dc:	2301      	movs	r3, #1
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	e001      	b.n	80051e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80051e2:	2300      	movs	r3, #0
 80051e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051e6:	f7ff fa79 	bl	80046dc <vPortExitCritical>

	return xReturn;
 80051ea:	68fb      	ldr	r3, [r7, #12]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3710      	adds	r7, #16
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}

080051f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80051fe:	2300      	movs	r3, #0
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	e014      	b.n	800522e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005204:	4a0f      	ldr	r2, [pc, #60]	@ (8005244 <vQueueAddToRegistry+0x50>)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10b      	bne.n	8005228 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005210:	490c      	ldr	r1, [pc, #48]	@ (8005244 <vQueueAddToRegistry+0x50>)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800521a:	4a0a      	ldr	r2, [pc, #40]	@ (8005244 <vQueueAddToRegistry+0x50>)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	00db      	lsls	r3, r3, #3
 8005220:	4413      	add	r3, r2
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005226:	e006      	b.n	8005236 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	3301      	adds	r3, #1
 800522c:	60fb      	str	r3, [r7, #12]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b07      	cmp	r3, #7
 8005232:	d9e7      	bls.n	8005204 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005234:	bf00      	nop
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	240043e8 	.word	0x240043e8

08005248 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005258:	f7ff fa0e 	bl	8004678 <vPortEnterCritical>
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005262:	b25b      	sxtb	r3, r3
 8005264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005268:	d103      	bne.n	8005272 <vQueueWaitForMessageRestricted+0x2a>
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005278:	b25b      	sxtb	r3, r3
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527e:	d103      	bne.n	8005288 <vQueueWaitForMessageRestricted+0x40>
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005288:	f7ff fa28 	bl	80046dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005290:	2b00      	cmp	r3, #0
 8005292:	d106      	bne.n	80052a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	3324      	adds	r3, #36	@ 0x24
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	68b9      	ldr	r1, [r7, #8]
 800529c:	4618      	mov	r0, r3
 800529e:	f000 fc45 	bl	8005b2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80052a2:	6978      	ldr	r0, [r7, #20]
 80052a4:	f7ff ff26 	bl	80050f4 <prvUnlockQueue>
	}
 80052a8:	bf00      	nop
 80052aa:	3718      	adds	r7, #24
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}

080052b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b08e      	sub	sp, #56	@ 0x38
 80052b4:	af04      	add	r7, sp, #16
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	607a      	str	r2, [r7, #4]
 80052bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80052be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10b      	bne.n	80052dc <xTaskCreateStatic+0x2c>
	__asm volatile
 80052c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c8:	f383 8811 	msr	BASEPRI, r3
 80052cc:	f3bf 8f6f 	isb	sy
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	623b      	str	r3, [r7, #32]
}
 80052d6:	bf00      	nop
 80052d8:	bf00      	nop
 80052da:	e7fd      	b.n	80052d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80052dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d10b      	bne.n	80052fa <xTaskCreateStatic+0x4a>
	__asm volatile
 80052e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e6:	f383 8811 	msr	BASEPRI, r3
 80052ea:	f3bf 8f6f 	isb	sy
 80052ee:	f3bf 8f4f 	dsb	sy
 80052f2:	61fb      	str	r3, [r7, #28]
}
 80052f4:	bf00      	nop
 80052f6:	bf00      	nop
 80052f8:	e7fd      	b.n	80052f6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80052fa:	235c      	movs	r3, #92	@ 0x5c
 80052fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	2b5c      	cmp	r3, #92	@ 0x5c
 8005302:	d00b      	beq.n	800531c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005308:	f383 8811 	msr	BASEPRI, r3
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f3bf 8f4f 	dsb	sy
 8005314:	61bb      	str	r3, [r7, #24]
}
 8005316:	bf00      	nop
 8005318:	bf00      	nop
 800531a:	e7fd      	b.n	8005318 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800531c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800531e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005320:	2b00      	cmp	r3, #0
 8005322:	d01e      	beq.n	8005362 <xTaskCreateStatic+0xb2>
 8005324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005326:	2b00      	cmp	r3, #0
 8005328:	d01b      	beq.n	8005362 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800532a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800532e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005330:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005332:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005336:	2202      	movs	r2, #2
 8005338:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800533c:	2300      	movs	r3, #0
 800533e:	9303      	str	r3, [sp, #12]
 8005340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005342:	9302      	str	r3, [sp, #8]
 8005344:	f107 0314 	add.w	r3, r7, #20
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	68b9      	ldr	r1, [r7, #8]
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f000 f850 	bl	80053fa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800535a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800535c:	f000 f8de 	bl	800551c <prvAddNewTaskToReadyList>
 8005360:	e001      	b.n	8005366 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005362:	2300      	movs	r3, #0
 8005364:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005366:	697b      	ldr	r3, [r7, #20]
	}
 8005368:	4618      	mov	r0, r3
 800536a:	3728      	adds	r7, #40	@ 0x28
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005370:	b580      	push	{r7, lr}
 8005372:	b08c      	sub	sp, #48	@ 0x30
 8005374:	af04      	add	r7, sp, #16
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	4613      	mov	r3, r2
 800537e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005380:	88fb      	ldrh	r3, [r7, #6]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4618      	mov	r0, r3
 8005386:	f7fe fda3 	bl	8003ed0 <pvPortMalloc>
 800538a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00e      	beq.n	80053b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005392:	205c      	movs	r0, #92	@ 0x5c
 8005394:	f7fe fd9c 	bl	8003ed0 <pvPortMalloc>
 8005398:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d003      	beq.n	80053a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80053a6:	e005      	b.n	80053b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80053a8:	6978      	ldr	r0, [r7, #20]
 80053aa:	f7fe fe5f 	bl	800406c <vPortFree>
 80053ae:	e001      	b.n	80053b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80053b0:	2300      	movs	r3, #0
 80053b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d017      	beq.n	80053ea <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80053c2:	88fa      	ldrh	r2, [r7, #6]
 80053c4:	2300      	movs	r3, #0
 80053c6:	9303      	str	r3, [sp, #12]
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	9302      	str	r3, [sp, #8]
 80053cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ce:	9301      	str	r3, [sp, #4]
 80053d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053d2:	9300      	str	r3, [sp, #0]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	68b9      	ldr	r1, [r7, #8]
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 f80e 	bl	80053fa <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80053de:	69f8      	ldr	r0, [r7, #28]
 80053e0:	f000 f89c 	bl	800551c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80053e4:	2301      	movs	r3, #1
 80053e6:	61bb      	str	r3, [r7, #24]
 80053e8:	e002      	b.n	80053f0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80053ea:	f04f 33ff 	mov.w	r3, #4294967295
 80053ee:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80053f0:	69bb      	ldr	r3, [r7, #24]
	}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3720      	adds	r7, #32
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}

080053fa <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80053fa:	b580      	push	{r7, lr}
 80053fc:	b088      	sub	sp, #32
 80053fe:	af00      	add	r7, sp, #0
 8005400:	60f8      	str	r0, [r7, #12]
 8005402:	60b9      	str	r1, [r7, #8]
 8005404:	607a      	str	r2, [r7, #4]
 8005406:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	461a      	mov	r2, r3
 8005412:	21a5      	movs	r1, #165	@ 0xa5
 8005414:	f001 f9b2 	bl	800677c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005422:	440b      	add	r3, r1
 8005424:	009b      	lsls	r3, r3, #2
 8005426:	4413      	add	r3, r2
 8005428:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	f023 0307 	bic.w	r3, r3, #7
 8005430:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00b      	beq.n	8005454 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800543c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005440:	f383 8811 	msr	BASEPRI, r3
 8005444:	f3bf 8f6f 	isb	sy
 8005448:	f3bf 8f4f 	dsb	sy
 800544c:	617b      	str	r3, [r7, #20]
}
 800544e:	bf00      	nop
 8005450:	bf00      	nop
 8005452:	e7fd      	b.n	8005450 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d01f      	beq.n	800549a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800545a:	2300      	movs	r3, #0
 800545c:	61fb      	str	r3, [r7, #28]
 800545e:	e012      	b.n	8005486 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005460:	68ba      	ldr	r2, [r7, #8]
 8005462:	69fb      	ldr	r3, [r7, #28]
 8005464:	4413      	add	r3, r2
 8005466:	7819      	ldrb	r1, [r3, #0]
 8005468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800546a:	69fb      	ldr	r3, [r7, #28]
 800546c:	4413      	add	r3, r2
 800546e:	3334      	adds	r3, #52	@ 0x34
 8005470:	460a      	mov	r2, r1
 8005472:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005474:	68ba      	ldr	r2, [r7, #8]
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	4413      	add	r3, r2
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d006      	beq.n	800548e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	3301      	adds	r3, #1
 8005484:	61fb      	str	r3, [r7, #28]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	2b0f      	cmp	r3, #15
 800548a:	d9e9      	bls.n	8005460 <prvInitialiseNewTask+0x66>
 800548c:	e000      	b.n	8005490 <prvInitialiseNewTask+0x96>
			{
				break;
 800548e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005498:	e003      	b.n	80054a2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800549a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80054a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a4:	2b37      	cmp	r3, #55	@ 0x37
 80054a6:	d901      	bls.n	80054ac <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80054a8:	2337      	movs	r3, #55	@ 0x37
 80054aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80054ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80054b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054b6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80054b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ba:	2200      	movs	r2, #0
 80054bc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	3304      	adds	r3, #4
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7fe ff12 	bl	80042ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80054c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ca:	3318      	adds	r3, #24
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fe ff0d 	bl	80042ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80054d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054da:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80054e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054e6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80054e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ea:	2200      	movs	r2, #0
 80054ec:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80054f6:	683a      	ldr	r2, [r7, #0]
 80054f8:	68f9      	ldr	r1, [r7, #12]
 80054fa:	69b8      	ldr	r0, [r7, #24]
 80054fc:	f7fe ff8a 	bl	8004414 <pxPortInitialiseStack>
 8005500:	4602      	mov	r2, r0
 8005502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005504:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005508:	2b00      	cmp	r3, #0
 800550a:	d002      	beq.n	8005512 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800550c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800550e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005510:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005512:	bf00      	nop
 8005514:	3720      	adds	r7, #32
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005524:	f7ff f8a8 	bl	8004678 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005528:	4b2d      	ldr	r3, [pc, #180]	@ (80055e0 <prvAddNewTaskToReadyList+0xc4>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3301      	adds	r3, #1
 800552e:	4a2c      	ldr	r2, [pc, #176]	@ (80055e0 <prvAddNewTaskToReadyList+0xc4>)
 8005530:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005532:	4b2c      	ldr	r3, [pc, #176]	@ (80055e4 <prvAddNewTaskToReadyList+0xc8>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d109      	bne.n	800554e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800553a:	4a2a      	ldr	r2, [pc, #168]	@ (80055e4 <prvAddNewTaskToReadyList+0xc8>)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005540:	4b27      	ldr	r3, [pc, #156]	@ (80055e0 <prvAddNewTaskToReadyList+0xc4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d110      	bne.n	800556a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005548:	f000 fc1e 	bl	8005d88 <prvInitialiseTaskLists>
 800554c:	e00d      	b.n	800556a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800554e:	4b26      	ldr	r3, [pc, #152]	@ (80055e8 <prvAddNewTaskToReadyList+0xcc>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d109      	bne.n	800556a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005556:	4b23      	ldr	r3, [pc, #140]	@ (80055e4 <prvAddNewTaskToReadyList+0xc8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005560:	429a      	cmp	r2, r3
 8005562:	d802      	bhi.n	800556a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005564:	4a1f      	ldr	r2, [pc, #124]	@ (80055e4 <prvAddNewTaskToReadyList+0xc8>)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800556a:	4b20      	ldr	r3, [pc, #128]	@ (80055ec <prvAddNewTaskToReadyList+0xd0>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3301      	adds	r3, #1
 8005570:	4a1e      	ldr	r2, [pc, #120]	@ (80055ec <prvAddNewTaskToReadyList+0xd0>)
 8005572:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005574:	4b1d      	ldr	r3, [pc, #116]	@ (80055ec <prvAddNewTaskToReadyList+0xd0>)
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005580:	4b1b      	ldr	r3, [pc, #108]	@ (80055f0 <prvAddNewTaskToReadyList+0xd4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	429a      	cmp	r2, r3
 8005586:	d903      	bls.n	8005590 <prvAddNewTaskToReadyList+0x74>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	4a18      	ldr	r2, [pc, #96]	@ (80055f0 <prvAddNewTaskToReadyList+0xd4>)
 800558e:	6013      	str	r3, [r2, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005594:	4613      	mov	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	4a15      	ldr	r2, [pc, #84]	@ (80055f4 <prvAddNewTaskToReadyList+0xd8>)
 800559e:	441a      	add	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	3304      	adds	r3, #4
 80055a4:	4619      	mov	r1, r3
 80055a6:	4610      	mov	r0, r2
 80055a8:	f7fe fead 	bl	8004306 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80055ac:	f7ff f896 	bl	80046dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80055b0:	4b0d      	ldr	r3, [pc, #52]	@ (80055e8 <prvAddNewTaskToReadyList+0xcc>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00e      	beq.n	80055d6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80055b8:	4b0a      	ldr	r3, [pc, #40]	@ (80055e4 <prvAddNewTaskToReadyList+0xc8>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d207      	bcs.n	80055d6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80055c6:	4b0c      	ldr	r3, [pc, #48]	@ (80055f8 <prvAddNewTaskToReadyList+0xdc>)
 80055c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	f3bf 8f4f 	dsb	sy
 80055d2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055d6:	bf00      	nop
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	240048fc 	.word	0x240048fc
 80055e4:	24004428 	.word	0x24004428
 80055e8:	24004908 	.word	0x24004908
 80055ec:	24004918 	.word	0x24004918
 80055f0:	24004904 	.word	0x24004904
 80055f4:	2400442c 	.word	0x2400442c
 80055f8:	e000ed04 	.word	0xe000ed04

080055fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d018      	beq.n	8005640 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800560e:	4b14      	ldr	r3, [pc, #80]	@ (8005660 <vTaskDelay+0x64>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00b      	beq.n	800562e <vTaskDelay+0x32>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	60bb      	str	r3, [r7, #8]
}
 8005628:	bf00      	nop
 800562a:	bf00      	nop
 800562c:	e7fd      	b.n	800562a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800562e:	f000 f883 	bl	8005738 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005632:	2100      	movs	r1, #0
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	f000 fcf3 	bl	8006020 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800563a:	f000 f88b 	bl	8005754 <xTaskResumeAll>
 800563e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d107      	bne.n	8005656 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005646:	4b07      	ldr	r3, [pc, #28]	@ (8005664 <vTaskDelay+0x68>)
 8005648:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800564c:	601a      	str	r2, [r3, #0]
 800564e:	f3bf 8f4f 	dsb	sy
 8005652:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005656:	bf00      	nop
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	24004924 	.word	0x24004924
 8005664:	e000ed04 	.word	0xe000ed04

08005668 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b08a      	sub	sp, #40	@ 0x28
 800566c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800566e:	2300      	movs	r3, #0
 8005670:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005672:	2300      	movs	r3, #0
 8005674:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005676:	463a      	mov	r2, r7
 8005678:	1d39      	adds	r1, r7, #4
 800567a:	f107 0308 	add.w	r3, r7, #8
 800567e:	4618      	mov	r0, r3
 8005680:	f7fe fbf2 	bl	8003e68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005684:	6839      	ldr	r1, [r7, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	9202      	str	r2, [sp, #8]
 800568c:	9301      	str	r3, [sp, #4]
 800568e:	2300      	movs	r3, #0
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	2300      	movs	r3, #0
 8005694:	460a      	mov	r2, r1
 8005696:	4922      	ldr	r1, [pc, #136]	@ (8005720 <vTaskStartScheduler+0xb8>)
 8005698:	4822      	ldr	r0, [pc, #136]	@ (8005724 <vTaskStartScheduler+0xbc>)
 800569a:	f7ff fe09 	bl	80052b0 <xTaskCreateStatic>
 800569e:	4603      	mov	r3, r0
 80056a0:	4a21      	ldr	r2, [pc, #132]	@ (8005728 <vTaskStartScheduler+0xc0>)
 80056a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80056a4:	4b20      	ldr	r3, [pc, #128]	@ (8005728 <vTaskStartScheduler+0xc0>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d002      	beq.n	80056b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80056ac:	2301      	movs	r3, #1
 80056ae:	617b      	str	r3, [r7, #20]
 80056b0:	e001      	b.n	80056b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80056b2:	2300      	movs	r3, #0
 80056b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d102      	bne.n	80056c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80056bc:	f000 fd04 	bl	80060c8 <xTimerCreateTimerTask>
 80056c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d116      	bne.n	80056f6 <vTaskStartScheduler+0x8e>
	__asm volatile
 80056c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056cc:	f383 8811 	msr	BASEPRI, r3
 80056d0:	f3bf 8f6f 	isb	sy
 80056d4:	f3bf 8f4f 	dsb	sy
 80056d8:	613b      	str	r3, [r7, #16]
}
 80056da:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80056dc:	4b13      	ldr	r3, [pc, #76]	@ (800572c <vTaskStartScheduler+0xc4>)
 80056de:	f04f 32ff 	mov.w	r2, #4294967295
 80056e2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80056e4:	4b12      	ldr	r3, [pc, #72]	@ (8005730 <vTaskStartScheduler+0xc8>)
 80056e6:	2201      	movs	r2, #1
 80056e8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80056ea:	4b12      	ldr	r3, [pc, #72]	@ (8005734 <vTaskStartScheduler+0xcc>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80056f0:	f7fe ff1e 	bl	8004530 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80056f4:	e00f      	b.n	8005716 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fc:	d10b      	bne.n	8005716 <vTaskStartScheduler+0xae>
	__asm volatile
 80056fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005702:	f383 8811 	msr	BASEPRI, r3
 8005706:	f3bf 8f6f 	isb	sy
 800570a:	f3bf 8f4f 	dsb	sy
 800570e:	60fb      	str	r3, [r7, #12]
}
 8005710:	bf00      	nop
 8005712:	bf00      	nop
 8005714:	e7fd      	b.n	8005712 <vTaskStartScheduler+0xaa>
}
 8005716:	bf00      	nop
 8005718:	3718      	adds	r7, #24
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	0800681c 	.word	0x0800681c
 8005724:	08005d59 	.word	0x08005d59
 8005728:	24004920 	.word	0x24004920
 800572c:	2400491c 	.word	0x2400491c
 8005730:	24004908 	.word	0x24004908
 8005734:	24004900 	.word	0x24004900

08005738 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800573c:	4b04      	ldr	r3, [pc, #16]	@ (8005750 <vTaskSuspendAll+0x18>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	3301      	adds	r3, #1
 8005742:	4a03      	ldr	r2, [pc, #12]	@ (8005750 <vTaskSuspendAll+0x18>)
 8005744:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005746:	bf00      	nop
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	24004924 	.word	0x24004924

08005754 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800575a:	2300      	movs	r3, #0
 800575c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800575e:	2300      	movs	r3, #0
 8005760:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005762:	4b42      	ldr	r3, [pc, #264]	@ (800586c <xTaskResumeAll+0x118>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10b      	bne.n	8005782 <xTaskResumeAll+0x2e>
	__asm volatile
 800576a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576e:	f383 8811 	msr	BASEPRI, r3
 8005772:	f3bf 8f6f 	isb	sy
 8005776:	f3bf 8f4f 	dsb	sy
 800577a:	603b      	str	r3, [r7, #0]
}
 800577c:	bf00      	nop
 800577e:	bf00      	nop
 8005780:	e7fd      	b.n	800577e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005782:	f7fe ff79 	bl	8004678 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005786:	4b39      	ldr	r3, [pc, #228]	@ (800586c <xTaskResumeAll+0x118>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3b01      	subs	r3, #1
 800578c:	4a37      	ldr	r2, [pc, #220]	@ (800586c <xTaskResumeAll+0x118>)
 800578e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005790:	4b36      	ldr	r3, [pc, #216]	@ (800586c <xTaskResumeAll+0x118>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d162      	bne.n	800585e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005798:	4b35      	ldr	r3, [pc, #212]	@ (8005870 <xTaskResumeAll+0x11c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d05e      	beq.n	800585e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057a0:	e02f      	b.n	8005802 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057a2:	4b34      	ldr	r3, [pc, #208]	@ (8005874 <xTaskResumeAll+0x120>)
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	3318      	adds	r3, #24
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7fe fe06 	bl	80043c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	3304      	adds	r3, #4
 80057b8:	4618      	mov	r0, r3
 80057ba:	f7fe fe01 	bl	80043c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c2:	4b2d      	ldr	r3, [pc, #180]	@ (8005878 <xTaskResumeAll+0x124>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d903      	bls.n	80057d2 <xTaskResumeAll+0x7e>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ce:	4a2a      	ldr	r2, [pc, #168]	@ (8005878 <xTaskResumeAll+0x124>)
 80057d0:	6013      	str	r3, [r2, #0]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	4a27      	ldr	r2, [pc, #156]	@ (800587c <xTaskResumeAll+0x128>)
 80057e0:	441a      	add	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	3304      	adds	r3, #4
 80057e6:	4619      	mov	r1, r3
 80057e8:	4610      	mov	r0, r2
 80057ea:	f7fe fd8c 	bl	8004306 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f2:	4b23      	ldr	r3, [pc, #140]	@ (8005880 <xTaskResumeAll+0x12c>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d302      	bcc.n	8005802 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80057fc:	4b21      	ldr	r3, [pc, #132]	@ (8005884 <xTaskResumeAll+0x130>)
 80057fe:	2201      	movs	r2, #1
 8005800:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005802:	4b1c      	ldr	r3, [pc, #112]	@ (8005874 <xTaskResumeAll+0x120>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1cb      	bne.n	80057a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d001      	beq.n	8005814 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005810:	f000 fb58 	bl	8005ec4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005814:	4b1c      	ldr	r3, [pc, #112]	@ (8005888 <xTaskResumeAll+0x134>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d010      	beq.n	8005842 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005820:	f000 f846 	bl	80058b0 <xTaskIncrementTick>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800582a:	4b16      	ldr	r3, [pc, #88]	@ (8005884 <xTaskResumeAll+0x130>)
 800582c:	2201      	movs	r2, #1
 800582e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	3b01      	subs	r3, #1
 8005834:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d1f1      	bne.n	8005820 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800583c:	4b12      	ldr	r3, [pc, #72]	@ (8005888 <xTaskResumeAll+0x134>)
 800583e:	2200      	movs	r2, #0
 8005840:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005842:	4b10      	ldr	r3, [pc, #64]	@ (8005884 <xTaskResumeAll+0x130>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d009      	beq.n	800585e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800584a:	2301      	movs	r3, #1
 800584c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800584e:	4b0f      	ldr	r3, [pc, #60]	@ (800588c <xTaskResumeAll+0x138>)
 8005850:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800585e:	f7fe ff3d 	bl	80046dc <vPortExitCritical>

	return xAlreadyYielded;
 8005862:	68bb      	ldr	r3, [r7, #8]
}
 8005864:	4618      	mov	r0, r3
 8005866:	3710      	adds	r7, #16
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	24004924 	.word	0x24004924
 8005870:	240048fc 	.word	0x240048fc
 8005874:	240048bc 	.word	0x240048bc
 8005878:	24004904 	.word	0x24004904
 800587c:	2400442c 	.word	0x2400442c
 8005880:	24004428 	.word	0x24004428
 8005884:	24004910 	.word	0x24004910
 8005888:	2400490c 	.word	0x2400490c
 800588c:	e000ed04 	.word	0xe000ed04

08005890 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005896:	4b05      	ldr	r3, [pc, #20]	@ (80058ac <xTaskGetTickCount+0x1c>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800589c:	687b      	ldr	r3, [r7, #4]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	24004900 	.word	0x24004900

080058b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80058b6:	2300      	movs	r3, #0
 80058b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058ba:	4b4f      	ldr	r3, [pc, #316]	@ (80059f8 <xTaskIncrementTick+0x148>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f040 8090 	bne.w	80059e4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80058c4:	4b4d      	ldr	r3, [pc, #308]	@ (80059fc <xTaskIncrementTick+0x14c>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	3301      	adds	r3, #1
 80058ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80058cc:	4a4b      	ldr	r2, [pc, #300]	@ (80059fc <xTaskIncrementTick+0x14c>)
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d121      	bne.n	800591c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80058d8:	4b49      	ldr	r3, [pc, #292]	@ (8005a00 <xTaskIncrementTick+0x150>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00b      	beq.n	80058fa <xTaskIncrementTick+0x4a>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	603b      	str	r3, [r7, #0]
}
 80058f4:	bf00      	nop
 80058f6:	bf00      	nop
 80058f8:	e7fd      	b.n	80058f6 <xTaskIncrementTick+0x46>
 80058fa:	4b41      	ldr	r3, [pc, #260]	@ (8005a00 <xTaskIncrementTick+0x150>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]
 8005900:	4b40      	ldr	r3, [pc, #256]	@ (8005a04 <xTaskIncrementTick+0x154>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a3e      	ldr	r2, [pc, #248]	@ (8005a00 <xTaskIncrementTick+0x150>)
 8005906:	6013      	str	r3, [r2, #0]
 8005908:	4a3e      	ldr	r2, [pc, #248]	@ (8005a04 <xTaskIncrementTick+0x154>)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6013      	str	r3, [r2, #0]
 800590e:	4b3e      	ldr	r3, [pc, #248]	@ (8005a08 <xTaskIncrementTick+0x158>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3301      	adds	r3, #1
 8005914:	4a3c      	ldr	r2, [pc, #240]	@ (8005a08 <xTaskIncrementTick+0x158>)
 8005916:	6013      	str	r3, [r2, #0]
 8005918:	f000 fad4 	bl	8005ec4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800591c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a0c <xTaskIncrementTick+0x15c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	693a      	ldr	r2, [r7, #16]
 8005922:	429a      	cmp	r2, r3
 8005924:	d349      	bcc.n	80059ba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005926:	4b36      	ldr	r3, [pc, #216]	@ (8005a00 <xTaskIncrementTick+0x150>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d104      	bne.n	800593a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005930:	4b36      	ldr	r3, [pc, #216]	@ (8005a0c <xTaskIncrementTick+0x15c>)
 8005932:	f04f 32ff 	mov.w	r2, #4294967295
 8005936:	601a      	str	r2, [r3, #0]
					break;
 8005938:	e03f      	b.n	80059ba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800593a:	4b31      	ldr	r3, [pc, #196]	@ (8005a00 <xTaskIncrementTick+0x150>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68db      	ldr	r3, [r3, #12]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	429a      	cmp	r2, r3
 8005950:	d203      	bcs.n	800595a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005952:	4a2e      	ldr	r2, [pc, #184]	@ (8005a0c <xTaskIncrementTick+0x15c>)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005958:	e02f      	b.n	80059ba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	3304      	adds	r3, #4
 800595e:	4618      	mov	r0, r3
 8005960:	f7fe fd2e 	bl	80043c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005968:	2b00      	cmp	r3, #0
 800596a:	d004      	beq.n	8005976 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	3318      	adds	r3, #24
 8005970:	4618      	mov	r0, r3
 8005972:	f7fe fd25 	bl	80043c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800597a:	4b25      	ldr	r3, [pc, #148]	@ (8005a10 <xTaskIncrementTick+0x160>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	429a      	cmp	r2, r3
 8005980:	d903      	bls.n	800598a <xTaskIncrementTick+0xda>
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005986:	4a22      	ldr	r2, [pc, #136]	@ (8005a10 <xTaskIncrementTick+0x160>)
 8005988:	6013      	str	r3, [r2, #0]
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800598e:	4613      	mov	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	4413      	add	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	4a1f      	ldr	r2, [pc, #124]	@ (8005a14 <xTaskIncrementTick+0x164>)
 8005998:	441a      	add	r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	3304      	adds	r3, #4
 800599e:	4619      	mov	r1, r3
 80059a0:	4610      	mov	r0, r2
 80059a2:	f7fe fcb0 	bl	8004306 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059aa:	4b1b      	ldr	r3, [pc, #108]	@ (8005a18 <xTaskIncrementTick+0x168>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d3b8      	bcc.n	8005926 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80059b4:	2301      	movs	r3, #1
 80059b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059b8:	e7b5      	b.n	8005926 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80059ba:	4b17      	ldr	r3, [pc, #92]	@ (8005a18 <xTaskIncrementTick+0x168>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c0:	4914      	ldr	r1, [pc, #80]	@ (8005a14 <xTaskIncrementTick+0x164>)
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	440b      	add	r3, r1
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d901      	bls.n	80059d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80059d2:	2301      	movs	r3, #1
 80059d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80059d6:	4b11      	ldr	r3, [pc, #68]	@ (8005a1c <xTaskIncrementTick+0x16c>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d007      	beq.n	80059ee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80059de:	2301      	movs	r3, #1
 80059e0:	617b      	str	r3, [r7, #20]
 80059e2:	e004      	b.n	80059ee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80059e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005a20 <xTaskIncrementTick+0x170>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3301      	adds	r3, #1
 80059ea:	4a0d      	ldr	r2, [pc, #52]	@ (8005a20 <xTaskIncrementTick+0x170>)
 80059ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80059ee:	697b      	ldr	r3, [r7, #20]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	24004924 	.word	0x24004924
 80059fc:	24004900 	.word	0x24004900
 8005a00:	240048b4 	.word	0x240048b4
 8005a04:	240048b8 	.word	0x240048b8
 8005a08:	24004914 	.word	0x24004914
 8005a0c:	2400491c 	.word	0x2400491c
 8005a10:	24004904 	.word	0x24004904
 8005a14:	2400442c 	.word	0x2400442c
 8005a18:	24004428 	.word	0x24004428
 8005a1c:	24004910 	.word	0x24004910
 8005a20:	2400490c 	.word	0x2400490c

08005a24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005a2a:	4b28      	ldr	r3, [pc, #160]	@ (8005acc <vTaskSwitchContext+0xa8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d003      	beq.n	8005a3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005a32:	4b27      	ldr	r3, [pc, #156]	@ (8005ad0 <vTaskSwitchContext+0xac>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005a38:	e042      	b.n	8005ac0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005a3a:	4b25      	ldr	r3, [pc, #148]	@ (8005ad0 <vTaskSwitchContext+0xac>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a40:	4b24      	ldr	r3, [pc, #144]	@ (8005ad4 <vTaskSwitchContext+0xb0>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60fb      	str	r3, [r7, #12]
 8005a46:	e011      	b.n	8005a6c <vTaskSwitchContext+0x48>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10b      	bne.n	8005a66 <vTaskSwitchContext+0x42>
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	607b      	str	r3, [r7, #4]
}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	e7fd      	b.n	8005a62 <vTaskSwitchContext+0x3e>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	491a      	ldr	r1, [pc, #104]	@ (8005ad8 <vTaskSwitchContext+0xb4>)
 8005a6e:	68fa      	ldr	r2, [r7, #12]
 8005a70:	4613      	mov	r3, r2
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4413      	add	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	440b      	add	r3, r1
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d0e3      	beq.n	8005a48 <vTaskSwitchContext+0x24>
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	4613      	mov	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	4a13      	ldr	r2, [pc, #76]	@ (8005ad8 <vTaskSwitchContext+0xb4>)
 8005a8c:	4413      	add	r3, r2
 8005a8e:	60bb      	str	r3, [r7, #8]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	605a      	str	r2, [r3, #4]
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	3308      	adds	r3, #8
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d104      	bne.n	8005ab0 <vTaskSwitchContext+0x8c>
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	685a      	ldr	r2, [r3, #4]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	605a      	str	r2, [r3, #4]
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	4a09      	ldr	r2, [pc, #36]	@ (8005adc <vTaskSwitchContext+0xb8>)
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	4a06      	ldr	r2, [pc, #24]	@ (8005ad4 <vTaskSwitchContext+0xb0>)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6013      	str	r3, [r2, #0]
}
 8005ac0:	bf00      	nop
 8005ac2:	3714      	adds	r7, #20
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr
 8005acc:	24004924 	.word	0x24004924
 8005ad0:	24004910 	.word	0x24004910
 8005ad4:	24004904 	.word	0x24004904
 8005ad8:	2400442c 	.word	0x2400442c
 8005adc:	24004428 	.word	0x24004428

08005ae0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10b      	bne.n	8005b08 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	60fb      	str	r3, [r7, #12]
}
 8005b02:	bf00      	nop
 8005b04:	bf00      	nop
 8005b06:	e7fd      	b.n	8005b04 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b08:	4b07      	ldr	r3, [pc, #28]	@ (8005b28 <vTaskPlaceOnEventList+0x48>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3318      	adds	r3, #24
 8005b0e:	4619      	mov	r1, r3
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7fe fc1c 	bl	800434e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005b16:	2101      	movs	r1, #1
 8005b18:	6838      	ldr	r0, [r7, #0]
 8005b1a:	f000 fa81 	bl	8006020 <prvAddCurrentTaskToDelayedList>
}
 8005b1e:	bf00      	nop
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	24004428 	.word	0x24004428

08005b2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10b      	bne.n	8005b56 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b42:	f383 8811 	msr	BASEPRI, r3
 8005b46:	f3bf 8f6f 	isb	sy
 8005b4a:	f3bf 8f4f 	dsb	sy
 8005b4e:	617b      	str	r3, [r7, #20]
}
 8005b50:	bf00      	nop
 8005b52:	bf00      	nop
 8005b54:	e7fd      	b.n	8005b52 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005b56:	4b0a      	ldr	r3, [pc, #40]	@ (8005b80 <vTaskPlaceOnEventListRestricted+0x54>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3318      	adds	r3, #24
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f7fe fbd1 	bl	8004306 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005b6e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005b70:	6879      	ldr	r1, [r7, #4]
 8005b72:	68b8      	ldr	r0, [r7, #8]
 8005b74:	f000 fa54 	bl	8006020 <prvAddCurrentTaskToDelayedList>
	}
 8005b78:	bf00      	nop
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	24004428 	.word	0x24004428

08005b84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10b      	bne.n	8005bb2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9e:	f383 8811 	msr	BASEPRI, r3
 8005ba2:	f3bf 8f6f 	isb	sy
 8005ba6:	f3bf 8f4f 	dsb	sy
 8005baa:	60fb      	str	r3, [r7, #12]
}
 8005bac:	bf00      	nop
 8005bae:	bf00      	nop
 8005bb0:	e7fd      	b.n	8005bae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	3318      	adds	r3, #24
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fe fc02 	bl	80043c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8005c34 <xTaskRemoveFromEventList+0xb0>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d11d      	bne.n	8005c00 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7fe fbf9 	bl	80043c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd2:	4b19      	ldr	r3, [pc, #100]	@ (8005c38 <xTaskRemoveFromEventList+0xb4>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d903      	bls.n	8005be2 <xTaskRemoveFromEventList+0x5e>
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bde:	4a16      	ldr	r2, [pc, #88]	@ (8005c38 <xTaskRemoveFromEventList+0xb4>)
 8005be0:	6013      	str	r3, [r2, #0]
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be6:	4613      	mov	r3, r2
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	4413      	add	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4a13      	ldr	r2, [pc, #76]	@ (8005c3c <xTaskRemoveFromEventList+0xb8>)
 8005bf0:	441a      	add	r2, r3
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	4610      	mov	r0, r2
 8005bfa:	f7fe fb84 	bl	8004306 <vListInsertEnd>
 8005bfe:	e005      	b.n	8005c0c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	3318      	adds	r3, #24
 8005c04:	4619      	mov	r1, r3
 8005c06:	480e      	ldr	r0, [pc, #56]	@ (8005c40 <xTaskRemoveFromEventList+0xbc>)
 8005c08:	f7fe fb7d 	bl	8004306 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c10:	4b0c      	ldr	r3, [pc, #48]	@ (8005c44 <xTaskRemoveFromEventList+0xc0>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d905      	bls.n	8005c26 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c48 <xTaskRemoveFromEventList+0xc4>)
 8005c20:	2201      	movs	r2, #1
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	e001      	b.n	8005c2a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005c26:	2300      	movs	r3, #0
 8005c28:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005c2a:	697b      	ldr	r3, [r7, #20]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	24004924 	.word	0x24004924
 8005c38:	24004904 	.word	0x24004904
 8005c3c:	2400442c 	.word	0x2400442c
 8005c40:	240048bc 	.word	0x240048bc
 8005c44:	24004428 	.word	0x24004428
 8005c48:	24004910 	.word	0x24004910

08005c4c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005c54:	4b06      	ldr	r3, [pc, #24]	@ (8005c70 <vTaskInternalSetTimeOutState+0x24>)
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005c5c:	4b05      	ldr	r3, [pc, #20]	@ (8005c74 <vTaskInternalSetTimeOutState+0x28>)
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	605a      	str	r2, [r3, #4]
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	24004914 	.word	0x24004914
 8005c74:	24004900 	.word	0x24004900

08005c78 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b088      	sub	sp, #32
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d10b      	bne.n	8005ca0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8c:	f383 8811 	msr	BASEPRI, r3
 8005c90:	f3bf 8f6f 	isb	sy
 8005c94:	f3bf 8f4f 	dsb	sy
 8005c98:	613b      	str	r3, [r7, #16]
}
 8005c9a:	bf00      	nop
 8005c9c:	bf00      	nop
 8005c9e:	e7fd      	b.n	8005c9c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10b      	bne.n	8005cbe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005caa:	f383 8811 	msr	BASEPRI, r3
 8005cae:	f3bf 8f6f 	isb	sy
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	60fb      	str	r3, [r7, #12]
}
 8005cb8:	bf00      	nop
 8005cba:	bf00      	nop
 8005cbc:	e7fd      	b.n	8005cba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005cbe:	f7fe fcdb 	bl	8004678 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8005d38 <xTaskCheckForTimeOut+0xc0>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cda:	d102      	bne.n	8005ce2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	61fb      	str	r3, [r7, #28]
 8005ce0:	e023      	b.n	8005d2a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	4b15      	ldr	r3, [pc, #84]	@ (8005d3c <xTaskCheckForTimeOut+0xc4>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d007      	beq.n	8005cfe <xTaskCheckForTimeOut+0x86>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	69ba      	ldr	r2, [r7, #24]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d302      	bcc.n	8005cfe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	61fb      	str	r3, [r7, #28]
 8005cfc:	e015      	b.n	8005d2a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	697a      	ldr	r2, [r7, #20]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d20b      	bcs.n	8005d20 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	1ad2      	subs	r2, r2, r3
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff ff99 	bl	8005c4c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	61fb      	str	r3, [r7, #28]
 8005d1e:	e004      	b.n	8005d2a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005d26:	2301      	movs	r3, #1
 8005d28:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005d2a:	f7fe fcd7 	bl	80046dc <vPortExitCritical>

	return xReturn;
 8005d2e:	69fb      	ldr	r3, [r7, #28]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3720      	adds	r7, #32
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	24004900 	.word	0x24004900
 8005d3c:	24004914 	.word	0x24004914

08005d40 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005d40:	b480      	push	{r7}
 8005d42:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005d44:	4b03      	ldr	r3, [pc, #12]	@ (8005d54 <vTaskMissedYield+0x14>)
 8005d46:	2201      	movs	r2, #1
 8005d48:	601a      	str	r2, [r3, #0]
}
 8005d4a:	bf00      	nop
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	24004910 	.word	0x24004910

08005d58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005d60:	f000 f852 	bl	8005e08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <prvIdleTask+0x28>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d9f9      	bls.n	8005d60 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005d6c:	4b05      	ldr	r3, [pc, #20]	@ (8005d84 <prvIdleTask+0x2c>)
 8005d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d72:	601a      	str	r2, [r3, #0]
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005d7c:	e7f0      	b.n	8005d60 <prvIdleTask+0x8>
 8005d7e:	bf00      	nop
 8005d80:	2400442c 	.word	0x2400442c
 8005d84:	e000ed04 	.word	0xe000ed04

08005d88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b082      	sub	sp, #8
 8005d8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d8e:	2300      	movs	r3, #0
 8005d90:	607b      	str	r3, [r7, #4]
 8005d92:	e00c      	b.n	8005dae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	4613      	mov	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	4a12      	ldr	r2, [pc, #72]	@ (8005de8 <prvInitialiseTaskLists+0x60>)
 8005da0:	4413      	add	r3, r2
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7fe fa82 	bl	80042ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	3301      	adds	r3, #1
 8005dac:	607b      	str	r3, [r7, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2b37      	cmp	r3, #55	@ 0x37
 8005db2:	d9ef      	bls.n	8005d94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005db4:	480d      	ldr	r0, [pc, #52]	@ (8005dec <prvInitialiseTaskLists+0x64>)
 8005db6:	f7fe fa79 	bl	80042ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005dba:	480d      	ldr	r0, [pc, #52]	@ (8005df0 <prvInitialiseTaskLists+0x68>)
 8005dbc:	f7fe fa76 	bl	80042ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005dc0:	480c      	ldr	r0, [pc, #48]	@ (8005df4 <prvInitialiseTaskLists+0x6c>)
 8005dc2:	f7fe fa73 	bl	80042ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005dc6:	480c      	ldr	r0, [pc, #48]	@ (8005df8 <prvInitialiseTaskLists+0x70>)
 8005dc8:	f7fe fa70 	bl	80042ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005dcc:	480b      	ldr	r0, [pc, #44]	@ (8005dfc <prvInitialiseTaskLists+0x74>)
 8005dce:	f7fe fa6d 	bl	80042ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8005e00 <prvInitialiseTaskLists+0x78>)
 8005dd4:	4a05      	ldr	r2, [pc, #20]	@ (8005dec <prvInitialiseTaskLists+0x64>)
 8005dd6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8005e04 <prvInitialiseTaskLists+0x7c>)
 8005dda:	4a05      	ldr	r2, [pc, #20]	@ (8005df0 <prvInitialiseTaskLists+0x68>)
 8005ddc:	601a      	str	r2, [r3, #0]
}
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	2400442c 	.word	0x2400442c
 8005dec:	2400488c 	.word	0x2400488c
 8005df0:	240048a0 	.word	0x240048a0
 8005df4:	240048bc 	.word	0x240048bc
 8005df8:	240048d0 	.word	0x240048d0
 8005dfc:	240048e8 	.word	0x240048e8
 8005e00:	240048b4 	.word	0x240048b4
 8005e04:	240048b8 	.word	0x240048b8

08005e08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e0e:	e019      	b.n	8005e44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005e10:	f7fe fc32 	bl	8004678 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e14:	4b10      	ldr	r3, [pc, #64]	@ (8005e58 <prvCheckTasksWaitingTermination+0x50>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	3304      	adds	r3, #4
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7fe facd 	bl	80043c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <prvCheckTasksWaitingTermination+0x54>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	4a0b      	ldr	r2, [pc, #44]	@ (8005e5c <prvCheckTasksWaitingTermination+0x54>)
 8005e2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005e30:	4b0b      	ldr	r3, [pc, #44]	@ (8005e60 <prvCheckTasksWaitingTermination+0x58>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	3b01      	subs	r3, #1
 8005e36:	4a0a      	ldr	r2, [pc, #40]	@ (8005e60 <prvCheckTasksWaitingTermination+0x58>)
 8005e38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005e3a:	f7fe fc4f 	bl	80046dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f810 	bl	8005e64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e44:	4b06      	ldr	r3, [pc, #24]	@ (8005e60 <prvCheckTasksWaitingTermination+0x58>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1e1      	bne.n	8005e10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005e4c:	bf00      	nop
 8005e4e:	bf00      	nop
 8005e50:	3708      	adds	r7, #8
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	240048d0 	.word	0x240048d0
 8005e5c:	240048fc 	.word	0x240048fc
 8005e60:	240048e4 	.word	0x240048e4

08005e64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d108      	bne.n	8005e88 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f7fe f8f6 	bl	800406c <vPortFree>
				vPortFree( pxTCB );
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7fe f8f3 	bl	800406c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005e86:	e019      	b.n	8005ebc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d103      	bne.n	8005e9a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fe f8ea 	bl	800406c <vPortFree>
	}
 8005e98:	e010      	b.n	8005ebc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d00b      	beq.n	8005ebc <prvDeleteTCB+0x58>
	__asm volatile
 8005ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea8:	f383 8811 	msr	BASEPRI, r3
 8005eac:	f3bf 8f6f 	isb	sy
 8005eb0:	f3bf 8f4f 	dsb	sy
 8005eb4:	60fb      	str	r3, [r7, #12]
}
 8005eb6:	bf00      	nop
 8005eb8:	bf00      	nop
 8005eba:	e7fd      	b.n	8005eb8 <prvDeleteTCB+0x54>
	}
 8005ebc:	bf00      	nop
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005eca:	4b0c      	ldr	r3, [pc, #48]	@ (8005efc <prvResetNextTaskUnblockTime+0x38>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d104      	bne.n	8005ede <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8005f00 <prvResetNextTaskUnblockTime+0x3c>)
 8005ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005edc:	e008      	b.n	8005ef0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ede:	4b07      	ldr	r3, [pc, #28]	@ (8005efc <prvResetNextTaskUnblockTime+0x38>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	4a04      	ldr	r2, [pc, #16]	@ (8005f00 <prvResetNextTaskUnblockTime+0x3c>)
 8005eee:	6013      	str	r3, [r2, #0]
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	240048b4 	.word	0x240048b4
 8005f00:	2400491c 	.word	0x2400491c

08005f04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f38 <xTaskGetSchedulerState+0x34>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d102      	bne.n	8005f18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005f12:	2301      	movs	r3, #1
 8005f14:	607b      	str	r3, [r7, #4]
 8005f16:	e008      	b.n	8005f2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f18:	4b08      	ldr	r3, [pc, #32]	@ (8005f3c <xTaskGetSchedulerState+0x38>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d102      	bne.n	8005f26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005f20:	2302      	movs	r3, #2
 8005f22:	607b      	str	r3, [r7, #4]
 8005f24:	e001      	b.n	8005f2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005f26:	2300      	movs	r3, #0
 8005f28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005f2a:	687b      	ldr	r3, [r7, #4]
	}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr
 8005f38:	24004908 	.word	0x24004908
 8005f3c:	24004924 	.word	0x24004924

08005f40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d058      	beq.n	8006008 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f56:	4b2f      	ldr	r3, [pc, #188]	@ (8006014 <xTaskPriorityDisinherit+0xd4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d00b      	beq.n	8005f78 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f64:	f383 8811 	msr	BASEPRI, r3
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	60fb      	str	r3, [r7, #12]
}
 8005f72:	bf00      	nop
 8005f74:	bf00      	nop
 8005f76:	e7fd      	b.n	8005f74 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10b      	bne.n	8005f98 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f84:	f383 8811 	msr	BASEPRI, r3
 8005f88:	f3bf 8f6f 	isb	sy
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	60bb      	str	r3, [r7, #8]
}
 8005f92:	bf00      	nop
 8005f94:	bf00      	nop
 8005f96:	e7fd      	b.n	8005f94 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005f98:	693b      	ldr	r3, [r7, #16]
 8005f9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f9c:	1e5a      	subs	r2, r3, #1
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d02c      	beq.n	8006008 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d128      	bne.n	8006008 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	3304      	adds	r3, #4
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fe fa00 	bl	80043c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fcc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8006018 <xTaskPriorityDisinherit+0xd8>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d903      	bls.n	8005fe8 <xTaskPriorityDisinherit+0xa8>
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8006018 <xTaskPriorityDisinherit+0xd8>)
 8005fe6:	6013      	str	r3, [r2, #0]
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fec:	4613      	mov	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4a09      	ldr	r2, [pc, #36]	@ (800601c <xTaskPriorityDisinherit+0xdc>)
 8005ff6:	441a      	add	r2, r3
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	4610      	mov	r0, r2
 8006000:	f7fe f981 	bl	8004306 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006004:	2301      	movs	r3, #1
 8006006:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006008:	697b      	ldr	r3, [r7, #20]
	}
 800600a:	4618      	mov	r0, r3
 800600c:	3718      	adds	r7, #24
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	24004428 	.word	0x24004428
 8006018:	24004904 	.word	0x24004904
 800601c:	2400442c 	.word	0x2400442c

08006020 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800602a:	4b21      	ldr	r3, [pc, #132]	@ (80060b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006030:	4b20      	ldr	r3, [pc, #128]	@ (80060b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	3304      	adds	r3, #4
 8006036:	4618      	mov	r0, r3
 8006038:	f7fe f9c2 	bl	80043c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006042:	d10a      	bne.n	800605a <prvAddCurrentTaskToDelayedList+0x3a>
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d007      	beq.n	800605a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800604a:	4b1a      	ldr	r3, [pc, #104]	@ (80060b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	3304      	adds	r3, #4
 8006050:	4619      	mov	r1, r3
 8006052:	4819      	ldr	r0, [pc, #100]	@ (80060b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8006054:	f7fe f957 	bl	8004306 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006058:	e026      	b.n	80060a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4413      	add	r3, r2
 8006060:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006062:	4b14      	ldr	r3, [pc, #80]	@ (80060b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	429a      	cmp	r2, r3
 8006070:	d209      	bcs.n	8006086 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006072:	4b12      	ldr	r3, [pc, #72]	@ (80060bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	4b0f      	ldr	r3, [pc, #60]	@ (80060b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	3304      	adds	r3, #4
 800607c:	4619      	mov	r1, r3
 800607e:	4610      	mov	r0, r2
 8006080:	f7fe f965 	bl	800434e <vListInsert>
}
 8006084:	e010      	b.n	80060a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006086:	4b0e      	ldr	r3, [pc, #56]	@ (80060c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	4b0a      	ldr	r3, [pc, #40]	@ (80060b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3304      	adds	r3, #4
 8006090:	4619      	mov	r1, r3
 8006092:	4610      	mov	r0, r2
 8006094:	f7fe f95b 	bl	800434e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006098:	4b0a      	ldr	r3, [pc, #40]	@ (80060c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68ba      	ldr	r2, [r7, #8]
 800609e:	429a      	cmp	r2, r3
 80060a0:	d202      	bcs.n	80060a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80060a2:	4a08      	ldr	r2, [pc, #32]	@ (80060c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	6013      	str	r3, [r2, #0]
}
 80060a8:	bf00      	nop
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	24004900 	.word	0x24004900
 80060b4:	24004428 	.word	0x24004428
 80060b8:	240048e8 	.word	0x240048e8
 80060bc:	240048b8 	.word	0x240048b8
 80060c0:	240048b4 	.word	0x240048b4
 80060c4:	2400491c 	.word	0x2400491c

080060c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b08a      	sub	sp, #40	@ 0x28
 80060cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80060ce:	2300      	movs	r3, #0
 80060d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80060d2:	f000 fb13 	bl	80066fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80060d6:	4b1d      	ldr	r3, [pc, #116]	@ (800614c <xTimerCreateTimerTask+0x84>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d021      	beq.n	8006122 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80060de:	2300      	movs	r3, #0
 80060e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80060e6:	1d3a      	adds	r2, r7, #4
 80060e8:	f107 0108 	add.w	r1, r7, #8
 80060ec:	f107 030c 	add.w	r3, r7, #12
 80060f0:	4618      	mov	r0, r3
 80060f2:	f7fd fed3 	bl	8003e9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80060f6:	6879      	ldr	r1, [r7, #4]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	9202      	str	r2, [sp, #8]
 80060fe:	9301      	str	r3, [sp, #4]
 8006100:	2302      	movs	r3, #2
 8006102:	9300      	str	r3, [sp, #0]
 8006104:	2300      	movs	r3, #0
 8006106:	460a      	mov	r2, r1
 8006108:	4911      	ldr	r1, [pc, #68]	@ (8006150 <xTimerCreateTimerTask+0x88>)
 800610a:	4812      	ldr	r0, [pc, #72]	@ (8006154 <xTimerCreateTimerTask+0x8c>)
 800610c:	f7ff f8d0 	bl	80052b0 <xTaskCreateStatic>
 8006110:	4603      	mov	r3, r0
 8006112:	4a11      	ldr	r2, [pc, #68]	@ (8006158 <xTimerCreateTimerTask+0x90>)
 8006114:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006116:	4b10      	ldr	r3, [pc, #64]	@ (8006158 <xTimerCreateTimerTask+0x90>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d001      	beq.n	8006122 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800611e:	2301      	movs	r3, #1
 8006120:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10b      	bne.n	8006140 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	613b      	str	r3, [r7, #16]
}
 800613a:	bf00      	nop
 800613c:	bf00      	nop
 800613e:	e7fd      	b.n	800613c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006140:	697b      	ldr	r3, [r7, #20]
}
 8006142:	4618      	mov	r0, r3
 8006144:	3718      	adds	r7, #24
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	24004958 	.word	0x24004958
 8006150:	08006824 	.word	0x08006824
 8006154:	08006295 	.word	0x08006295
 8006158:	2400495c 	.word	0x2400495c

0800615c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b08a      	sub	sp, #40	@ 0x28
 8006160:	af00      	add	r7, sp, #0
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	607a      	str	r2, [r7, #4]
 8006168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800616a:	2300      	movs	r3, #0
 800616c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10b      	bne.n	800618c <xTimerGenericCommand+0x30>
	__asm volatile
 8006174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	623b      	str	r3, [r7, #32]
}
 8006186:	bf00      	nop
 8006188:	bf00      	nop
 800618a:	e7fd      	b.n	8006188 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800618c:	4b19      	ldr	r3, [pc, #100]	@ (80061f4 <xTimerGenericCommand+0x98>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d02a      	beq.n	80061ea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	2b05      	cmp	r3, #5
 80061a4:	dc18      	bgt.n	80061d8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80061a6:	f7ff fead 	bl	8005f04 <xTaskGetSchedulerState>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b02      	cmp	r3, #2
 80061ae:	d109      	bne.n	80061c4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80061b0:	4b10      	ldr	r3, [pc, #64]	@ (80061f4 <xTimerGenericCommand+0x98>)
 80061b2:	6818      	ldr	r0, [r3, #0]
 80061b4:	f107 0110 	add.w	r1, r7, #16
 80061b8:	2300      	movs	r3, #0
 80061ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061bc:	f7fe fc88 	bl	8004ad0 <xQueueGenericSend>
 80061c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80061c2:	e012      	b.n	80061ea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80061c4:	4b0b      	ldr	r3, [pc, #44]	@ (80061f4 <xTimerGenericCommand+0x98>)
 80061c6:	6818      	ldr	r0, [r3, #0]
 80061c8:	f107 0110 	add.w	r1, r7, #16
 80061cc:	2300      	movs	r3, #0
 80061ce:	2200      	movs	r2, #0
 80061d0:	f7fe fc7e 	bl	8004ad0 <xQueueGenericSend>
 80061d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80061d6:	e008      	b.n	80061ea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80061d8:	4b06      	ldr	r3, [pc, #24]	@ (80061f4 <xTimerGenericCommand+0x98>)
 80061da:	6818      	ldr	r0, [r3, #0]
 80061dc:	f107 0110 	add.w	r1, r7, #16
 80061e0:	2300      	movs	r3, #0
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	f7fe fd76 	bl	8004cd4 <xQueueGenericSendFromISR>
 80061e8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3728      	adds	r7, #40	@ 0x28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	24004958 	.word	0x24004958

080061f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b088      	sub	sp, #32
 80061fc:	af02      	add	r7, sp, #8
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006202:	4b23      	ldr	r3, [pc, #140]	@ (8006290 <prvProcessExpiredTimer+0x98>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	3304      	adds	r3, #4
 8006210:	4618      	mov	r0, r3
 8006212:	f7fe f8d5 	bl	80043c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b00      	cmp	r3, #0
 8006222:	d023      	beq.n	800626c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	699a      	ldr	r2, [r3, #24]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	18d1      	adds	r1, r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	6978      	ldr	r0, [r7, #20]
 8006232:	f000 f8d5 	bl	80063e0 <prvInsertTimerInActiveList>
 8006236:	4603      	mov	r3, r0
 8006238:	2b00      	cmp	r3, #0
 800623a:	d020      	beq.n	800627e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800623c:	2300      	movs	r3, #0
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	2300      	movs	r3, #0
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	2100      	movs	r1, #0
 8006246:	6978      	ldr	r0, [r7, #20]
 8006248:	f7ff ff88 	bl	800615c <xTimerGenericCommand>
 800624c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d114      	bne.n	800627e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006258:	f383 8811 	msr	BASEPRI, r3
 800625c:	f3bf 8f6f 	isb	sy
 8006260:	f3bf 8f4f 	dsb	sy
 8006264:	60fb      	str	r3, [r7, #12]
}
 8006266:	bf00      	nop
 8006268:	bf00      	nop
 800626a:	e7fd      	b.n	8006268 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006272:	f023 0301 	bic.w	r3, r3, #1
 8006276:	b2da      	uxtb	r2, r3
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	6a1b      	ldr	r3, [r3, #32]
 8006282:	6978      	ldr	r0, [r7, #20]
 8006284:	4798      	blx	r3
}
 8006286:	bf00      	nop
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	24004950 	.word	0x24004950

08006294 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800629c:	f107 0308 	add.w	r3, r7, #8
 80062a0:	4618      	mov	r0, r3
 80062a2:	f000 f859 	bl	8006358 <prvGetNextExpireTime>
 80062a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	4619      	mov	r1, r3
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f000 f805 	bl	80062bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80062b2:	f000 f8d7 	bl	8006464 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80062b6:	bf00      	nop
 80062b8:	e7f0      	b.n	800629c <prvTimerTask+0x8>
	...

080062bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80062c6:	f7ff fa37 	bl	8005738 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80062ca:	f107 0308 	add.w	r3, r7, #8
 80062ce:	4618      	mov	r0, r3
 80062d0:	f000 f866 	bl	80063a0 <prvSampleTimeNow>
 80062d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d130      	bne.n	800633e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10a      	bne.n	80062f8 <prvProcessTimerOrBlockTask+0x3c>
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d806      	bhi.n	80062f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80062ea:	f7ff fa33 	bl	8005754 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80062ee:	68f9      	ldr	r1, [r7, #12]
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f7ff ff81 	bl	80061f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80062f6:	e024      	b.n	8006342 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d008      	beq.n	8006310 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80062fe:	4b13      	ldr	r3, [pc, #76]	@ (800634c <prvProcessTimerOrBlockTask+0x90>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <prvProcessTimerOrBlockTask+0x50>
 8006308:	2301      	movs	r3, #1
 800630a:	e000      	b.n	800630e <prvProcessTimerOrBlockTask+0x52>
 800630c:	2300      	movs	r3, #0
 800630e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006310:	4b0f      	ldr	r3, [pc, #60]	@ (8006350 <prvProcessTimerOrBlockTask+0x94>)
 8006312:	6818      	ldr	r0, [r3, #0]
 8006314:	687a      	ldr	r2, [r7, #4]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	4619      	mov	r1, r3
 800631e:	f7fe ff93 	bl	8005248 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006322:	f7ff fa17 	bl	8005754 <xTaskResumeAll>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10a      	bne.n	8006342 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800632c:	4b09      	ldr	r3, [pc, #36]	@ (8006354 <prvProcessTimerOrBlockTask+0x98>)
 800632e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	f3bf 8f6f 	isb	sy
}
 800633c:	e001      	b.n	8006342 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800633e:	f7ff fa09 	bl	8005754 <xTaskResumeAll>
}
 8006342:	bf00      	nop
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	24004954 	.word	0x24004954
 8006350:	24004958 	.word	0x24004958
 8006354:	e000ed04 	.word	0xe000ed04

08006358 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006360:	4b0e      	ldr	r3, [pc, #56]	@ (800639c <prvGetNextExpireTime+0x44>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d101      	bne.n	800636e <prvGetNextExpireTime+0x16>
 800636a:	2201      	movs	r2, #1
 800636c:	e000      	b.n	8006370 <prvGetNextExpireTime+0x18>
 800636e:	2200      	movs	r2, #0
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d105      	bne.n	8006388 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800637c:	4b07      	ldr	r3, [pc, #28]	@ (800639c <prvGetNextExpireTime+0x44>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	60fb      	str	r3, [r7, #12]
 8006386:	e001      	b.n	800638c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006388:	2300      	movs	r3, #0
 800638a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800638c:	68fb      	ldr	r3, [r7, #12]
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr
 800639a:	bf00      	nop
 800639c:	24004950 	.word	0x24004950

080063a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80063a8:	f7ff fa72 	bl	8005890 <xTaskGetTickCount>
 80063ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80063ae:	4b0b      	ldr	r3, [pc, #44]	@ (80063dc <prvSampleTimeNow+0x3c>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d205      	bcs.n	80063c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80063b8:	f000 f93a 	bl	8006630 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	601a      	str	r2, [r3, #0]
 80063c2:	e002      	b.n	80063ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80063ca:	4a04      	ldr	r2, [pc, #16]	@ (80063dc <prvSampleTimeNow+0x3c>)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80063d0:	68fb      	ldr	r3, [r7, #12]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	24004960 	.word	0x24004960

080063e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80063fe:	68ba      	ldr	r2, [r7, #8]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	429a      	cmp	r2, r3
 8006404:	d812      	bhi.n	800642c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	1ad2      	subs	r2, r2, r3
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	429a      	cmp	r2, r3
 8006412:	d302      	bcc.n	800641a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006414:	2301      	movs	r3, #1
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	e01b      	b.n	8006452 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800641a:	4b10      	ldr	r3, [pc, #64]	@ (800645c <prvInsertTimerInActiveList+0x7c>)
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	3304      	adds	r3, #4
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f7fd ff92 	bl	800434e <vListInsert>
 800642a:	e012      	b.n	8006452 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	429a      	cmp	r2, r3
 8006432:	d206      	bcs.n	8006442 <prvInsertTimerInActiveList+0x62>
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	429a      	cmp	r2, r3
 800643a:	d302      	bcc.n	8006442 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800643c:	2301      	movs	r3, #1
 800643e:	617b      	str	r3, [r7, #20]
 8006440:	e007      	b.n	8006452 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006442:	4b07      	ldr	r3, [pc, #28]	@ (8006460 <prvInsertTimerInActiveList+0x80>)
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	3304      	adds	r3, #4
 800644a:	4619      	mov	r1, r3
 800644c:	4610      	mov	r0, r2
 800644e:	f7fd ff7e 	bl	800434e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006452:	697b      	ldr	r3, [r7, #20]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3718      	adds	r7, #24
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	24004954 	.word	0x24004954
 8006460:	24004950 	.word	0x24004950

08006464 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b08e      	sub	sp, #56	@ 0x38
 8006468:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800646a:	e0ce      	b.n	800660a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	da19      	bge.n	80064a6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006472:	1d3b      	adds	r3, r7, #4
 8006474:	3304      	adds	r3, #4
 8006476:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10b      	bne.n	8006496 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800647e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006482:	f383 8811 	msr	BASEPRI, r3
 8006486:	f3bf 8f6f 	isb	sy
 800648a:	f3bf 8f4f 	dsb	sy
 800648e:	61fb      	str	r3, [r7, #28]
}
 8006490:	bf00      	nop
 8006492:	bf00      	nop
 8006494:	e7fd      	b.n	8006492 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800649c:	6850      	ldr	r0, [r2, #4]
 800649e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064a0:	6892      	ldr	r2, [r2, #8]
 80064a2:	4611      	mov	r1, r2
 80064a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	f2c0 80ae 	blt.w	800660a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80064b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d004      	beq.n	80064c4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064bc:	3304      	adds	r3, #4
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fd ff7e 	bl	80043c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80064c4:	463b      	mov	r3, r7
 80064c6:	4618      	mov	r0, r3
 80064c8:	f7ff ff6a 	bl	80063a0 <prvSampleTimeNow>
 80064cc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b09      	cmp	r3, #9
 80064d2:	f200 8097 	bhi.w	8006604 <prvProcessReceivedCommands+0x1a0>
 80064d6:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <prvProcessReceivedCommands+0x78>)
 80064d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064dc:	08006505 	.word	0x08006505
 80064e0:	08006505 	.word	0x08006505
 80064e4:	08006505 	.word	0x08006505
 80064e8:	0800657b 	.word	0x0800657b
 80064ec:	0800658f 	.word	0x0800658f
 80064f0:	080065db 	.word	0x080065db
 80064f4:	08006505 	.word	0x08006505
 80064f8:	08006505 	.word	0x08006505
 80064fc:	0800657b 	.word	0x0800657b
 8006500:	0800658f 	.word	0x0800658f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006506:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800650a:	f043 0301 	orr.w	r3, r3, #1
 800650e:	b2da      	uxtb	r2, r3
 8006510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006512:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006516:	68ba      	ldr	r2, [r7, #8]
 8006518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	18d1      	adds	r1, r2, r3
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006522:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006524:	f7ff ff5c 	bl	80063e0 <prvInsertTimerInActiveList>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d06c      	beq.n	8006608 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800652e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006534:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b00      	cmp	r3, #0
 8006542:	d061      	beq.n	8006608 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	441a      	add	r2, r3
 800654c:	2300      	movs	r3, #0
 800654e:	9300      	str	r3, [sp, #0]
 8006550:	2300      	movs	r3, #0
 8006552:	2100      	movs	r1, #0
 8006554:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006556:	f7ff fe01 	bl	800615c <xTimerGenericCommand>
 800655a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800655c:	6a3b      	ldr	r3, [r7, #32]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d152      	bne.n	8006608 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	61bb      	str	r3, [r7, #24]
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop
 8006578:	e7fd      	b.n	8006576 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800657a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006580:	f023 0301 	bic.w	r3, r3, #1
 8006584:	b2da      	uxtb	r2, r3
 8006586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006588:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800658c:	e03d      	b.n	800660a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800658e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006590:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006594:	f043 0301 	orr.w	r3, r3, #1
 8006598:	b2da      	uxtb	r2, r3
 800659a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800659c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80065a0:	68ba      	ldr	r2, [r7, #8]
 80065a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80065a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d10b      	bne.n	80065c6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80065ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	617b      	str	r3, [r7, #20]
}
 80065c0:	bf00      	nop
 80065c2:	bf00      	nop
 80065c4:	e7fd      	b.n	80065c2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80065c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c8:	699a      	ldr	r2, [r3, #24]
 80065ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065cc:	18d1      	adds	r1, r2, r3
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065d4:	f7ff ff04 	bl	80063e0 <prvInsertTimerInActiveList>
					break;
 80065d8:	e017      	b.n	800660a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80065da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065e0:	f003 0302 	and.w	r3, r3, #2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d103      	bne.n	80065f0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80065e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065ea:	f7fd fd3f 	bl	800406c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80065ee:	e00c      	b.n	800660a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065f6:	f023 0301 	bic.w	r3, r3, #1
 80065fa:	b2da      	uxtb	r2, r3
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006602:	e002      	b.n	800660a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006604:	bf00      	nop
 8006606:	e000      	b.n	800660a <prvProcessReceivedCommands+0x1a6>
					break;
 8006608:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800660a:	4b08      	ldr	r3, [pc, #32]	@ (800662c <prvProcessReceivedCommands+0x1c8>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	1d39      	adds	r1, r7, #4
 8006610:	2200      	movs	r2, #0
 8006612:	4618      	mov	r0, r3
 8006614:	f7fe fbfc 	bl	8004e10 <xQueueReceive>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	f47f af26 	bne.w	800646c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006620:	bf00      	nop
 8006622:	bf00      	nop
 8006624:	3730      	adds	r7, #48	@ 0x30
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	24004958 	.word	0x24004958

08006630 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b088      	sub	sp, #32
 8006634:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006636:	e049      	b.n	80066cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006638:	4b2e      	ldr	r3, [pc, #184]	@ (80066f4 <prvSwitchTimerLists+0xc4>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006642:	4b2c      	ldr	r3, [pc, #176]	@ (80066f4 <prvSwitchTimerLists+0xc4>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3304      	adds	r3, #4
 8006650:	4618      	mov	r0, r3
 8006652:	f7fd feb5 	bl	80043c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006664:	f003 0304 	and.w	r3, r3, #4
 8006668:	2b00      	cmp	r3, #0
 800666a:	d02f      	beq.n	80066cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	4413      	add	r3, r2
 8006674:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	429a      	cmp	r2, r3
 800667c:	d90e      	bls.n	800669c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800668a:	4b1a      	ldr	r3, [pc, #104]	@ (80066f4 <prvSwitchTimerLists+0xc4>)
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	3304      	adds	r3, #4
 8006692:	4619      	mov	r1, r3
 8006694:	4610      	mov	r0, r2
 8006696:	f7fd fe5a 	bl	800434e <vListInsert>
 800669a:	e017      	b.n	80066cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800669c:	2300      	movs	r3, #0
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	2300      	movs	r3, #0
 80066a2:	693a      	ldr	r2, [r7, #16]
 80066a4:	2100      	movs	r1, #0
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f7ff fd58 	bl	800615c <xTimerGenericCommand>
 80066ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d10b      	bne.n	80066cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	603b      	str	r3, [r7, #0]
}
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
 80066ca:	e7fd      	b.n	80066c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80066cc:	4b09      	ldr	r3, [pc, #36]	@ (80066f4 <prvSwitchTimerLists+0xc4>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1b0      	bne.n	8006638 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80066d6:	4b07      	ldr	r3, [pc, #28]	@ (80066f4 <prvSwitchTimerLists+0xc4>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80066dc:	4b06      	ldr	r3, [pc, #24]	@ (80066f8 <prvSwitchTimerLists+0xc8>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a04      	ldr	r2, [pc, #16]	@ (80066f4 <prvSwitchTimerLists+0xc4>)
 80066e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80066e4:	4a04      	ldr	r2, [pc, #16]	@ (80066f8 <prvSwitchTimerLists+0xc8>)
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	6013      	str	r3, [r2, #0]
}
 80066ea:	bf00      	nop
 80066ec:	3718      	adds	r7, #24
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	24004950 	.word	0x24004950
 80066f8:	24004954 	.word	0x24004954

080066fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b082      	sub	sp, #8
 8006700:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006702:	f7fd ffb9 	bl	8004678 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006706:	4b15      	ldr	r3, [pc, #84]	@ (800675c <prvCheckForValidListAndQueue+0x60>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d120      	bne.n	8006750 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800670e:	4814      	ldr	r0, [pc, #80]	@ (8006760 <prvCheckForValidListAndQueue+0x64>)
 8006710:	f7fd fdcc 	bl	80042ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006714:	4813      	ldr	r0, [pc, #76]	@ (8006764 <prvCheckForValidListAndQueue+0x68>)
 8006716:	f7fd fdc9 	bl	80042ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800671a:	4b13      	ldr	r3, [pc, #76]	@ (8006768 <prvCheckForValidListAndQueue+0x6c>)
 800671c:	4a10      	ldr	r2, [pc, #64]	@ (8006760 <prvCheckForValidListAndQueue+0x64>)
 800671e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006720:	4b12      	ldr	r3, [pc, #72]	@ (800676c <prvCheckForValidListAndQueue+0x70>)
 8006722:	4a10      	ldr	r2, [pc, #64]	@ (8006764 <prvCheckForValidListAndQueue+0x68>)
 8006724:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006726:	2300      	movs	r3, #0
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	4b11      	ldr	r3, [pc, #68]	@ (8006770 <prvCheckForValidListAndQueue+0x74>)
 800672c:	4a11      	ldr	r2, [pc, #68]	@ (8006774 <prvCheckForValidListAndQueue+0x78>)
 800672e:	2110      	movs	r1, #16
 8006730:	200a      	movs	r0, #10
 8006732:	f7fe f92d 	bl	8004990 <xQueueGenericCreateStatic>
 8006736:	4603      	mov	r3, r0
 8006738:	4a08      	ldr	r2, [pc, #32]	@ (800675c <prvCheckForValidListAndQueue+0x60>)
 800673a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800673c:	4b07      	ldr	r3, [pc, #28]	@ (800675c <prvCheckForValidListAndQueue+0x60>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d005      	beq.n	8006750 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006744:	4b05      	ldr	r3, [pc, #20]	@ (800675c <prvCheckForValidListAndQueue+0x60>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	490b      	ldr	r1, [pc, #44]	@ (8006778 <prvCheckForValidListAndQueue+0x7c>)
 800674a:	4618      	mov	r0, r3
 800674c:	f7fe fd52 	bl	80051f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006750:	f7fd ffc4 	bl	80046dc <vPortExitCritical>
}
 8006754:	bf00      	nop
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	24004958 	.word	0x24004958
 8006760:	24004928 	.word	0x24004928
 8006764:	2400493c 	.word	0x2400493c
 8006768:	24004950 	.word	0x24004950
 800676c:	24004954 	.word	0x24004954
 8006770:	24004a04 	.word	0x24004a04
 8006774:	24004964 	.word	0x24004964
 8006778:	0800682c 	.word	0x0800682c

0800677c <memset>:
 800677c:	4402      	add	r2, r0
 800677e:	4603      	mov	r3, r0
 8006780:	4293      	cmp	r3, r2
 8006782:	d100      	bne.n	8006786 <memset+0xa>
 8006784:	4770      	bx	lr
 8006786:	f803 1b01 	strb.w	r1, [r3], #1
 800678a:	e7f9      	b.n	8006780 <memset+0x4>

0800678c <__libc_init_array>:
 800678c:	b570      	push	{r4, r5, r6, lr}
 800678e:	4d0d      	ldr	r5, [pc, #52]	@ (80067c4 <__libc_init_array+0x38>)
 8006790:	4c0d      	ldr	r4, [pc, #52]	@ (80067c8 <__libc_init_array+0x3c>)
 8006792:	1b64      	subs	r4, r4, r5
 8006794:	10a4      	asrs	r4, r4, #2
 8006796:	2600      	movs	r6, #0
 8006798:	42a6      	cmp	r6, r4
 800679a:	d109      	bne.n	80067b0 <__libc_init_array+0x24>
 800679c:	4d0b      	ldr	r5, [pc, #44]	@ (80067cc <__libc_init_array+0x40>)
 800679e:	4c0c      	ldr	r4, [pc, #48]	@ (80067d0 <__libc_init_array+0x44>)
 80067a0:	f000 f826 	bl	80067f0 <_init>
 80067a4:	1b64      	subs	r4, r4, r5
 80067a6:	10a4      	asrs	r4, r4, #2
 80067a8:	2600      	movs	r6, #0
 80067aa:	42a6      	cmp	r6, r4
 80067ac:	d105      	bne.n	80067ba <__libc_init_array+0x2e>
 80067ae:	bd70      	pop	{r4, r5, r6, pc}
 80067b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80067b4:	4798      	blx	r3
 80067b6:	3601      	adds	r6, #1
 80067b8:	e7ee      	b.n	8006798 <__libc_init_array+0xc>
 80067ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80067be:	4798      	blx	r3
 80067c0:	3601      	adds	r6, #1
 80067c2:	e7f2      	b.n	80067aa <__libc_init_array+0x1e>
 80067c4:	080068b8 	.word	0x080068b8
 80067c8:	080068b8 	.word	0x080068b8
 80067cc:	080068b8 	.word	0x080068b8
 80067d0:	080068bc 	.word	0x080068bc

080067d4 <memcpy>:
 80067d4:	440a      	add	r2, r1
 80067d6:	4291      	cmp	r1, r2
 80067d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80067dc:	d100      	bne.n	80067e0 <memcpy+0xc>
 80067de:	4770      	bx	lr
 80067e0:	b510      	push	{r4, lr}
 80067e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067ea:	4291      	cmp	r1, r2
 80067ec:	d1f9      	bne.n	80067e2 <memcpy+0xe>
 80067ee:	bd10      	pop	{r4, pc}

080067f0 <_init>:
 80067f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067f2:	bf00      	nop
 80067f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067f6:	bc08      	pop	{r3}
 80067f8:	469e      	mov	lr, r3
 80067fa:	4770      	bx	lr

080067fc <_fini>:
 80067fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067fe:	bf00      	nop
 8006800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006802:	bc08      	pop	{r3}
 8006804:	469e      	mov	lr, r3
 8006806:	4770      	bx	lr
