{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750331118547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750331118547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 19:05:18 2025 " "Processing started: Thu Jun 19 19:05:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750331118547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331118547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spect_analyzer -c spect_analyzer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off spect_analyzer -c spect_analyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331118547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750331118743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750331118743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spect_analyzer.vhd 8 3 " "Found 8 design units, including 3 entities, in source file spect_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg " "Found design unit 1: spect_pkg" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg-body " "Found design unit 2: spect_pkg-body" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ram_dp-rtl " "Found design unit 3: ram_dp-rtl" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mag_sqr_fft-rtl " "Found design unit 4: mag_sqr_fft-rtl" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 spect_analyzer_top-rtl " "Found design unit 5: spect_analyzer_top-rtl" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dp " "Found entity 1: ram_dp" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_ENTITY_NAME" "2 mag_sqr_fft " "Found entity 2: mag_sqr_fft" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""} { "Info" "ISGN_ENTITY_NAME" "3 spect_analyzer_top " "Found entity 3: spect_analyzer_top" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750331124150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331124150 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "spect_pkg spect_analyzer.vhd(119) " "VHDL error at spect_analyzer.vhd(119): object \"spect_pkg\" is used but not declared" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 119 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1750331124151 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750331124201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 19 19:05:24 2025 " "Processing ended: Thu Jun 19 19:05:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750331124201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750331124201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750331124201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750331124201 ""}
