{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666273183205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666273183205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 21:39:43 2022 " "Processing started: Thu Oct 20 21:39:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666273183205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666273183205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3_dxh -c FPGA_EXP3_dxh " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP3_dxh -c FPGA_EXP3_dxh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666273183205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666273184335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/selector81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/selector81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector81-arch_selector81 " "Found design unit 1: selector81-arch_selector81" {  } { { "LED8/selector81.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/selector81.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185210 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector81 " "Found entity 1: selector81" {  } { { "LED8/selector81.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/selector81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/div50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/div50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div50MHz-arch_Div50MHz " "Found design unit 1: Div50MHz-arch_Div50MHz" {  } { { "LED8/Div50MHz.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Div50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div50MHz " "Found entity 1: Div50MHz" {  } { { "LED8/Div50MHz.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Div50MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/decoder47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/decoder47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder47-arch_decoder47 " "Found design unit 1: decoder47-arch_decoder47" {  } { { "LED8/decoder47.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder47.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185250 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder47 " "Found entity 1: decoder47" {  } { { "LED8/decoder47.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder47.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/decoder38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/decoder38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder38-arch_decoder38 " "Found design unit 1: decoder38-arch_decoder38" {  } { { "LED8/decoder38.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder38.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185271 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder38 " "Found entity 1: decoder38" {  } { { "LED8/decoder38.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder38.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/counter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter8-arch_Counter8 " "Found design unit 1: Counter8-arch_Counter8" {  } { { "LED8/Counter8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Counter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185287 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter8 " "Found entity 1: Counter8" {  } { { "LED8/Counter8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Counter8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register0_7/latch4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register0_7/latch4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch4-arch_latch4 " "Found design unit 1: latch4-arch_latch4" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185302 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch4 " "Found entity 1: latch4" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8/led8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8/led8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED8-arch_LED8 " "Found design unit 1: LED8-arch_LED8" {  } { { "LED8/LED8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185327 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED8 " "Found entity 1: LED8" {  } { { "LED8/LED8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register0_7/register0_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register0_7/register0_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register0_7-arch_register0_7 " "Found design unit 1: register0_7-arch_register0_7" {  } { { "register0_7/register0_7.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/register0_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185342 ""} { "Info" "ISGN_ENTITY_NAME" "1 register0_7 " "Found entity 1: register0_7" {  } { { "register0_7/register0_7.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/register0_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_dxh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3_dxh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3_dxh-arch_FPGA_EXP3_dxh " "Found design unit 1: FPGA_EXP3_dxh-arch_FPGA_EXP3_dxh" {  } { { "FPGA_EXP3_dxh.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185350 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3_dxh " "Found entity 1: FPGA_EXP3_dxh" {  } { { "FPGA_EXP3_dxh.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp3_dxh_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_exp3_dxh_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_EXP3_dxh_tb-arch_FPGA_EXP3_dxh_tb " "Found design unit 1: FPGA_EXP3_dxh_tb-arch_FPGA_EXP3_dxh_tb" {  } { { "FPGA_EXP3_dxh_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185356 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP3_dxh_tb " "Found entity 1: FPGA_EXP3_dxh_tb" {  } { { "FPGA_EXP3_dxh_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666273185356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666273185356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP3_dxh " "Elaborating entity \"FPGA_EXP3_dxh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666273185427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register0_7 register0_7:u1 " "Elaborating entity \"register0_7\" for hierarchy \"register0_7:u1\"" {  } { { "FPGA_EXP3_dxh.vhd" "u1" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch4 register0_7:u1\|latch4:u0 " "Elaborating entity \"latch4\" for hierarchy \"register0_7:u1\|latch4:u0\"" {  } { { "register0_7/register0_7.vhd" "u0" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/register0_7.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185470 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D latch4.vhd(16) " "VHDL Process Statement warning at latch4.vhd(16): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666273185488 "|FPGA_EXP3_dxh|register0_7:u1|latch4:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q latch4.vhd(13) " "VHDL Process Statement warning at latch4.vhd(13): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1666273185488 "|FPGA_EXP3_dxh|register0_7:u1|latch4:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] latch4.vhd(13) " "Inferred latch for \"Q\[0\]\" at latch4.vhd(13)" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666273185488 "|FPGA_EXP3_dxh|register0_7:u1|latch4:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] latch4.vhd(13) " "Inferred latch for \"Q\[1\]\" at latch4.vhd(13)" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666273185488 "|FPGA_EXP3_dxh|register0_7:u1|latch4:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] latch4.vhd(13) " "Inferred latch for \"Q\[2\]\" at latch4.vhd(13)" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666273185488 "|FPGA_EXP3_dxh|register0_7:u1|latch4:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] latch4.vhd(13) " "Inferred latch for \"Q\[3\]\" at latch4.vhd(13)" {  } { { "register0_7/latch4.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/latch4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666273185488 "|FPGA_EXP3_dxh|register0_7:u1|latch4:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder38 register0_7:u1\|decoder38:decode " "Elaborating entity \"decoder38\" for hierarchy \"register0_7:u1\|decoder38:decode\"" {  } { { "register0_7/register0_7.vhd" "decode" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/register0_7/register0_7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED8 LED8:u2 " "Elaborating entity \"LED8\" for hierarchy \"LED8:u2\"" {  } { { "FPGA_EXP3_dxh.vhd" "u2" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/FPGA_EXP3_dxh.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div50MHz LED8:u2\|Div50MHz:u1 " "Elaborating entity \"Div50MHz\" for hierarchy \"LED8:u2\|Div50MHz:u1\"" {  } { { "LED8/LED8.vhd" "u1" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8 LED8:u2\|Counter8:u2 " "Elaborating entity \"Counter8\" for hierarchy \"LED8:u2\|Counter8:u2\"" {  } { { "LED8/LED8.vhd" "u2" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector81 LED8:u2\|selector81:u4 " "Elaborating entity \"selector81\" for hierarchy \"LED8:u2\|selector81:u4\"" {  } { { "LED8/LED8.vhd" "u4" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder47 LED8:u2\|decoder47:u5 " "Elaborating entity \"decoder47\" for hierarchy \"LED8:u2\|decoder47:u5\"" {  } { { "LED8/LED8.vhd" "u5" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666273185636 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666273186570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666273186882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666273187407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666273187407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666273187472 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666273187472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666273187472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666273187472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666273187518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 21:39:47 2022 " "Processing ended: Thu Oct 20 21:39:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666273187518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666273187518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666273187518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666273187518 ""}
