// Seed: 2753620641
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    output logic id_8,
    output logic id_9,
    input id_10,
    output id_11,
    output logic id_12,
    input id_13,
    output logic id_14,
    input logic id_15,
    output supply0 id_16,
    input id_17,
    output id_18,
    input logic id_19,
    output id_20
);
  always begin
    id_8 = 1;
    id_16[1] = id_10;
  end
  assign id_8 = 1'b0;
  type_33(
      1
  );
  logic id_21;
endmodule
