// Seed: 986633088
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  output id_1;
  always @(posedge id_3 or negedge id_3) begin
    id_2 = 1'b0;
    id_1 <= 1'b0;
  end
endmodule
