// Seed: 1313521313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_6;
  tri0 id_7, id_8, id_9, id_10, id_11;
  assign {id_6, ~^1, id_7, 1'b0, id_5, id_7.id_9 & -1'd0, (id_10 - id_8), 1, -1} = 1;
  assign module_1.type_0 = 0;
  assign id_7 = 1'h0;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    output wor void id_2,
    input tri id_3,
    output tri id_4,
    output wand id_5,
    input wire id_6,
    input tri1 id_7,
    input wor id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  tri  id_11 = id_3;
  wire id_12;
endmodule
