{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 4,
    "design__inferred_latch__count": 0,
    "design__instance__count": 7105,
    "design__instance__area": 160588,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 2070,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 117,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 6,
    "power__internal__total": 0.003265330335125327,
    "power__switching__total": 0.003299886826425791,
    "power__leakage__total": 1.6861439178228466e-07,
    "power__total": 0.00656538549810648,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.213658,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.213658,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.334648,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 4.945364,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.334648,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.528438,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3107,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 117,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1301,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.212517,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.212517,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.88963,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 2.309561,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.88963,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.309561,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 1140,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 117,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 6,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.801741,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.801741,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.123741,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.296744,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.123741,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.281541,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 1920,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 117,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 4,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.152159,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.152159,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.326715,
    "timing__setup__ws__corner:min_tt_025C_1v80": 4.936268,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.326715,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.599987,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 2919,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 117,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1092,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.102192,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.102192,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.873597,
    "timing__setup__ws__corner:min_ss_100C_1v60": 2.824519,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.873597,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.824519,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 798,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 117,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 4,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.762107,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.762107,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.120672,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 5.280541,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.120672,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.324259,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 2184,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 117,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 9,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.240489,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.240489,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.342431,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.949427,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.342431,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.541503,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3232,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 117,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1438,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.259559,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.259559,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.904915,
    "timing__setup__ws__corner:max_ss_100C_1v60": 2.093671,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904915,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.093671,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 1216,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 117,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 9,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.820994,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.820994,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.127398,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 5.30625,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.127398,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.287715,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 3232,
    "design__max_fanout_violation__count": 117,
    "design__max_cap_violation__count": 1438,
    "clock__skew__worst_hold": -0.762107,
    "clock__skew__worst_setup": -2.259559,
    "timing__hold__ws": 0.120672,
    "timing__setup__ws": 2.093671,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.120672,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 2.093671,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1378.16 225.76",
    "design__core__bbox": "2.76 2.72 1375.4 223.04",
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__io": 45,
    "design__die__area": 311133,
    "design__core__area": 302420,
    "design__instance__count__stdcell": 7103,
    "design__instance__area__stdcell": 51358,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 109230,
    "design__instance__utilization": 0.531009,
    "design__instance__utilization__stdcell": 0.265842,
    "design__power_grid_violation__count__net:VGND": 519188,
    "design__power_grid_violation__count__net:VPWR": 522332,
    "design__power_grid_violation__count": 1041520,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 229354,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 471,
    "antenna__violating__nets": 23,
    "antenna__violating__pins": 27,
    "route__antenna_violation__count": 23,
    "route__net": 4648,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 5328,
    "route__wirelength__iter:1": 273707,
    "route__drc_errors__iter:2": 2279,
    "route__wirelength__iter:2": 271709,
    "route__drc_errors__iter:3": 2504,
    "route__wirelength__iter:3": 271367,
    "route__drc_errors__iter:4": 470,
    "route__wirelength__iter:4": 271277,
    "route__drc_errors__iter:5": 26,
    "route__wirelength__iter:5": 271258,
    "route__drc_errors__iter:6": 2,
    "route__wirelength__iter:6": 271240,
    "route__drc_errors__iter:7": 2,
    "route__wirelength__iter:7": 271243,
    "route__drc_errors__iter:8": 0,
    "route__wirelength__iter:8": 271247,
    "route__drc_errors": 0,
    "route__wirelength": 271247,
    "route__vias": 41234,
    "route__vias__singlecut": 41234,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 2,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1522.68,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 20,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 20,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 20,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 20,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 20,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 20,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 20,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 20,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 20,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 20,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79924,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79995,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000756952,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000940122,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.94233e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000940122,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 5.03e-05,
    "ir__drop__worst": 0.000757,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}