$comment
	File created using the following command:
		vcd file middle_detector.msim.vcd -direction
$end
$date
	Thu Sep 24 12:19:08 2015
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module middle_detector_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % is_middle $end
$var wire 1 & pin_name3 $end
$var wire 1 ' pin_name4 $end
$var wire 1 ( Test1 $end
$var wire 1 ) Test2 $end
$var wire 1 * sampler $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 2 C~input_o $end
$var wire 1 3 D~input_o $end
$var wire 1 4 B~input_o $end
$var wire 1 5 A~input_o $end
$var wire 1 6 inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
1)
x*
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
$end
#62500
1$
13
0*
#125000
1#
0$
12
03
1*
#187500
1$
13
0*
#250000
1"
0#
0$
14
02
03
1*
#312500
1$
13
0*
#375000
1#
0$
12
03
1*
16
1%
#437500
1$
13
0*
#500000
1!
0"
0#
0$
15
04
02
03
1*
#562500
1$
13
0*
#625000
1#
0$
12
03
1*
#687500
1$
13
0*
06
0%
#750000
1"
0#
0$
14
02
03
1*
#812500
1$
13
0*
#875000
1#
0$
12
03
1*
#937500
1$
13
0*
#1000000
