<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
   <export preferredWidth="214" />
   <name preferredWidth="222" />
   <description preferredWidth="228" />
   <inputclock preferredWidth="112" />
   <baseaddress preferredWidth="187" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Processors and Peripherals,Project,Library/Processors and Peripherals/Peripherals" />
 <window width="1293" height="743" x="67" y="25" />
 <generation synthesis="VHDL" block_symbol_file="0" />
</preferences>
