vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/forwarding_unit.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/if_id_pipe_reg.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_pipelined.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/control_unit.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_controller.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/branch_calculator.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/register_file.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc_container.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/pc.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/one_bit_alu.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/instruction_memory.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/immediate_generator.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/half_adder.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/full_adder.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/data_memory.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu_tb.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/cpu.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu_controller.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/alu.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/address_decoder.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/cpu/adder.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/user/Desktop/risc-v-micro-master/risc-v-micro-master/db/microcontroller.cbx.xml
design_name = hard_block
design_name = cpu_pipelined
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, cpu_pipelined, 1
instance = comp, \reset_n~input\, reset_n~input, cpu_pipelined, 1
instance = comp, \clk~input\, clk~input, cpu_pipelined, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, cpu_pipelined, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, cpu_pipelined, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, cpu_pipelined, 1
