Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jan 15 00:35:00 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debounce_synth_timing_summary_routed.rpt -pb debounce_synth_timing_summary_routed.pb -rpx debounce_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.372        0.000                      0                   93        0.179        0.000                      0                   93        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.372        0.000                      0                   93        0.179        0.000                      0                   93        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.372ns (42.169%)  route 3.253ns (57.831%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.771 r  debounce/divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.771    debounce/divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[29]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.062    15.143    debounce/divider/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 2.351ns (41.952%)  route 3.253ns (58.048%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.750 r  debounce/divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.750    debounce/divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[31]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.062    15.143    debounce/divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.277ns (41.175%)  route 3.253ns (58.825%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.676 r  debounce/divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.676    debounce/divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[30]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.062    15.143    debounce/divider/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 2.261ns (41.005%)  route 3.253ns (58.995%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.437 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.437    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.660 r  debounce/divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.660    debounce/divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[28]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.062    15.143    debounce/divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.258ns (40.972%)  route 3.253ns (59.027%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.657 r  debounce/divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.657    debounce/divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[25]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062    15.145    debounce/divider/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.488    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 2.237ns (40.747%)  route 3.253ns (59.253%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.636 r  debounce/divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.636    debounce/divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[27]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062    15.145    debounce/divider/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.163ns (39.937%)  route 3.253ns (60.063%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.562 r  debounce/divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.562    debounce/divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[26]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062    15.145    debounce/divider/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.147ns (39.759%)  route 3.253ns (60.241%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.323 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.323    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.546 r  debounce/divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.546    debounce/divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[24]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.062    15.145    debounce/divider/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.144ns (39.726%)  route 3.253ns (60.274%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.543 r  debounce/divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.543    debounce/divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.504    14.845    debounce/divider/CLK
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.062    15.146    debounce/divider/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 debounce/divider/ms_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 2.123ns (39.490%)  route 3.253ns (60.510%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    debounce/divider/CLK
    SLICE_X59Y19         FDCE                                         r  debounce/divider/ms_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  debounce/divider/ms_reg_reg[8]/Q
                         net (fo=2, routed)           1.160     6.762    debounce/divider/ms_reg_reg[8]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  debounce/divider/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.809     7.695    debounce/divider/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.819 f  debounce/divider/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=34, routed)          1.095     8.914    debounce/divider/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  debounce/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.189     9.227    debounce/divider/ms_reg[0]_i_2_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.753 r  debounce/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.753    debounce/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  debounce/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    debounce/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  debounce/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    debounce/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  debounce/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.095    debounce/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.209    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.522 r  debounce/divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.522    debounce/divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.504    14.845    debounce/divider/CLK
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.062    15.146    debounce/divider/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mealy_edge/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mealy_edge/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.469    mealy_edge/CLK
    SLICE_X60Y19         FDCE                                         r  mealy_edge/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  mealy_edge/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.067     1.700    mealy_edge/state_reg[1]
    SLICE_X60Y19         FDCE                                         r  mealy_edge/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    mealy_edge/CLK
    SLICE_X60Y19         FDCE                                         r  mealy_edge/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.052     1.521    mealy_edge/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    counter/CLK
    SLICE_X62Y21         FDCE                                         r  counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  counter/q_reg[4]/Q
                         net (fo=11, routed)          0.078     1.674    counter/sel0[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.099     1.773 r  counter/q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    counter/p_0_in__0[6]
    SLICE_X62Y21         FDCE                                         r  counter/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    counter/CLK
    SLICE_X62Y21         FDCE                                         r  counter/q_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.091     1.559    counter/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_db/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_db/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.694%)  route 0.160ns (46.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    counter_db/CLK
    SLICE_X61Y20         FDCE                                         r  counter_db/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_db/q_reg[2]/Q
                         net (fo=13, routed)          0.160     1.770    counter_db/q_reg[2]
    SLICE_X61Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  counter_db/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    counter_db/p_0_in[5]
    SLICE_X61Y19         FDCE                                         r  counter_db/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    counter_db/CLK
    SLICE_X61Y19         FDCE                                         r  counter_db/q_reg[5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.092     1.575    counter_db/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 counter/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.425%)  route 0.105ns (31.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.469    counter/CLK
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  counter/q_reg[2]/Q
                         net (fo=13, routed)          0.105     1.702    counter/q_reg_n_0_[2]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.099     1.801 r  counter/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    counter/p_0_in__0[5]
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.855     1.982    counter/CLK
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.091     1.560    counter/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.472    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  segment/r_CNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    segment/r_CNT_reg_n_0_[11]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  segment/r_CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    segment/r_CNT_reg[8]_i_1_n_4
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    segment/r_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.588     1.471    segment/CLK
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  segment/r_CNT_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    segment/r_CNT_reg_n_0_[15]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  segment/r_CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    segment/r_CNT_reg[12]_i_1_n_4
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    segment/CLK
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.105     1.576    segment/r_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.590     1.473    segment/CLK
    SLICE_X61Y15         FDCE                                         r  segment/r_CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  segment/r_CNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    segment/r_CNT_reg_n_0_[7]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  segment/r_CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    segment/r_CNT_reg[4]_i_1_n_4
    SLICE_X61Y15         FDCE                                         r  segment/r_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.858     1.985    segment/CLK
    SLICE_X61Y15         FDCE                                         r  segment/r_CNT_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.105     1.578    segment/r_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.590     1.473    segment/CLK
    SLICE_X61Y14         FDCE                                         r  segment/r_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  segment/r_CNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    segment/r_CNT_reg_n_0_[3]
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  segment/r_CNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    segment/r_CNT_reg[0]_i_1_n_4
    SLICE_X61Y14         FDCE                                         r  segment/r_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.859     1.986    segment/CLK
    SLICE_X61Y14         FDCE                                         r  segment/r_CNT_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.105     1.578    segment/r_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 debounce/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.826%)  route 0.165ns (44.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.584     1.467    debounce/CLK
    SLICE_X60Y21         FDCE                                         r  debounce/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  debounce/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.165     1.797    debounce/divider/Q[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  debounce/divider/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    debounce/state_next[1]
    SLICE_X60Y21         FDCE                                         r  debounce/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.852     1.979    debounce/CLK
    SLICE_X60Y21         FDCE                                         r  debounce/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.121     1.588    debounce/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 segment/r_CNT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment/r_CNT_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.589     1.472    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  segment/r_CNT_reg[8]/Q
                         net (fo=1, routed)           0.105     1.718    segment/r_CNT_reg_n_0_[8]
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  segment/r_CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    segment/r_CNT_reg[8]_i_1_n_7
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[8]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    segment/r_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   counter/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   counter/q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   counter/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   counter/q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   counter/q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   counter/q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   counter/q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   counter/q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   counter_db/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   counter/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   counter/q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   counter/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   counter/q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   counter/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   counter/q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   counter/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   counter/q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   counter/q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   counter/q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   counter/q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   counter/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   counter/q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   counter/q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   counter/q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   counter/q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   counter/q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   counter/q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   counter/q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   counter/q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.985ns (57.166%)  route 3.735ns (42.834%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    counter/CLK
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  counter/q_reg[2]/Q
                         net (fo=13, routed)          1.107     6.672    counter/q_reg_n_0_[2]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.327     6.999 r  counter/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.816     7.815    counter_db/seg_OBUF[4]_inst_i_1_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.332     8.147 r  counter_db/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.147    counter_db/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     8.359 r  counter_db/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.812    10.171    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    13.866 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.866    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 4.760ns (55.087%)  route 3.881ns (44.913%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    counter/CLK
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  counter/q_reg[2]/Q
                         net (fo=13, routed)          1.142     6.707    counter/q_reg_n_0_[2]
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.299     7.006 r  counter/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     7.673    counter_db/seg_OBUF[6]_inst_i_1_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  counter_db/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.797    counter_db/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X63Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     8.009 r  counter_db/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.073    10.082    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.706    13.788 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.788    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.584ns  (logic 4.769ns (55.556%)  route 3.815ns (44.444%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.145    counter/CLK
    SLICE_X62Y21         FDCE                                         r  counter/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.419     5.564 f  counter/q_reg[4]/Q
                         net (fo=11, routed)          1.160     6.725    counter/sel0[0]
    SLICE_X62Y19         LUT4 (Prop_lut4_I3_O)        0.299     7.024 r  counter/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.822     7.846    counter_db/seg_OBUF[2]_inst_i_1_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.970 r  counter_db/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.970    counter_db/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     8.187 r  counter_db/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.832    10.020    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    13.730 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.730    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 4.240ns (49.914%)  route 4.254ns (50.086%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    segment/CLK
    SLICE_X61Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  segment/r_CNT_reg[17]/Q
                         net (fo=21, routed)          1.641     7.244    counter/p_1_in[1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.368 r  counter/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.805     8.173    counter_db/seg[3]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.297 r  counter_db/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.809    10.105    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.641 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.641    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.355ns  (logic 4.758ns (56.952%)  route 3.597ns (43.048%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    counter/CLK
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  counter/q_reg[2]/Q
                         net (fo=13, routed)          1.107     6.672    counter/q_reg_n_0_[2]
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.299     6.971 r  counter/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.779     7.750    counter_db/seg_OBUF[1]_inst_i_1_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.874 r  counter_db/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.874    counter_db/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     8.086 r  counter_db/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.711     9.797    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704    13.501 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.501    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.602ns (55.288%)  route 3.721ns (44.712%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.145    counter/CLK
    SLICE_X63Y21         FDCE                                         r  counter/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  counter/q_reg[3]/Q
                         net (fo=12, routed)          0.881     6.482    counter/q_reg_n_0_[3]
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.606 r  counter/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.000     7.606    counter_db/seg_OBUF[0]_inst_i_1_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.730 r  counter_db/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.730    counter_db/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     7.942 r  counter_db/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.841     9.783    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.686    13.468 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.468    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.315ns  (logic 4.833ns (58.125%)  route 3.482ns (41.875%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.625     5.146    counter/CLK
    SLICE_X62Y20         FDCE                                         r  counter/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  counter/q_reg[5]/Q
                         net (fo=10, routed)          1.178     6.781    counter/sel0[1]
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.149     6.930 r  counter/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.436     7.366    counter_db/seg_OBUF[5]_inst_i_1_1
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.332     7.698 r  counter_db/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.698    counter_db/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     7.915 r  counter_db/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.868     9.782    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679    13.462 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.462    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.326ns (54.275%)  route 3.645ns (45.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    segment/CLK
    SLICE_X61Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  segment/r_CNT_reg[17]/Q
                         net (fo=21, routed)          1.809     7.412    segment/pwm_4b/S[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.152     7.564 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.836     9.400    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.118 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.118    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 4.103ns (52.508%)  route 3.711ns (47.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    segment/CLK
    SLICE_X61Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  segment/r_CNT_reg[17]/Q
                         net (fo=21, routed)          1.809     7.412    segment/pwm_4b/S[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124     7.536 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.902     9.438    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.961 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.961    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.639ns  (logic 4.083ns (53.446%)  route 3.556ns (46.554%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    segment/CLK
    SLICE_X61Y18         FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  segment/r_CNT_reg[17]/Q
                         net (fo=21, routed)          1.495     7.098    segment/pwm_4b/S[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.124     7.222 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.061     9.284    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.787 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.787    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.510ns (74.099%)  route 0.528ns (25.901%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    segment/CLK
    SLICE_X61Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  segment/r_CNT_reg[16]/Q
                         net (fo=15, routed)          0.149     1.760    counter_db/p_1_in[0]
    SLICE_X63Y19         MUXF7 (Prop_muxf7_S_O)       0.085     1.845 r  counter_db/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.224    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     3.508 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.508    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_db/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.541ns (74.558%)  route 0.526ns (25.442%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    counter_db/CLK
    SLICE_X61Y20         FDCE                                         r  counter_db/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_db/q_reg[2]/Q
                         net (fo=13, routed)          0.173     1.782    counter_db/q_reg[2]
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  counter_db/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.827    counter_db/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y19         MUXF7 (Prop_muxf7_I0_O)      0.062     1.889 r  counter_db/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.242    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.293     3.535 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.535    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_db/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.550ns (73.851%)  route 0.549ns (26.149%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.469    counter_db/CLK
    SLICE_X61Y19         FDCE                                         r  counter_db/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  counter_db/q_reg[7]/Q
                         net (fo=8, routed)           0.152     1.763    counter_db/q_reg[7]
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  counter_db/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.808    counter_db/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y20         MUXF7 (Prop_muxf7_I1_O)      0.065     1.873 r  counter_db/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.269    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     3.568 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.568    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_db/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.526ns (72.638%)  route 0.575ns (27.362%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    counter_db/CLK
    SLICE_X63Y22         FDCE                                         r  counter_db/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_db/q_reg[6]/Q
                         net (fo=9, routed)           0.170     1.779    counter_db/q_reg[6]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  counter_db/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.824    counter_db/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.065     1.889 r  counter_db/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.294    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.275     3.569 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.569    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.510ns (71.471%)  route 0.603ns (28.529%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    segment/pwm_4b/CLK
    SLICE_X64Y23         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.148     1.614 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.204     1.818    segment/pwm_4b/pwm
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.100     1.918 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.317    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.579 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.579    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.495ns (70.811%)  route 0.616ns (29.189%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.587     1.470    segment/CLK
    SLICE_X61Y18         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  segment/r_CNT_reg[16]/Q
                         net (fo=15, routed)          0.213     1.825    counter_db/p_1_in[0]
    SLICE_X63Y20         MUXF7 (Prop_muxf7_S_O)       0.085     1.910 r  counter_db/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.312    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.269     3.581 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.581    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.471ns (69.511%)  route 0.645ns (30.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    segment/pwm_4b/CLK
    SLICE_X64Y23         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.148     1.614 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.204     1.818    segment/pwm_4b/pwm
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.099     1.917 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.358    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.582 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.582    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_db/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.467ns (68.425%)  route 0.677ns (31.575%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    counter_db/CLK
    SLICE_X63Y22         FDCE                                         r  counter_db/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  counter_db/q_reg[6]/Q
                         net (fo=9, routed)           0.243     1.852    counter_db/q_reg[6]
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  counter_db/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.058     1.956    counter_db/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.001 r  counter_db/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.376    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.613 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.613    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.525ns (71.034%)  route 0.622ns (28.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    segment/pwm_4b/CLK
    SLICE_X64Y23         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.148     1.614 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.204     1.818    segment/pwm_4b/pwm
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.099     1.917 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.335    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.614 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.614    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.451ns (66.296%)  route 0.738ns (33.704%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    segment/pwm_4b/CLK
    SLICE_X64Y23         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.148     1.614 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.204     1.818    segment/pwm_4b/pwm
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.099     1.917 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.533     2.451    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.655 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.655    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.113ns  (logic 2.414ns (33.941%)  route 4.699ns (66.059%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.113 r  debounce/divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.113    debounce/divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501     4.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 2.393ns (33.746%)  route 4.699ns (66.254%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.092 r  debounce/divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.092    debounce/divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501     4.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.018ns  (logic 2.319ns (33.047%)  route 4.699ns (66.953%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.018 r  debounce/divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.018    debounce/divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501     4.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.002ns  (logic 2.303ns (32.894%)  route 4.699ns (67.106%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  debounce/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    debounce/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.002 r  debounce/divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.002    debounce/divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501     4.842    debounce/divider/CLK
    SLICE_X59Y24         FDCE                                         r  debounce/divider/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 2.300ns (32.865%)  route 4.699ns (67.135%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.999 r  debounce/divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.999    debounce/divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503     4.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.978ns  (logic 2.279ns (32.663%)  route 4.699ns (67.337%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.978 r  debounce/divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.978    debounce/divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503     4.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.904ns  (logic 2.205ns (31.941%)  route 4.699ns (68.059%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.904 r  debounce/divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.904    debounce/divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503     4.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 2.189ns (31.783%)  route 4.699ns (68.217%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.699     6.140    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.264 r  debounce/divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     6.264    debounce/divider/ms_reg[20]_i_2_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.665 r  debounce/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.665    debounce/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.888 r  debounce/divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.888    debounce/divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503     4.844    debounce/divider/CLK
    SLICE_X59Y23         FDCE                                         r  debounce/divider/ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 2.205ns (33.092%)  route 4.459ns (66.908%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.459     5.900    debounce/divider/btnC_IBUF
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.024 r  debounce/divider/ms_reg[20]_i_4/O
                         net (fo=1, routed)           0.000     6.024    debounce/divider/ms_reg[20]_i_4_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.664 r  debounce/divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.664    debounce/divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.504     4.845    debounce/divider/CLK
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.658ns  (logic 2.300ns (34.547%)  route 4.358ns (65.453%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         4.358     5.799    debounce/divider/btnC_IBUF
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.923 r  debounce/divider/ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     5.923    debounce/divider/ms_reg[16]_i_2_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.324 r  debounce/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    debounce/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.658 r  debounce/divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.658    debounce/divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.504     4.845    debounce/divider/CLK
    SLICE_X59Y22         FDCE                                         r  debounce/divider/ms_reg_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.443     1.652    segment/btnC_IBUF
    SLICE_X61Y16         FDCE                                         f  segment/r_CNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.443     1.652    segment/btnC_IBUF
    SLICE_X61Y16         FDCE                                         f  segment/r_CNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.443     1.652    segment/btnC_IBUF
    SLICE_X61Y16         FDCE                                         f  segment/r_CNT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.210ns (12.682%)  route 1.443ns (87.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.443     1.652    segment/btnC_IBUF
    SLICE_X61Y16         FDCE                                         f  segment/r_CNT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.857     1.984    segment/CLK
    SLICE_X61Y16         FDCE                                         r  segment/r_CNT_reg[9]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            debounce/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.677ns  (logic 0.264ns (15.760%)  route 1.413ns (84.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.413     1.632    debounce/divider/btnR_IBUF
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.677 r  debounce/divider/FSM_sequential_state_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.677    debounce/state_next[0]
    SLICE_X60Y21         FDCE                                         r  debounce/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.852     1.979    debounce/CLK
    SLICE_X60Y21         FDCE                                         r  debounce/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.210ns (12.451%)  route 1.473ns (87.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.473     1.683    segment/btnC_IBUF
    SLICE_X61Y17         FDCE                                         f  segment/r_CNT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    segment/CLK
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.210ns (12.451%)  route 1.473ns (87.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.473     1.683    segment/btnC_IBUF
    SLICE_X61Y17         FDCE                                         f  segment/r_CNT_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    segment/CLK
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.210ns (12.451%)  route 1.473ns (87.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.473     1.683    segment/btnC_IBUF
    SLICE_X61Y17         FDCE                                         f  segment/r_CNT_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    segment/CLK
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            segment/r_CNT_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.210ns (12.451%)  route 1.473ns (87.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.473     1.683    segment/btnC_IBUF
    SLICE_X61Y17         FDCE                                         f  segment/r_CNT_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    segment/CLK
    SLICE_X61Y17         FDCE                                         r  segment/r_CNT_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce/divider/ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.210ns (12.304%)  route 1.493ns (87.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=110, routed)         1.493     1.703    debounce/divider/btnC_IBUF
    SLICE_X59Y17         FDCE                                         f  debounce/divider/ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.856     1.983    debounce/divider/CLK
    SLICE_X59Y17         FDCE                                         r  debounce/divider/ms_reg_reg[0]/C





