5 18 1fd81 6 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param5.vcd) 2 -o (param5.cdd) 2 -v (param5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param5.v 1 26 1 
2 1 8 8 8 100010 4 1 100c 0 0 2 1 a
2 2 8 8 8 f0010 4 1b 100c 1 0 2 18 0 3 3 3 0 0
2 3 8 8 8 c000c 4 1 100c 0 0 2 1 a
2 4 8 8 8 c0010 4 31 1008 2 3 4 18 0 f f f 0 0
2 5 8 8 8 b0011 4 26 1008 4 0 4 18 0 f f f 0 0
2 6 8 8 8 70007 0 1 1410 0 0 4 1 b
2 7 8 8 8 70011 5 35 a 5 6
1 a 1 5 70019 1 0 1 0 2 17 0 3 0 3 2 0
1 b 2 6 60019 1 0 3 0 4 17 f f 0 e b 0
1 dude 3 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 param5.v 10 24 1 
