Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 27 15:00:13 2025
| Host         : LAPTOP-MT7GT99J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    173         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (368)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fsm_clk_gen/COUNT_reg[15]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: my_pulse/clk_gen/slowClk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: my_pulse/sec_gen/slowClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: top_handler/high_activity/sec_gen/slowClk_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: top_handler/num_over_32/sec_gen/slowClk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: top_handler/sec_gen/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (368)
--------------------------------------------------
 There are 368 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.674        0.000                      0                  301        0.116        0.000                      0                  301        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.674        0.000                      0                  301        0.116        0.000                      0                  301        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.774ns (37.420%)  route 2.967ns (62.580%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     9.828    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.774ns (37.420%)  route 2.967ns (62.580%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     9.828    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.774ns (37.420%)  route 2.967ns (62.580%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     9.828    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.774ns (37.420%)  route 2.967ns (62.580%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     9.828    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y4          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.774ns (37.811%)  route 2.918ns (62.189%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     9.779    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.774ns (37.811%)  route 2.918ns (62.189%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     9.779    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.774ns (37.811%)  route 2.918ns (62.189%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     9.779    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.774ns (37.811%)  route 2.918ns (62.189%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     9.779    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.774ns (40.289%)  route 2.629ns (59.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.673     9.490    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y6          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 my_pulse/clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_pulse/clk_gen/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 1.774ns (40.289%)  route 2.629ns (59.711%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  my_pulse/clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  my_pulse/clk_gen/counter_reg[2]/Q
                         net (fo=2, routed)           1.132     6.737    my_pulse/clk_gen/counter_reg[2]
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.861 r  my_pulse/clk_gen/counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    my_pulse/clk_gen/counter0_carry_i_4_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.393 r  my_pulse/clk_gen/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.393    my_pulse/clk_gen/counter0_carry_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  my_pulse/clk_gen/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.507    my_pulse/clk_gen/counter0_carry__0_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.664 r  my_pulse/clk_gen/counter0_carry__1/CO[1]
                         net (fo=2, routed)           0.824     8.488    my_pulse/clk_gen/counter0_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.329     8.817 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.673     9.490    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445    14.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y6          FDRE (Setup_fdre_C_R)       -0.524    14.502    my_pulse/clk_gen/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_handler/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/sec_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.564     1.447    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  top_handler/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_handler/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    top_handler/sec_gen/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  top_handler/sec_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    top_handler/sec_gen/counter_reg[20]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  top_handler/sec_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    top_handler/sec_gen/counter_reg[24]_i_1_n_7
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    top_handler/sec_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 top_handler/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/sec_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.564     1.447    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  top_handler/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_handler/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    top_handler/sec_gen/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  top_handler/sec_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    top_handler/sec_gen/counter_reg[20]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  top_handler/sec_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    top_handler/sec_gen/counter_reg[24]_i_1_n_5
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    top_handler/sec_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 top_handler/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/sec_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.564     1.447    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  top_handler/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_handler/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    top_handler/sec_gen/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  top_handler/sec_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    top_handler/sec_gen/counter_reg[20]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  top_handler/sec_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    top_handler/sec_gen/counter_reg[24]_i_1_n_6
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    top_handler/sec_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 top_handler/sec_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/sec_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.564     1.447    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  top_handler/sec_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_handler/sec_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.722    top_handler/sec_gen/counter_reg[22]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  top_handler/sec_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    top_handler/sec_gen/counter_reg[20]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  top_handler/sec_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    top_handler/sec_gen/counter_reg[24]_i_1_n_4
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    top_handler/sec_gen/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  top_handler/sec_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    top_handler/sec_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_handler/high_activity/sec_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/high_activity/sec_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  top_handler/high_activity/sec_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    top_handler/high_activity/sec_gen/counter_reg[7]
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  top_handler/high_activity/sec_gen/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.811    top_handler/high_activity/sec_gen/counter_reg[4]_i_1__1_n_4
    SLICE_X43Y9          FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X43Y9          FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.105     1.550    top_handler/high_activity/sec_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_handler/high_activity/sec_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/high_activity/sec_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.560     1.443    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  top_handler/high_activity/sec_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.701    top_handler/high_activity/sec_gen/counter_reg[19]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  top_handler/high_activity/sec_gen/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    top_handler/high_activity/sec_gen/counter_reg[16]_i_1__1_n_4
    SLICE_X43Y12         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.829     1.956    top_handler/high_activity/sec_gen/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  top_handler/high_activity/sec_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    top_handler/high_activity/sec_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_handler/num_over_32/sec_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/num_over_32/sec_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  top_handler/num_over_32/sec_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.703    top_handler/num_over_32/sec_gen/counter_reg[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  top_handler/num_over_32/sec_gen/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    top_handler/num_over_32/sec_gen/counter_reg[12]_i_1__0_n_4
    SLICE_X35Y45         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    top_handler/num_over_32/sec_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_handler/num_over_32/sec_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/num_over_32/sec_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  top_handler/num_over_32/sec_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.703    top_handler/num_over_32/sec_gen/counter_reg[19]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  top_handler/num_over_32/sec_gen/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    top_handler/num_over_32/sec_gen/counter_reg[16]_i_1__0_n_4
    SLICE_X35Y46         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    top_handler/num_over_32/sec_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_handler/num_over_32/sec_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/num_over_32/sec_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.563     1.446    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  top_handler/num_over_32/sec_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.117     1.704    top_handler/num_over_32/sec_gen/counter_reg[27]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  top_handler/num_over_32/sec_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    top_handler/num_over_32/sec_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X35Y48         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    top_handler/num_over_32/sec_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 top_handler/num_over_32/sec_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_handler/num_over_32/sec_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  top_handler/num_over_32/sec_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.703    top_handler/num_over_32/sec_gen/counter_reg[7]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  top_handler/num_over_32/sec_gen/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    top_handler/num_over_32/sec_gen/counter_reg[4]_i_1__0_n_4
    SLICE_X35Y43         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    top_handler/num_over_32/sec_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  top_handler/num_over_32/sec_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    top_handler/num_over_32/sec_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y14   fsm_clk_gen/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y16   fsm_clk_gen/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y17   fsm_clk_gen/COUNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           381 Endpoints
Min Delay           381 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.939ns  (logic 12.713ns (33.509%)  route 25.226ns (66.491%))
  Logic Levels:           42  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           1.206    34.883    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I1_O)        0.299    35.182 r  top_handler/find_steps/out1[6]_i_8/O
                         net (fo=6, routed)           1.703    36.885    top_handler/find_steps/D1_steps[3]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    37.009 r  top_handler/find_steps/out1[5]_i_2/O
                         net (fo=1, routed)           0.806    37.815    top_handler/high_activity/out1_reg[5]
    SLICE_X31Y18         LUT6 (Prop_lut6_I0_O)        0.124    37.939 r  top_handler/high_activity/out1[5]_i_1/O
                         net (fo=1, routed)           0.000    37.939    top_handler/high_activity_n_9
    SLICE_X31Y18         FDRE                                         r  top_handler/out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.741ns  (logic 12.939ns (34.283%)  route 24.802ns (65.717%))
  Logic Levels:           42  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           1.206    34.883    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I1_O)        0.321    35.204 r  top_handler/find_steps/out1[6]_i_9/O
                         net (fo=6, routed)           1.090    36.294    top_handler/find_steps/D1_steps[2]
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.328    36.622 r  top_handler/find_steps/out1[6]_i_2/O
                         net (fo=1, routed)           0.996    37.617    top_handler/high_activity/out1_reg[6]
    SLICE_X29Y18         LUT6 (Prop_lut6_I0_O)        0.124    37.741 r  top_handler/high_activity/out1[6]_i_1/O
                         net (fo=1, routed)           0.000    37.741    top_handler/high_activity_n_8
    SLICE_X29Y18         FDRE                                         r  top_handler/out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.677ns  (logic 12.713ns (33.742%)  route 24.964ns (66.258%))
  Logic Levels:           42  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           1.206    34.883    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I1_O)        0.299    35.182 r  top_handler/find_steps/out1[6]_i_8/O
                         net (fo=6, routed)           1.668    36.850    top_handler/find_steps/D1_steps[3]
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    36.974 r  top_handler/find_steps/out1[4]_i_2/O
                         net (fo=1, routed)           0.579    37.553    top_handler/high_activity/out1_reg[4]
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124    37.677 r  top_handler/high_activity/out1[4]_i_1/O
                         net (fo=1, routed)           0.000    37.677    top_handler/high_activity_n_10
    SLICE_X31Y17         FDRE                                         r  top_handler/out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.653ns  (logic 12.939ns (34.364%)  route 24.714ns (65.636%))
  Logic Levels:           42  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           1.206    34.883    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I1_O)        0.321    35.204 r  top_handler/find_steps/out1[6]_i_9/O
                         net (fo=6, routed)           1.564    36.768    top_handler/find_steps/D1_steps[2]
    SLICE_X29Y17         LUT6 (Prop_lut6_I1_O)        0.328    37.096 r  top_handler/find_steps/out1[1]_i_2/O
                         net (fo=1, routed)           0.433    37.529    top_handler/high_activity/out1_reg[1]
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124    37.653 r  top_handler/high_activity/out1[1]_i_1/O
                         net (fo=1, routed)           0.000    37.653    top_handler/high_activity_n_13
    SLICE_X29Y17         FDRE                                         r  top_handler/out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.192ns  (logic 12.713ns (34.182%)  route 24.479ns (65.818%))
  Logic Levels:           42  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.999    34.676    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I1_O)        0.299    34.975 r  top_handler/find_steps/out1[6]_i_11/O
                         net (fo=6, routed)           1.374    36.349    top_handler/find_steps/D1_steps[1]
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124    36.473 r  top_handler/find_steps/out1[2]_i_2/O
                         net (fo=1, routed)           0.594    37.068    top_handler/high_activity/out1_reg[2]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    37.192 r  top_handler/high_activity/out1[2]_i_1/O
                         net (fo=1, routed)           0.000    37.192    top_handler/high_activity_n_12
    SLICE_X30Y18         FDRE                                         r  top_handler/out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.177ns  (logic 12.713ns (34.196%)  route 24.464ns (65.804%))
  Logic Levels:           42  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           0.999    34.676    top_handler/find_steps/steps_reg[31]_rep__0_6[0]
    SLICE_X30Y29         LUT5 (Prop_lut5_I1_O)        0.299    34.975 r  top_handler/find_steps/out1[6]_i_11/O
                         net (fo=6, routed)           1.364    36.339    top_handler/find_steps/D1_steps[1]
    SLICE_X30Y19         LUT6 (Prop_lut6_I3_O)        0.124    36.463 r  top_handler/find_steps/out1[3]_i_2/O
                         net (fo=1, routed)           0.590    37.053    top_handler/high_activity/out1_reg[3]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.124    37.177 r  top_handler/high_activity/out1[3]_i_1/O
                         net (fo=1, routed)           0.000    37.177    top_handler/high_activity_n_11
    SLICE_X30Y18         FDRE                                         r  top_handler/out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.420ns  (logic 11.302ns (31.033%)  route 25.118ns (68.967%))
  Logic Levels:           40  (CARRY4=24 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[7]/C
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[7]/Q
                         net (fo=132, routed)         5.639     6.095    top_handler/find_steps/out[7]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.152     6.247 r  top_handler/find_steps/r_i_554/O
                         net (fo=1, routed)           0.710     6.957    top_handler/find_steps/r_i_554_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     7.685 r  top_handler/find_steps/r_i_390/CO[3]
                         net (fo=1, routed)           0.000     7.685    top_handler/find_steps/r_i_390_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  top_handler/find_steps/r_i_162__0/CO[3]
                         net (fo=1, routed)           0.000     7.799    top_handler/find_steps/r_i_162__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  top_handler/find_steps/r_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     7.913    top_handler/find_steps/r_i_76__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.135 r  top_handler/find_steps/r_i_70__0__0/O[0]
                         net (fo=4, routed)           1.345     9.480    top_handler/find_steps/r_i_70__0__0_n_7
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.299     9.779 r  top_handler/find_steps/r_i_78/O
                         net (fo=1, routed)           0.813    10.593    top_handler/find_steps/r_i_78_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.717 r  top_handler/find_steps/r_i_24__0/O
                         net (fo=2, routed)           0.993    11.709    top_handler/find_steps/r_i_24__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.833 r  top_handler/find_steps/r_i_28__0__0/O
                         net (fo=1, routed)           0.000    11.833    top_handler/find_steps/r_i_28__0__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.365 r  top_handler/find_steps/r_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    12.365    top_handler/find_steps/r_i_12__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  top_handler/find_steps/r_i_19__0__0/CO[3]
                         net (fo=1, routed)           0.000    12.479    top_handler/find_steps/r_i_19__0__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.718 r  top_handler/find_steps/r_i_496__0__0/O[2]
                         net (fo=16, routed)          2.083    14.802    top_handler/find_steps/r_i_496__0__0_n_5
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.331    15.133 r  top_handler/find_steps/r_i_571/O
                         net (fo=1, routed)           0.582    15.715    top_handler/find_steps/r_i_571_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    16.468 r  top_handler/find_steps/r_i_425__0/CO[3]
                         net (fo=1, routed)           0.000    16.468    top_handler/find_steps/r_i_425__0_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  top_handler/find_steps/r_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    16.585    top_handler/find_steps/r_i_233__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  top_handler/find_steps/r_i_85__0__0/CO[3]
                         net (fo=1, routed)           0.000    16.702    top_handler/find_steps/r_i_85__0__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  top_handler/find_steps/r_i_29__0__0/CO[3]
                         net (fo=1, routed)           0.000    16.819    top_handler/find_steps/r_i_29__0__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.142 r  top_handler/find_steps/r_i_13__0__0/O[1]
                         net (fo=3, routed)           0.967    18.109    top_handler/find_steps/r_i_13__0__0_n_6
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.306    18.415 r  top_handler/find_steps/r_i_101__0/O
                         net (fo=1, routed)           0.000    18.415    top_handler/find_steps/r_i_101__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.816 r  top_handler/find_steps/r_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    18.816    top_handler/find_steps/r_i_35__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.087 r  top_handler/find_steps/r_i_14__1/CO[0]
                         net (fo=39, routed)          1.256    20.343    top_handler/find_steps/r_i_14__1_n_3
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.401    20.744 r  top_handler/find_steps/r_i_471/O
                         net (fo=65, routed)          1.641    22.384    top_handler/find_steps/r_i_471_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.326    22.710 r  top_handler/find_steps/r_i_480__0/O
                         net (fo=2, routed)           1.113    23.823    top_handler/find_steps/r_i_480__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.208 r  top_handler/find_steps/r_i_726/CO[3]
                         net (fo=1, routed)           0.000    24.208    top_handler/find_steps/r_i_726_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.322 r  top_handler/find_steps/r_i_622__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    top_handler/find_steps/r_i_622__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.436 r  top_handler/find_steps/r_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_handler/find_steps/r_i_468_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.550 r  top_handler/find_steps/r_i_280__1/CO[3]
                         net (fo=1, routed)           0.000    24.550    top_handler/find_steps/r_i_280__1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.772 r  top_handler/find_steps/r_i_124__0/O[0]
                         net (fo=2, routed)           1.394    26.166    top_handler/find_steps/r_i_124__0_n_7
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.325    26.491 r  top_handler/find_steps/r_i_111/O
                         net (fo=2, routed)           0.820    27.311    top_handler/find_steps/r_i_111_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.326    27.637 r  top_handler/find_steps/r_i_115__1/O
                         net (fo=1, routed)           0.000    27.637    top_handler/find_steps/r_i_115__1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.013 r  top_handler/find_steps/r_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    28.013    top_handler/find_steps/r_i_42__0_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.130 r  top_handler/find_steps/r_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    28.130    top_handler/find_steps/r_i_17__0_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.453 r  top_handler/find_steps/r_i_39__1/O[1]
                         net (fo=2, routed)           1.030    29.484    top_handler/find_steps/r_i_39__1_n_6
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.306    29.790 r  top_handler/find_steps/r_i_41__1/O
                         net (fo=1, routed)           0.000    29.790    top_handler/find_steps/r_i_41__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    30.368 r  top_handler/find_steps/r_i_16__1/O[2]
                         net (fo=1, routed)           1.018    31.386    top_handler/find_steps/r_i_16__1_n_5
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.301    31.687 r  top_handler/find_steps/r_i_11__0/O
                         net (fo=1, routed)           0.000    31.687    top_handler/find_steps/r_i_11__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.934 r  top_handler/find_steps/r_i_2__1/O[0]
                         net (fo=4, routed)           1.255    33.189    top_handler/find_steps/steps_reg[31]_rep__0_8[0]
    SLICE_X50Y22         LUT5 (Prop_lut5_I1_O)        0.321    33.510 r  top_handler/find_steps/out2[6]_i_8/O
                         net (fo=6, routed)           1.662    35.173    top_handler/find_steps/D2_steps[2]
    SLICE_X30Y16         LUT6 (Prop_lut6_I3_O)        0.328    35.501 r  top_handler/find_steps/out2[3]_i_2/O
                         net (fo=1, routed)           0.795    36.296    top_handler/high_activity/out2_reg[3]
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124    36.420 r  top_handler/high_activity/out2[3]_i_1/O
                         net (fo=1, routed)           0.000    36.420    top_handler/high_activity_n_18
    SLICE_X30Y16         FDRE                                         r  top_handler/out2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.396ns  (logic 11.076ns (30.432%)  route 25.320ns (69.568%))
  Logic Levels:           40  (CARRY4=24 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[7]/C
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[7]/Q
                         net (fo=132, routed)         5.639     6.095    top_handler/find_steps/out[7]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.152     6.247 r  top_handler/find_steps/r_i_554/O
                         net (fo=1, routed)           0.710     6.957    top_handler/find_steps/r_i_554_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     7.685 r  top_handler/find_steps/r_i_390/CO[3]
                         net (fo=1, routed)           0.000     7.685    top_handler/find_steps/r_i_390_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  top_handler/find_steps/r_i_162__0/CO[3]
                         net (fo=1, routed)           0.000     7.799    top_handler/find_steps/r_i_162__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  top_handler/find_steps/r_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     7.913    top_handler/find_steps/r_i_76__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.135 r  top_handler/find_steps/r_i_70__0__0/O[0]
                         net (fo=4, routed)           1.345     9.480    top_handler/find_steps/r_i_70__0__0_n_7
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.299     9.779 r  top_handler/find_steps/r_i_78/O
                         net (fo=1, routed)           0.813    10.593    top_handler/find_steps/r_i_78_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.717 r  top_handler/find_steps/r_i_24__0/O
                         net (fo=2, routed)           0.993    11.709    top_handler/find_steps/r_i_24__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.833 r  top_handler/find_steps/r_i_28__0__0/O
                         net (fo=1, routed)           0.000    11.833    top_handler/find_steps/r_i_28__0__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.365 r  top_handler/find_steps/r_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    12.365    top_handler/find_steps/r_i_12__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  top_handler/find_steps/r_i_19__0__0/CO[3]
                         net (fo=1, routed)           0.000    12.479    top_handler/find_steps/r_i_19__0__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.718 r  top_handler/find_steps/r_i_496__0__0/O[2]
                         net (fo=16, routed)          2.083    14.802    top_handler/find_steps/r_i_496__0__0_n_5
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.331    15.133 r  top_handler/find_steps/r_i_571/O
                         net (fo=1, routed)           0.582    15.715    top_handler/find_steps/r_i_571_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    16.468 r  top_handler/find_steps/r_i_425__0/CO[3]
                         net (fo=1, routed)           0.000    16.468    top_handler/find_steps/r_i_425__0_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  top_handler/find_steps/r_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    16.585    top_handler/find_steps/r_i_233__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  top_handler/find_steps/r_i_85__0__0/CO[3]
                         net (fo=1, routed)           0.000    16.702    top_handler/find_steps/r_i_85__0__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  top_handler/find_steps/r_i_29__0__0/CO[3]
                         net (fo=1, routed)           0.000    16.819    top_handler/find_steps/r_i_29__0__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.142 r  top_handler/find_steps/r_i_13__0__0/O[1]
                         net (fo=3, routed)           0.967    18.109    top_handler/find_steps/r_i_13__0__0_n_6
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.306    18.415 r  top_handler/find_steps/r_i_101__0/O
                         net (fo=1, routed)           0.000    18.415    top_handler/find_steps/r_i_101__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.816 r  top_handler/find_steps/r_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    18.816    top_handler/find_steps/r_i_35__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.087 r  top_handler/find_steps/r_i_14__1/CO[0]
                         net (fo=39, routed)          1.256    20.343    top_handler/find_steps/r_i_14__1_n_3
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.401    20.744 r  top_handler/find_steps/r_i_471/O
                         net (fo=65, routed)          1.641    22.384    top_handler/find_steps/r_i_471_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.326    22.710 r  top_handler/find_steps/r_i_480__0/O
                         net (fo=2, routed)           1.113    23.823    top_handler/find_steps/r_i_480__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.208 r  top_handler/find_steps/r_i_726/CO[3]
                         net (fo=1, routed)           0.000    24.208    top_handler/find_steps/r_i_726_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.322 r  top_handler/find_steps/r_i_622__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    top_handler/find_steps/r_i_622__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.436 r  top_handler/find_steps/r_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_handler/find_steps/r_i_468_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.550 r  top_handler/find_steps/r_i_280__1/CO[3]
                         net (fo=1, routed)           0.000    24.550    top_handler/find_steps/r_i_280__1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.772 r  top_handler/find_steps/r_i_124__0/O[0]
                         net (fo=2, routed)           1.394    26.166    top_handler/find_steps/r_i_124__0_n_7
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.325    26.491 r  top_handler/find_steps/r_i_111/O
                         net (fo=2, routed)           0.820    27.311    top_handler/find_steps/r_i_111_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.326    27.637 r  top_handler/find_steps/r_i_115__1/O
                         net (fo=1, routed)           0.000    27.637    top_handler/find_steps/r_i_115__1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.013 r  top_handler/find_steps/r_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    28.013    top_handler/find_steps/r_i_42__0_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.130 r  top_handler/find_steps/r_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    28.130    top_handler/find_steps/r_i_17__0_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.453 r  top_handler/find_steps/r_i_39__1/O[1]
                         net (fo=2, routed)           1.030    29.484    top_handler/find_steps/r_i_39__1_n_6
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.306    29.790 r  top_handler/find_steps/r_i_41__1/O
                         net (fo=1, routed)           0.000    29.790    top_handler/find_steps/r_i_41__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    30.368 r  top_handler/find_steps/r_i_16__1/O[2]
                         net (fo=1, routed)           1.018    31.386    top_handler/find_steps/r_i_16__1_n_5
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.301    31.687 r  top_handler/find_steps/r_i_11__0/O
                         net (fo=1, routed)           0.000    31.687    top_handler/find_steps/r_i_11__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.934 r  top_handler/find_steps/r_i_2__1/O[0]
                         net (fo=4, routed)           1.255    33.189    top_handler/find_steps/steps_reg[31]_rep__0_8[0]
    SLICE_X50Y22         LUT5 (Prop_lut5_I1_O)        0.299    33.488 r  top_handler/find_steps/out2[6]_i_7/O
                         net (fo=6, routed)           1.684    35.172    top_handler/find_steps/D2_steps[3]
    SLICE_X32Y19         LUT6 (Prop_lut6_I1_O)        0.124    35.296 r  top_handler/find_steps/out2[6]_i_2/O
                         net (fo=1, routed)           0.976    36.272    top_handler/high_activity/out2_reg[6]
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124    36.396 r  top_handler/high_activity/out2[6]_i_1/O
                         net (fo=1, routed)           0.000    36.396    top_handler/high_activity_n_15
    SLICE_X31Y16         FDRE                                         r  top_handler/out2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.148ns  (logic 11.076ns (30.640%)  route 25.072ns (69.360%))
  Logic Levels:           40  (CARRY4=24 FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[7]/C
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[7]/Q
                         net (fo=132, routed)         5.639     6.095    top_handler/find_steps/out[7]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.152     6.247 r  top_handler/find_steps/r_i_554/O
                         net (fo=1, routed)           0.710     6.957    top_handler/find_steps/r_i_554_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     7.685 r  top_handler/find_steps/r_i_390/CO[3]
                         net (fo=1, routed)           0.000     7.685    top_handler/find_steps/r_i_390_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  top_handler/find_steps/r_i_162__0/CO[3]
                         net (fo=1, routed)           0.000     7.799    top_handler/find_steps/r_i_162__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  top_handler/find_steps/r_i_76__0/CO[3]
                         net (fo=1, routed)           0.000     7.913    top_handler/find_steps/r_i_76__0_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.135 r  top_handler/find_steps/r_i_70__0__0/O[0]
                         net (fo=4, routed)           1.345     9.480    top_handler/find_steps/r_i_70__0__0_n_7
    SLICE_X62Y21         LUT3 (Prop_lut3_I2_O)        0.299     9.779 r  top_handler/find_steps/r_i_78/O
                         net (fo=1, routed)           0.813    10.593    top_handler/find_steps/r_i_78_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.717 r  top_handler/find_steps/r_i_24__0/O
                         net (fo=2, routed)           0.993    11.709    top_handler/find_steps/r_i_24__0_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.833 r  top_handler/find_steps/r_i_28__0__0/O
                         net (fo=1, routed)           0.000    11.833    top_handler/find_steps/r_i_28__0__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.365 r  top_handler/find_steps/r_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    12.365    top_handler/find_steps/r_i_12__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.479 r  top_handler/find_steps/r_i_19__0__0/CO[3]
                         net (fo=1, routed)           0.000    12.479    top_handler/find_steps/r_i_19__0__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.718 r  top_handler/find_steps/r_i_496__0__0/O[2]
                         net (fo=16, routed)          2.083    14.802    top_handler/find_steps/r_i_496__0__0_n_5
    SLICE_X58Y27         LUT3 (Prop_lut3_I1_O)        0.331    15.133 r  top_handler/find_steps/r_i_571/O
                         net (fo=1, routed)           0.582    15.715    top_handler/find_steps/r_i_571_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.753    16.468 r  top_handler/find_steps/r_i_425__0/CO[3]
                         net (fo=1, routed)           0.000    16.468    top_handler/find_steps/r_i_425__0_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.585 r  top_handler/find_steps/r_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    16.585    top_handler/find_steps/r_i_233__0_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.702 r  top_handler/find_steps/r_i_85__0__0/CO[3]
                         net (fo=1, routed)           0.000    16.702    top_handler/find_steps/r_i_85__0__0_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.819 r  top_handler/find_steps/r_i_29__0__0/CO[3]
                         net (fo=1, routed)           0.000    16.819    top_handler/find_steps/r_i_29__0__0_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.142 r  top_handler/find_steps/r_i_13__0__0/O[1]
                         net (fo=3, routed)           0.967    18.109    top_handler/find_steps/r_i_13__0__0_n_6
    SLICE_X57Y30         LUT4 (Prop_lut4_I2_O)        0.306    18.415 r  top_handler/find_steps/r_i_101__0/O
                         net (fo=1, routed)           0.000    18.415    top_handler/find_steps/r_i_101__0_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.816 r  top_handler/find_steps/r_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    18.816    top_handler/find_steps/r_i_35__0_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.087 r  top_handler/find_steps/r_i_14__1/CO[0]
                         net (fo=39, routed)          1.256    20.343    top_handler/find_steps/r_i_14__1_n_3
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.401    20.744 r  top_handler/find_steps/r_i_471/O
                         net (fo=65, routed)          1.641    22.384    top_handler/find_steps/r_i_471_n_0
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.326    22.710 r  top_handler/find_steps/r_i_480__0/O
                         net (fo=2, routed)           1.113    23.823    top_handler/find_steps/r_i_480__0_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.208 r  top_handler/find_steps/r_i_726/CO[3]
                         net (fo=1, routed)           0.000    24.208    top_handler/find_steps/r_i_726_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.322 r  top_handler/find_steps/r_i_622__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    top_handler/find_steps/r_i_622__0_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.436 r  top_handler/find_steps/r_i_468/CO[3]
                         net (fo=1, routed)           0.000    24.436    top_handler/find_steps/r_i_468_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.550 r  top_handler/find_steps/r_i_280__1/CO[3]
                         net (fo=1, routed)           0.000    24.550    top_handler/find_steps/r_i_280__1_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.772 r  top_handler/find_steps/r_i_124__0/O[0]
                         net (fo=2, routed)           1.394    26.166    top_handler/find_steps/r_i_124__0_n_7
    SLICE_X65Y31         LUT5 (Prop_lut5_I1_O)        0.325    26.491 r  top_handler/find_steps/r_i_111/O
                         net (fo=2, routed)           0.820    27.311    top_handler/find_steps/r_i_111_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.326    27.637 r  top_handler/find_steps/r_i_115__1/O
                         net (fo=1, routed)           0.000    27.637    top_handler/find_steps/r_i_115__1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.013 r  top_handler/find_steps/r_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    28.013    top_handler/find_steps/r_i_42__0_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.130 r  top_handler/find_steps/r_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    28.130    top_handler/find_steps/r_i_17__0_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.453 r  top_handler/find_steps/r_i_39__1/O[1]
                         net (fo=2, routed)           1.030    29.484    top_handler/find_steps/r_i_39__1_n_6
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.306    29.790 r  top_handler/find_steps/r_i_41__1/O
                         net (fo=1, routed)           0.000    29.790    top_handler/find_steps/r_i_41__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    30.368 r  top_handler/find_steps/r_i_16__1/O[2]
                         net (fo=1, routed)           1.018    31.386    top_handler/find_steps/r_i_16__1_n_5
    SLICE_X55Y26         LUT6 (Prop_lut6_I5_O)        0.301    31.687 r  top_handler/find_steps/r_i_11__0/O
                         net (fo=1, routed)           0.000    31.687    top_handler/find_steps/r_i_11__0_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.934 r  top_handler/find_steps/r_i_2__1/O[0]
                         net (fo=4, routed)           1.255    33.189    top_handler/find_steps/steps_reg[31]_rep__0_8[0]
    SLICE_X50Y22         LUT5 (Prop_lut5_I1_O)        0.299    33.488 r  top_handler/find_steps/out2[6]_i_7/O
                         net (fo=6, routed)           1.632    35.120    top_handler/find_steps/D2_steps[3]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.124    35.244 r  top_handler/find_steps/out2[4]_i_2/O
                         net (fo=1, routed)           0.780    36.024    top_handler/high_activity/out2_reg[4]
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.124    36.148 r  top_handler/high_activity/out2[4]_i_1/O
                         net (fo=1, routed)           0.000    36.148    top_handler/high_activity_n_17
    SLICE_X31Y16         FDRE                                         r  top_handler/out2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/find_steps/steps_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_handler/out1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.120ns  (logic 12.589ns (34.853%)  route 23.531ns (65.147%))
  Logic Levels:           41  (CARRY4=23 FDCE=1 LUT2=2 LUT3=5 LUT4=4 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE                         0.000     0.000 r  top_handler/find_steps/steps_reg[27]/C
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  top_handler/find_steps/steps_reg[27]/Q
                         net (fo=113, routed)         4.425     4.881    top_handler/out_steps[27]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.150     5.031 r  top_handler/r_i_414/O
                         net (fo=3, routed)           0.589     5.620    top_handler/r_i_414_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752     6.372 r  top_handler/r_i_368/CO[3]
                         net (fo=1, routed)           0.000     6.372    top_handler/r_i_368_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.591 r  top_handler/r_i_371/O[0]
                         net (fo=2, routed)           0.781     7.372    top_handler/r_i_371_n_7
    SLICE_X44Y22         LUT3 (Prop_lut3_I2_O)        0.320     7.692 r  top_handler/r_i_312/O
                         net (fo=2, routed)           1.063     8.756    top_handler/r_i_312_n_0
    SLICE_X44Y23         LUT4 (Prop_lut4_I3_O)        0.332     9.088 r  top_handler/r_i_316/O
                         net (fo=1, routed)           0.000     9.088    top_handler/r_i_316_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.620 r  top_handler/r_i_127/CO[3]
                         net (fo=1, routed)           0.000     9.620    top_handler/r_i_127_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.734 r  top_handler/r_i_753__0/CO[3]
                         net (fo=1, routed)           0.009     9.743    top_handler/r_i_753__0_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.966 r  top_handler/r_i_616/O[0]
                         net (fo=2, routed)           0.891    10.857    top_handler/r_i_616_n_7
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.325    11.182 r  top_handler/r_i_609/O
                         net (fo=2, routed)           0.857    12.039    top_handler/r_i_609_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I3_O)        0.328    12.367 r  top_handler/r_i_613/O
                         net (fo=1, routed)           0.000    12.367    top_handler/r_i_613_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.900 r  top_handler/r_i_400/CO[3]
                         net (fo=1, routed)           0.009    12.909    top_handler/r_i_400_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  top_handler/r_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.026    top_handler/r_i_208_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.245 r  top_handler/r_i_88/O[0]
                         net (fo=7, routed)           1.265    14.510    top_handler/r_i_88_n_7
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.295    14.805 r  top_handler/r_i_202/O
                         net (fo=1, routed)           0.000    14.805    top_handler/r_i_202_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.355 r  top_handler/r_i_82/CO[3]
                         net (fo=1, routed)           0.000    15.355    top_handler/r_i_82_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.689 r  top_handler/r_i_34/O[1]
                         net (fo=3, routed)           0.991    16.679    top_handler/find_steps/r_i_13[1]
    SLICE_X39Y27         LUT4 (Prop_lut4_I1_O)        0.303    16.982 r  top_handler/find_steps/r_i_79__1/O
                         net (fo=1, routed)           0.000    16.982    top_handler/find_steps_n_118
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.380 r  top_handler/r_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.380    top_handler/r_i_29_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.537 r  top_handler/r_i_13/CO[1]
                         net (fo=45, routed)          2.161    19.698    top_handler/r_i_13_n_2
    SLICE_X43Y34         LUT3 (Prop_lut3_I0_O)        0.357    20.055 r  top_handler/r_i_472/O
                         net (fo=88, routed)          1.946    22.001    top_handler/find_steps/r_i_436__1_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.326    22.327 r  top_handler/find_steps/r_i_653/O
                         net (fo=2, routed)           0.712    23.039    top_handler/find_steps/r_i_653_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.546 r  top_handler/find_steps/r_i_863/CO[3]
                         net (fo=1, routed)           0.000    23.546    top_handler/find_steps/r_i_863_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.660 r  top_handler/find_steps/r_i_779/CO[3]
                         net (fo=1, routed)           0.000    23.660    top_handler/find_steps/r_i_779_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.774 r  top_handler/find_steps/r_i_642/CO[3]
                         net (fo=1, routed)           0.000    23.774    top_handler/find_steps/r_i_642_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.888 r  top_handler/find_steps/r_i_433/CO[3]
                         net (fo=1, routed)           0.000    23.888    top_handler/find_steps/r_i_433_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.002 r  top_handler/find_steps/r_i_235__1/CO[3]
                         net (fo=1, routed)           0.000    24.002    top_handler/find_steps/r_i_235__1_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.336 r  top_handler/find_steps/r_i_482__0/O[1]
                         net (fo=2, routed)           1.029    25.365    top_handler/find_steps/r_i_482__0_n_6
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.303    25.668 r  top_handler/find_steps/r_i_259__0/O
                         net (fo=1, routed)           0.000    25.668    top_handler/find_steps/r_i_259__0_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.246 r  top_handler/find_steps/r_i_112__1/O[2]
                         net (fo=4, routed)           0.916    27.162    top_handler/find_steps/r_i_112__1_n_5
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.301    27.463 r  top_handler/find_steps/r_i_118/O
                         net (fo=1, routed)           0.545    28.008    top_handler/find_steps/r_i_118_n_0
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.124    28.132 r  top_handler/find_steps/r_i_44/O
                         net (fo=2, routed)           1.486    29.618    top_handler/find_steps/r_i_44_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124    29.742 r  top_handler/find_steps/r_i_48__0/O
                         net (fo=1, routed)           0.000    29.742    top_handler/find_steps/r_i_48__0_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    30.382 r  top_handler/find_steps/r_i_17/O[3]
                         net (fo=2, routed)           0.985    31.368    top_handler/find_steps/r_i_17_n_4
    SLICE_X36Y37         LUT2 (Prop_lut2_I1_O)        0.306    31.674 r  top_handler/find_steps/r_i_40__0/O
                         net (fo=1, routed)           0.000    31.674    top_handler/find_steps/r_i_40__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.901 r  top_handler/find_steps/r_i_16__0/O[1]
                         net (fo=1, routed)           0.850    32.751    top_handler/find_steps/r_i_16__0_n_6
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.303    33.054 r  top_handler/find_steps/r_i_7__0/O
                         net (fo=1, routed)           0.000    33.054    top_handler/find_steps/r_i_7__0_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.455 r  top_handler/find_steps/r_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    33.455    top_handler/find_steps/r_i_1__1_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.677 r  top_handler/find_steps/r_i_2__0/O[0]
                         net (fo=4, routed)           1.198    34.875    top_handler/steps_d1_seg/out1_reg[0]_0[0]
    SLICE_X30Y29         LUT6 (Prop_lut6_I1_O)        0.299    35.174 r  top_handler/steps_d1_seg/r/O
                         net (fo=1, routed)           0.823    35.996    top_handler/find_steps/D1_steps_seg[0]
    SLICE_X31Y18         LUT4 (Prop_lut4_I2_O)        0.124    36.120 r  top_handler/find_steps/out1[0]_i_1/O
                         net (fo=1, routed)           0.000    36.120    top_handler/find_steps_n_299
    SLICE_X31Y18         FDRE                                         r  top_handler/out1_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_handler/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE                         0.000     0.000 r  top_handler/next_state_reg[1]/C
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  top_handler/next_state_reg[1]/Q
                         net (fo=2, routed)           0.119     0.267    top_handler/next_state[1]
    SLICE_X38Y14         FDRE                                         r  top_handler/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDRE                         0.000     0.000 r  top_handler/next_state_reg[0]/C
    SLICE_X38Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_handler/next_state_reg[0]/Q
                         net (fo=3, routed)           0.127     0.291    top_handler/next_state[0]
    SLICE_X38Y14         FDRE                                         r  top_handler/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_pulse/i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/set_speed_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE                         0.000     0.000 r  my_pulse/i_reg[2]/C
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_pulse/i_reg[2]/Q
                         net (fo=28, routed)          0.122     0.263    my_pulse/i_reg_n_0_[2]
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  my_pulse/set_speed[2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    my_pulse/set_speed[2]
    SLICE_X33Y4          FDRE                                         r  my_pulse/set_speed_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[0]/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/sec_cntr_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    top_handler/high_activity/sec_cntr_reg[0]
    SLICE_X38Y9          LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  top_handler/high_activity/sec_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    top_handler/high_activity/p_0_in[1]
    SLICE_X38Y9          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[0]/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/sec_cntr_reg[0]/Q
                         net (fo=8, routed)           0.136     0.277    top_handler/high_activity/sec_cntr_reg[0]
    SLICE_X38Y9          LUT4 (Prop_lut4_I1_O)        0.045     0.322 r  top_handler/high_activity/sec_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    top_handler/high_activity/p_0_in[3]
    SLICE_X38Y9          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[0]/C
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/sec_cntr_reg[0]/Q
                         net (fo=8, routed)           0.136     0.277    top_handler/high_activity/sec_cntr_reg[0]
    SLICE_X38Y9          LUT5 (Prop_lut5_I1_O)        0.048     0.325 r  top_handler/high_activity/sec_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.325    top_handler/high_activity/p_0_in[4]
    SLICE_X38Y9          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/sec_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/sec_cntr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE                         0.000     0.000 r  top_handler/high_activity/sec_cntr_reg[1]/C
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  top_handler/high_activity/sec_cntr_reg[1]/Q
                         net (fo=7, routed)           0.116     0.280    top_handler/high_activity/sec_cntr_reg[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.048     0.328 r  top_handler/high_activity/sec_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    top_handler/high_activity/p_0_in[2]
    SLICE_X39Y9          FDRE                                         r  top_handler/high_activity/sec_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/active_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/active_time_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.265ns (79.042%)  route 0.070ns (20.958%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE                         0.000     0.000 r  top_handler/high_activity/active_time_reg[0]/C
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/active_time_reg[0]/Q
                         net (fo=21, routed)          0.070     0.211    top_handler/high_activity/active_time[0]
    SLICE_X39Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.335 r  top_handler/high_activity/active_time_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.335    top_handler/high_activity/active_time_reg[0]_i_2_n_6
    SLICE_X39Y10         FDRE                                         r  top_handler/high_activity/active_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_pulse/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/set_speed_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE                         0.000     0.000 r  my_pulse/i_reg[1]/C
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/i_reg[1]/Q
                         net (fo=28, routed)          0.161     0.302    my_pulse/i_reg_n_0_[1]
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.347 r  my_pulse/set_speed[16]_i_1/O
                         net (fo=1, routed)           0.000     0.347    my_pulse/set_speed[16]_i_1_n_0
    SLICE_X33Y6          FDSE                                         r  my_pulse/set_speed_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_handler/high_activity/active_time_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_handler/high_activity/active_time_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.268ns (76.960%)  route 0.080ns (23.040%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE                         0.000     0.000 r  top_handler/high_activity/active_time_reg[2]/C
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_handler/high_activity/active_time_reg[2]/Q
                         net (fo=22, routed)          0.080     0.221    top_handler/high_activity/active_time[2]
    SLICE_X39Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.348 r  top_handler/high_activity/active_time_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.348    top_handler/high_activity/active_time_reg[0]_i_2_n_4
    SLICE_X39Y10         FDRE                                         r  top_handler/high_activity/active_time_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.719ns (35.213%)  route 3.163ns (64.787%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     4.882    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[10]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.719ns (35.213%)  route 3.163ns (64.787%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     4.882    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[11]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.719ns (35.213%)  route 3.163ns (64.787%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     4.882    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[8]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.882ns  (logic 1.719ns (35.213%)  route 3.163ns (64.787%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          1.011     4.882    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y4          FDRE                                         r  my_pulse/clk_gen/counter_reg[9]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.719ns (35.570%)  route 3.114ns (64.430%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     4.833    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[12]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.719ns (35.570%)  route 3.114ns (64.430%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     4.833    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[13]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.719ns (35.570%)  route 3.114ns (64.430%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     4.833    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[14]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.719ns (35.570%)  route 3.114ns (64.430%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.962     4.833    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  my_pulse/clk_gen/counter_reg[15]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.719ns (37.829%)  route 2.825ns (62.171%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.673     4.544    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[16]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.544ns  (logic 1.719ns (37.829%)  route 2.825ns (62.171%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[4]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_pulse/set_speed_reg[4]/Q
                         net (fo=3, routed)           1.566     2.022    my_pulse/clk_gen/Q[4]
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  my_pulse/clk_gen/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.146    my_pulse/clk_gen/counter1_carry_i_3_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.679 r  my_pulse/clk_gen/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.679    my_pulse/clk_gen/counter1_carry_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.796 r  my_pulse/clk_gen/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.796    my_pulse/clk_gen/counter1_carry__0_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.953 r  my_pulse/clk_gen/counter1_carry__1/CO[1]
                         net (fo=2, routed)           0.586     3.539    my_pulse/clk_gen/counter1_carry__1_n_2
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.332     3.871 r  my_pulse/clk_gen/counter[0]_i_1__1/O
                         net (fo=28, routed)          0.673     4.544    my_pulse/clk_gen/counter[0]_i_1__1_n_0
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.445     4.786    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X30Y6          FDRE                                         r  my_pulse/clk_gen/counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_pulse/set_speed_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/old_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.545%)  route 0.091ns (41.455%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[7]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_pulse/set_speed_reg[7]/Q
                         net (fo=3, routed)           0.091     0.219    my_pulse/clk_gen/Q[7]
    SLICE_X32Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[7]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/old_speed_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.098%)  route 0.130ns (47.902%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[10]/C
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[10]/Q
                         net (fo=3, routed)           0.130     0.271    my_pulse/clk_gen/Q[10]
    SLICE_X35Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[10]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[14]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_pulse/clk_gen/old_speed_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.689%)  route 0.132ns (48.311%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE                         0.000     0.000 r  my_pulse/set_speed_reg[14]/C
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[14]/Q
                         net (fo=3, routed)           0.132     0.273    my_pulse/clk_gen/Q[14]
    SLICE_X35Y6          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[14]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[16]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_pulse/clk_gen/old_speed_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.165%)  route 0.135ns (48.835%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE                         0.000     0.000 r  my_pulse/set_speed_reg[16]/C
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[16]/Q
                         net (fo=3, routed)           0.135     0.276    my_pulse/clk_gen/Q[16]
    SLICE_X35Y6          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[16]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/old_speed_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.868%)  route 0.136ns (49.132%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[27]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[27]/Q
                         net (fo=3, routed)           0.136     0.277    my_pulse/clk_gen/Q[25]
    SLICE_X35Y7          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.957    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[27]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_pulse/clk_gen/old_speed_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.855%)  route 0.136ns (49.145%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE                         0.000     0.000 r  my_pulse/set_speed_reg[8]/C
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[8]/Q
                         net (fo=3, routed)           0.136     0.277    my_pulse/clk_gen/Q[8]
    SLICE_X35Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[8]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[26]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_pulse/clk_gen/old_speed_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.799%)  route 0.137ns (49.201%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE                         0.000     0.000 r  my_pulse/set_speed_reg[26]/C
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[26]/Q
                         net (fo=3, routed)           0.137     0.278    my_pulse/clk_gen/Q[24]
    SLICE_X35Y7          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.957    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[26]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/old_speed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.619%)  route 0.138ns (49.381%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[3]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[3]/Q
                         net (fo=3, routed)           0.138     0.279    my_pulse/clk_gen/Q[3]
    SLICE_X35Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[3]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[23]/C
                            (rising edge-triggered cell FDSE)
  Destination:            my_pulse/clk_gen/old_speed_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE                         0.000     0.000 r  my_pulse/set_speed_reg[23]/C
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  my_pulse/set_speed_reg[23]/Q
                         net (fo=3, routed)           0.138     0.279    my_pulse/clk_gen/Q[23]
    SLICE_X35Y7          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.830     1.957    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[23]/C

Slack:                    inf
  Source:                 my_pulse/set_speed_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_pulse/clk_gen/old_speed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.297%)  route 0.190ns (59.703%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE                         0.000     0.000 r  my_pulse/set_speed_reg[9]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  my_pulse/set_speed_reg[9]/Q
                         net (fo=3, routed)           0.190     0.318    my_pulse/clk_gen/Q[9]
    SLICE_X32Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.959    my_pulse/clk_gen/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  my_pulse/clk_gen/old_speed_reg[9]/C





