library ieee ;
use ieee.std_logic_1164.all ;
entity regn is
port (R : IN std_logic_vector(N-1 DOWNTO 0) ;
Rin, Clock: IN std_logic;
Q : OUT std_logic_vector(N-1 DOWNTO 0) ) ;
END regn ;
ARCHITECTURE Behavior OF regn IS
BEGIN
PROCESS
BEGIN
WAIT UNTIL Clock'EVENT AND Clock = '1' ;
IF Rin = '1' THEN Q <= R ;
END IF ;
END PROCESS ;
END Behavior ;