{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575636895155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575636895156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone_cycy10_soc 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"wishbone_cycy10_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575636895692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575636895903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575636895903 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 7232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1575636896809 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 7232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575636896809 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 4 0 0 " "Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 7233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575636896809 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 7232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1575636896809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575636897686 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575636897794 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575636899056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575636899056 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575636899056 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575636899056 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 26077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575636899228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 26079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575636899228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 26081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575636899228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 26083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575636899228 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 26085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575636899228 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575636899228 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575636899318 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575636901458 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575636909470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/wishbone_cyc10/SDC1.sdc" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575636909563 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575636909579 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575636909579 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1575636909579 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575636910083 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575636910083 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1575636910083 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575636910083 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575636910083 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575636910083 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575636910083 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1575636910083 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575636910432 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575636910465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575636910465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.330          clk " "  83.330          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575636910465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.998 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.998 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575636910465 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  66.664 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  66.664 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575636910465 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575636910465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575636915109 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 7232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575636915109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575636915109 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 7232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575636915109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~0  " "Automatically promoted node openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|sdr_cke" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 162 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.011 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.011" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.001 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.001" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.101 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.101" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|xfr_st.11 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|xfr_st.11" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 189 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.000 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.000" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.111 " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|mgmt_st.111" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[0\] " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[0\]" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 303 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[1\] " "Destination node sdrc_top:sdrc_top0\|sdrc_core:u_sdrc_core\|sdrc_xfr_ctl:u_xfr_ctl\|l_len\[1\]" {  } { { "sdram_controller/sdrc_xfr_ctl.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/sdram_controller/sdrc_xfr_ctl.v" 303 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575636915109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1575636915109 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575636915109 ""}  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/cpu/ex_mem.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 0 { 0 ""} 0 10477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575636915109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575636920120 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575636920159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575636920172 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575636920266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575636920372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575636920450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575636922993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575636923037 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1575636923037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575636923037 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 clk\[0\] sdr_clk_o~output " "PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"sdr_clk_o~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/db/ip_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_pll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/ip_pll.v" 107 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/wishbone_soc.v" 86 0 0 } } { "wishbone_soc.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10/wishbone_soc.v" 51 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1575636923826 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575636925255 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575636925593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575636930961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575636955600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575636956030 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575637174526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:39 " "Fitter placement operations ending: elapsed time is 00:03:39" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575637174526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575637181178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X10_Y0 X20_Y9 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } { { "loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} { { 12 { 0 ""} 10 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575637219439 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575637219439 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "17 " "Failed to route the following 17 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|Add5~0 " "Signal \"sdrc_top:sdrc_top0\|wb2sdrc:u_wb2sdrc\|async_fifo:u_cmdfifo\|Add5~0\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbindex\[0\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbindex\[0\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbmask\[3\]\[26\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbmask\[3\]\[26\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv1\|hit_index_o\[2\]~12 " "Signal \"openriscv:openriscv0\|csr:csr0\|mmu_conv:mmu_conv1\|hit_index_o\[2\]~12\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data\[13\] " "Signal \"openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data\[13\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data\[15\] " "Signal \"openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data\[15\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbvpn\[5\]\[19\]~7 " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbvpn\[5\]\[19\]~7\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbvpn\[0\]\[1\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbvpn\[0\]\[1\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbmask\[0\]\[8\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbmask\[0\]\[8\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbvpn\[5\]\[30\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbvpn\[5\]\[30\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbmask\[11\]\[5\]~11 " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbmask\[11\]\[5\]~11\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|id_ex:id_ex0\|ex_csr_reg_data~184 " "Signal \"openriscv:openriscv0\|id_ex:id_ex0\|ex_csr_reg_data~184\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbpte\[9\]\[29\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbpte\[9\]\[29\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbvpn\[4\]\[19\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbvpn\[4\]\[19\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbvpn\[9\]\[28\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbvpn\[9\]\[28\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbpte\[10\]\[15\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbpte\[10\]\[15\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "openriscv:openriscv0\|csr:csr0\|mtlbpte\[10\]\[16\] " "Signal \"openriscv:openriscv0\|csr:csr0\|mtlbpte\[10\]\[16\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1575639032200 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "17 " "Cannot fit design in device -- following 17 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X15_Y2, I1) " "Routing resource R4 interconnect (X15_Y2, I1)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X17_Y3, I8) " "Routing resource R4 interconnect (X17_Y3, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X22_Y5, I8) " "Routing resource R4 interconnect (X22_Y5, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X22_Y6, I8) " "Routing resource C4 interconnect (X22_Y6, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X15_Y10, I10) " "Routing resource C4 interconnect (X15_Y10, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X16_Y6, I10) " "Routing resource C4 interconnect (X16_Y6, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X0_Y10, I12) " "Routing resource C4 interconnect (X0_Y10, I12)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X18_Y7, I13) " "Routing resource C4 interconnect (X18_Y7, I13)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X1_Y4, I21) " "Routing resource C4 interconnect (X1_Y4, I21)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X3_Y2, I22) " "Routing resource C4 interconnect (X3_Y2, I22)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X14_Y11, I22) " "Routing resource C4 interconnect (X14_Y11, I22)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X21_Y0, I22) " "Routing resource C4 interconnect (X21_Y0, I22)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X2_Y1, I54) " "Routing resource C4 interconnect (X2_Y1, I54)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C16 interconnect (X1_Y0, I7) " "Routing resource C16 interconnect (X1_Y0, I7)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X4_Y2, I51) " "Routing resource LAB Input (X4_Y2, I51)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X6_Y4, I25) " "Routing resource LAB Input (X6_Y4, I25)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X17_Y1, I63) " "Routing resource LAB Input (X17_Y1, I63)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1575639032200 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1575639032200 ""}  } { { "f:/intelfpga_lite/18.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "F:/undergraduate_thesis/wishbone_cyc10/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1575639032200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1575639032200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:30:48 " "Fitter routing operations ending: elapsed time is 00:30:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575639032210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575639032989 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575639034385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575639034385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575639037467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "42 " "Router estimated average interconnect usage is 42% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "66 X10_Y0 X20_Y9 " "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } { { "loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10/" { { 1 { 0 "Router estimated peak interconnect usage is 66% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} { { 12 { 0 ""} 10 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575639054128 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575639054128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1575640368021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:22:09 " "Fitter routing operations ending: elapsed time is 00:22:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575640368021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 54.59 " "Total time spent on timing analysis during the Fitter is 54.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575640368850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575640369010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575640372049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575640372059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575640377007 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575640381699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/undergraduate_thesis/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg " "Generated suppressed messages file F:/undergraduate_thesis/wishbone_cyc10/output_files/wishbone_cycy10_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575640385040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5419 " "Peak virtual memory: 5419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575640389025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 21:53:09 2019 " "Processing ended: Fri Dec 06 21:53:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575640389025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:58:19 " "Elapsed time: 00:58:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575640389025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:58:20 " "Total CPU time (on all processors): 00:58:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575640389025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575640389025 ""}
