%Warning-DECLFILENAME: a_interface.svh:5:11: Filename 'a_interface' does not match IFACE name: 'handshake_if'
    5 | interface handshake_if#(type T = logic[31:0]);
      |           ^~~~~~~~~~~~
                       a_structure.svh:762:22: ... note: In file included from a_structure.svh
                       a_mmu_defines.svh:38:18: ... note: In file included from a_mmu_defines.svh
                       a_csr.svh:91:14: ... note: In file included from a_csr.svh
                       a_defines.svh:11:1: ... note: In file included from a_defines.svh
                       b_bpu.sv:21:1: ... note: In file included from b_bpu.sv
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=4.224
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-DECLFILENAME: b_bpu.sv:49:8: Filename 'b_bpu' does not match MODULE name: 'bpu'
   49 | module bpu(
      |        ^~~
                       a_structure.svh:762:22: ... note: In file included from a_structure.svh
                       a_mmu_defines.svh:38:18: ... note: In file included from a_mmu_defines.svh
                       a_csr.svh:91:14: ... note: In file included from a_csr.svh
                       a_defines.svh:11:1: ... note: In file included from a_defines.svh
                       b_bpu.sv:21:1: ... note: In file included from b_bpu.sv
%Warning-DECLFILENAME: b_npc.sv:8:8: Filename 'b_npc' does not match MODULE name: 'f_npc'
    8 | module f_npc (
      |        ^~~~~
%Warning-DECLFILENAME: basic_dpsram.sv:3:8: Filename 'basic_dpsram' does not match MODULE name: 'dpsram'
    3 | module dpsram #(
      |        ^~~~~~
%Warning-DECLFILENAME: basic_fifo.sv:4:8: Filename 'basic_fifo' does not match MODULE name: 'fifo'
    4 | module fifo #(
      |        ^~~~
%Warning-DECLFILENAME: basic_mmu_beifen.sv:5:8: Filename 'basic_mmu_beifen' does not match MODULE name: 'mmu'
    5 | module mmu #(
      |        ^~~
%Warning-DECLFILENAME: basic_registers_file.sv:3:8: Filename 'basic_registers_file' does not match MODULE name: 'registers_file'
    3 | module registers_file #(
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: basic_registers_file_banked.sv:3:8: Filename 'basic_registers_file_banked' does not match MODULE name: 'registers_file_banked'
    3 | module registers_file_banked #(
      |        ^~~~~~~~~~~~~~~~~~~~~
%Warning-DECLFILENAME: basic_registers_file_ff.sv:3:8: Filename 'basic_registers_file_ff' does not match MODULE name: 'registers_file_ff'
    3 | module registers_file_ff #(
      |        ^~~~~~~~~~~~~~~~~
%Warning-DECLFILENAME: basic_registers_file_ff_tp.sv:3:8: Filename 'basic_registers_file_ff_tp' does not match MODULE name: 'registers_file_ff_tp'
    3 | module registers_file_ff_tp #(
      |        ^~~~~~~~~~~~~~~~~~~~
%Warning-DECLFILENAME: basic_registers_file_tp.sv:3:8: Filename 'basic_registers_file_tp' does not match MODULE name: 'registers_file_tp'
    3 | module registers_file_tp #(
      |        ^~~~~~~~~~~~~~~~~
%Warning-DECLFILENAME: c_commit.sv:38:8: Filename 'c_commit' does not match MODULE name: 'commit'
   38 | module commit #(
      |        ^~~~~~
%Warning-DECLFILENAME: cdb_cdb.sv:3:8: Filename 'cdb_cdb' does not match MODULE name: 'cdb'
    3 | module cdb #(
      |        ^~~
%Warning-DECLFILENAME: d_decoder.sv:31:8: Filename 'd_decoder' does not match MODULE name: 'decoder'
   31 | module decoder (
      |        ^~~~~~~
%Warning-DECLFILENAME: e_mdu.sv:3:8: Filename 'e_mdu' does not match MODULE name: 'mdu'
    3 | module mdu (
      |        ^~~
%Warning-DECLFILENAME: e_mdu_diver.sv:3:8: Filename 'e_mdu_diver' does not match MODULE name: 'mdu_diver'
    3 | module mdu_diver (
      |        ^~~~~~~~~
%Warning-DECLFILENAME: e_mdu_divide_pace.sv:4:8: Filename 'e_mdu_divide_pace' does not match MODULE name: 'divide_high_pace'
    4 | module divide_high_pace (
      |        ^~~~~~~~~~~~~~~~
%Warning-DECLFILENAME: e_mdu_muler.sv:3:8: Filename 'e_mdu_muler' does not match MODULE name: 'mdu_muler'
    3 | module mdu_muler (
      |        ^~~~~~~~~
%Warning-DECLFILENAME: f_icache.sv:3:8: Filename 'f_icache' does not match MODULE name: 'icache'
    3 | module icache #(
      |        ^~~~~~
%Warning-PINMISSING: f_icache.sv:80:3: Cell has missing pin: 'tlb_entry_o'
   80 | ) mmu_inst (
      |   ^~~~~~~~
%Warning-PINMISSING: f_icache.sv:97:3: Cell has missing pin: 'tlb_entry_o'
   97 | ) mmu_commit (
      |   ^~~~~~~~~~
%Warning-DECLFILENAME: i_alu_iq.sv:3:8: Filename 'i_alu_iq' does not match MODULE name: 'alu_iq'
    3 | module alu_iq # (
      |        ^~~~~~
%Warning-DECLFILENAME: i_data_wkup.sv:4:8: Filename 'i_data_wkup' does not match MODULE name: 'data_wkup'
    4 | module data_wkup #(
      |        ^~~~~~~~~
%Warning-DECLFILENAME: i_iq_entry.sv:7:8: Filename 'i_iq_entry' does not match MODULE name: 'iq_entry'
    7 | module iq_entry # (
      |        ^~~~~~~~
%Warning-DECLFILENAME: i_lsu_iq.sv:3:8: Filename 'i_lsu_iq' does not match MODULE name: 'lsu_iq'
    3 | module lsu_iq # (
      |        ^~~~~~
%Warning-DECLFILENAME: i_mdu_iq.sv:3:8: Filename 'i_mdu_iq' does not match MODULE name: 'mdu_iq'
    3 | module mdu_iq # (
      |        ^~~~~~
%Warning-DECLFILENAME: m_dcache.sv:3:8: Filename 'm_dcache' does not match MODULE name: 'dcache'
    3 | module dcache #(
      |        ^~~~~~
%Warning-PINMISSING: m_dcache.sv:64:3: Cell has missing pin: 'tlb_entry_o'
   64 | ) mmu_ins (
      |   ^~~~~~~
%Warning-DECLFILENAME: m_storebuf.sv:11:8: Filename 'm_storebuf' does not match MODULE name: 'storebuffer'
   11 | module storebuffer #(
      |        ^~~~~~~~~~~
%Warning-DECLFILENAME: mycpu_top.sv:4:8: Filename 'mycpu_top' does not match MODULE name: 'core_top'
    4 | module core_top (
      |        ^~~~~~~~
%Warning-PINMISSING: mycpu_top.sv:297:3: Cell has missing pin: 'di_o'
  297 | ) i_alu_iq_0 (
      |   ^~~~~~~~~~
%Warning-PINMISSING: mycpu_top.sv:341:3: Cell has missing pin: 'di_o'
  341 | ) i_alu_iq_1 (
      |   ^~~~~~~~~~
%Warning-PINMISSING: mycpu_top.sv:390:3: Cell has missing pin: 'di_o'
  390 | ) i_lsu_iq (
      |   ^~~~~~~~
%Warning-PINMISSING: mycpu_top.sv:440:3: Cell has missing pin: 'di_o'
  440 | ) i_mdu_iq (
      |   ^~~~~~~~
%Warning-PINMISSING: mycpu_top.sv:549:13: Cell has missing pin: 'retire_request_o'
  549 | commit # () commit(
      |             ^~~~~~
%Warning-PINMISSING: mycpu_top.sv:549:13: Cell has missing pin: 'redir_addr_o'
  549 | commit # () commit(
      |             ^~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:667:6: Cell pin connected by name with empty reference: 's_axi_rid'
  667 |     .s_axi_rid(),
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:669:6: Cell pin connected by name with empty reference: 's_axi_rresp'
  669 |     .s_axi_rresp(),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:670:6: Cell pin connected by name with empty reference: 's_axi_rlast'
  670 |     .s_axi_rlast(),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:671:6: Cell pin connected by name with empty reference: 's_axi_ruser'
  671 |     .s_axi_ruser(),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:686:6: Cell pin connected by name with empty reference: 'm_axi_awqos'
  686 |     .m_axi_awqos( ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:688:6: Cell pin connected by name with empty reference: 'm_axi_awuser'
  688 |     .m_axi_awuser( ),
      |      ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:699:6: Cell pin connected by name with empty reference: 'm_axi_buser'
  699 |     .m_axi_buser( ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:710:6: Cell pin connected by name with empty reference: 'm_axi_arqos'
  710 |     .m_axi_arqos( ),
      |      ^~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:712:6: Cell pin connected by name with empty reference: 'm_axi_aruser'
  712 |     .m_axi_aruser( ),
      |      ^~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: mycpu_top.sv:719:6: Cell pin connected by name with empty reference: 'm_axi_ruser'
  719 |     .m_axi_ruser( ),
      |      ^~~~~~~~~~~
%Warning-DECLFILENAME: p_rob.sv:3:8: Filename 'p_rob' does not match MODULE name: 'rob'
    3 | module rob # () (
      |        ^~~
%Warning-DECLFILENAME: r_arf.sv:3:8: Filename 'r_arf' does not match MODULE name: 'arf'
    3 | module arf #(
      |        ^~~
%Warning-DECLFILENAME: r_commit_rat.sv:3:8: Filename 'r_commit_rat' does not match MODULE name: 'commit_rat'
    3 | module commit_rat #(
      |        ^~~~~~~~~~
%Warning-DECLFILENAME: r_rename.sv:3:8: Filename 'r_rename' does not match MODULE name: 'rename'
    3 | module rename #(
      |        ^~~~~~
%Warning-DECLFILENAME: r_rename_rat.sv:3:8: Filename 'r_rename_rat' does not match MODULE name: 'rename_rat'
    3 | module rename_rat #(
      |        ^~~~~~~~~~
%Warning-MULTITOP: basic_registers_file_tp.sv:3:8: Multiple top level modules
                                                 : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                                                 : ... Top module 'f_npc'
    8 | module f_npc (
      |        ^~~~~
                                                 : ... Top module 'registers_file_tp'
    3 | module registers_file_tp #(
      |        ^~~~~~~~~~~~~~~~~
                                                 : ... Top module 'core_top'
    4 | module core_top (
      |        ^~~~~~~~
%Error-UNSUPPORTED: b_npc.sv:14:33: Unsupported: Interfaced port on top level module
   14 |     handshake_if.sender         sender  
      |                                 ^~~~~~
%Warning-VARHIDDEN: basic_mmu_beifen.sv:49:50: Declaration of signal hides declaration in upper scope: 'va'
   49 | function automatic logic vppn_match(logic [31:0] va, 
      |                                                  ^~
                    basic_mmu_beifen.sv:13:35: ... Location of original declaration
   13 |     input  logic [31:0]           va,
      |                                   ^~
%Warning-VARHIDDEN: c_commit.sv:854:54: Declaration of signal hides declaration in upper scope: 'csr_num'
  854 | task write_csr(input [31:0] write_data, input [13:0] csr_num);
      |                                                      ^~~~~~~
                    c_commit.sv:767:13: ... Location of original declaration
  767 | wire [13:0] csr_num  = rob_commit_i[0].csr_num;
      |             ^~~~~~~
%Warning-IMPLICIT: i_alu_iq.sv:145:16: Signal definition not found, creating implicitly: 'i'
  145 |     entry_init[i] = '0;
      |                ^
%Warning-IMPLICIT: f_icache.sv:154:8: Signal definition not found, creating implicitly: 'read_we'
                                    : ... Suggested alternative: 'real_we'
  154 | assign read_we   = stall ? refill_tag_we  : (commit_cache_req.way_choose & {2{commit_cache_req.tag_we}});
      |        ^~~~~~~
%Error: c_commit.sv:19:5: Can't find definition of variable: 'sign'
                        : ... Suggested alternative: 'msigned'
   19 |     sign    = '0;
      |     ^~~~
%Warning-IMPLICIT: mycpu_top.sv:106:19: Signal definition not found, creating implicitly: 'redir_addr'
  106 |     .redir_addr_i(redir_addr),
      |                   ^~~~~~~~~~
%Warning-IMPLICIT: mycpu_top.sv:208:8: Signal definition not found, creating implicitly: 'd_r_pkd_t'
  208 |     .T(d_r_pkd_t)
      |        ^~~~~~~~~
%Error: b_npc.sv:29:14: Can't find definition of variable: 'ready_i'
   29 |     else if (ready_i) begin
      |              ^~~~~~~
%Error: Exiting due to 3 error(s), 58 warning(s)
