17:45:50 **** Incremental Build of configuration Debug for project UART_project_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60041 C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/UART_design_wrapper.xpfm standalone_ps7_cortexa9_0 C:/ECE520/Project/UART/UART_project_system/Debug/system.bif
sdcard_gen --xpfm C:/ECE520/Project/UART/UART_design_wrapper/export/UART_design_wrapper/UART_design_wrapper.xpfm --sys_config UART_design_wrapper --bif C:/ECE520/Project/UART/UART_project_system/Debug/system.bif --bitstream C:/ECE520/Project/UART/UART_project/_ide/bitstream/UART_design_wrapper.bit --elf C:/ECE520/Project/UART/UART_project/Debug/UART_project.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/ECE520/Project/UART/UART_project/_ide/bitstream/UART_design_wrapper.bit
Running C:/Xilinx/Vitis/2021.2/bin/bootgen  -image C:/ECE520/Project/UART/UART_project_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

17:46:00 Build Finished (took 10s.94ms)

