#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jan 17 18:07:06 2018
# Process ID: 13193
# Current directory: /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.runs/synth_1
# Command line: vivado -log leon3mp.vds -mode batch -messageDb vivado.pb -notrace -source leon3mp.tcl
# Log file: /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.runs/synth_1/leon3mp.vds
# Journal file: /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
Command: synth_design -top leon3mp -part xc7a100tcsg324-1 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.215 ; gain = 164.137 ; free physical = 7830 ; free virtual = 30884
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:142]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter padtech bound to: 50 - type: integer 
	Parameter clktech bound to: 50 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter dbguart bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst0' of component 'rstgen' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:315]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:50]
	Parameter acthigh bound to: 1 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (1#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/rstgen.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter clk_mul bound to: 10 - type: integer 
	Parameter clk_div bound to: 20 - type: integer 
	Parameter sdramen bound to: 0 - type: integer 
	Parameter noclkfb bound to: 0 - type: integer 
	Parameter pcien bound to: 0 - type: integer 
	Parameter pcidll bound to: 0 - type: integer 
	Parameter pcisysclk bound to: 0 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
	Parameter clk2xen bound to: 0 - type: integer 
	Parameter clksel bound to: 0 - type: integer 
	Parameter clk_odiv bound to: 1 - type: integer 
	Parameter clkb_odiv bound to: 0 - type: integer 
	Parameter clkc_odiv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'clkgen' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:33' bound to instance 'clkgen0' of component 'clkgen' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:320]
INFO: [Synth 8-638] synthesizing module 'clkgen' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:67]
	Parameter tech bound to: 50 - type: integer 
	Parameter clk_mul bound to: 10 - type: integer 
	Parameter clk_div bound to: 20 - type: integer 
	Parameter sdramen bound to: 0 - type: integer 
	Parameter noclkfb bound to: 0 - type: integer 
	Parameter pcien bound to: 0 - type: integer 
	Parameter pcidll bound to: 0 - type: integer 
	Parameter pcisysclk bound to: 0 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
	Parameter clk2xen bound to: 0 - type: integer 
	Parameter clksel bound to: 0 - type: integer 
	Parameter clk_odiv bound to: 1 - type: integer 
	Parameter clkb_odiv bound to: 0 - type: integer 
	Parameter clkc_odiv bound to: 0 - type: integer 
	Parameter clk_mul bound to: 10 - type: integer 
	Parameter clk_div bound to: 20 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'clkgen_virtex7' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:296' bound to instance 'v' of component 'clkgen_virtex7' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:93]
INFO: [Synth 8-638] synthesizing module 'clkgen_virtex7' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:312]
	Parameter clk_mul bound to: 10 - type: integer 
	Parameter clk_div bound to: 20 - type: integer 
	Parameter freq bound to: 100000 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'PLLE2_ADV' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656' bound to instance 'PLLE2_ADV_inst' of component 'PLLE2_ADV' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:388]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (2#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufgclk0' of component 'BUFG' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:458]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufgclk90' of component 'BUFG' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:459]
INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'bufgclkio' of component 'BUFG' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'clkgen_virtex7' (4#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/clkgen_unisim.vhd:312]
WARNING: [Synth 8-3848] Net sdclk in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:55]
WARNING: [Synth 8-3848] Net pciclk in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:56]
WARNING: [Synth 8-3848] Net clk4x in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:59]
WARNING: [Synth 8-3848] Net clk1xu in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:60]
WARNING: [Synth 8-3848] Net clk2xu in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:61]
WARNING: [Synth 8-3848] Net clkb in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:62]
WARNING: [Synth 8-3848] Net clkc in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:63]
WARNING: [Synth 8-3848] Net clk8x in module/entity clkgen does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'clkgen' (5#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/clkgen.vhd:67]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 7 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahbctrl_0' of component 'ahbctrl' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:328]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 7 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (6#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'leon3s_0' of component 'leon3s' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:345]
INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4062]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3' (7#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd:60]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd:36' bound to instance 'm3232' of component 'techmult' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd:413]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd:53]
	Parameter tech bound to: 50 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/mul_inferred.vhd:91]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (8#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/mul_inferred.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'techmult' (9#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/techmult.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mul32' (10#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd:60]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/div32.vhd:56]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (11#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/div32.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:435]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:300]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (12#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (13#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (14#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'ctlb0' of component 'mmutlb' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd:640]
INFO: [Synth 8-638] synthesizing module 'mmutlb' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 50 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam' (15#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:699]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd:32' bound to instance 'r0' of component 'generic_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:179]
INFO: [Synth 8-638] synthesizing module 'generic_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram' (16#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (17#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram' (18#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'mmutlb' (19#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutw' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutw.vhd:39' bound to instance 'tw0' of component 'mmutw' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd:662]
INFO: [Synth 8-638] synthesizing module 'mmutw' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutw.vhd:54]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutw.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'mmutw' (20#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmutw.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mmu' (21#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (22#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3' (23#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:187]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:55]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:82]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:111]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (24#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:178]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:669]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (25#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (26#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (27#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (28#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:85]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (29#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/regfile_3p.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (30#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:330]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164' bound to instance 'r' of component 'RAMB16_S36' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:201]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164]
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36' (31#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized1' (31#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized1' (31#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:333]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891]
	Parameter INIT bound to: 9'b000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 9'b000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S9' (32#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized3' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized3' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:330]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164' bound to instance 'r' of component 'RAMB16_S36' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized5' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized5' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:333]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized7' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized7' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized7' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized7' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:358]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized9' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized9' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized9' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:358]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized11' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized11' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized11' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized11' (32#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:458]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized13' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized13' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S18' (33#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized13' (33#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized13' (33#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:458]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized15' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized15' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized15' (33#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized15' (33#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'cachemem' (34#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:53]
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:684' bound to instance 'x0' of component 'unisim_syncram64' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd:117]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:696]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (35#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:696]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (36#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'tbufmem' (37#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'leon3x' (38#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s' (39#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 4 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dsu3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu3_0' of component 'dsu3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:355]
INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 4 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 2 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 4 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:73]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 4 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 2 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1148]
INFO: [Synth 8-256] done synthesizing module 'dsu3x' (40#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dsu3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:365]
INFO: [Synth 8-638] synthesizing module 'leon3s__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4062]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3__parameterized1' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:164]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:166]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 1 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:131]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:137]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_acache__parameterized1' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache__parameterized1' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3__parameterized1' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:187]
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:196]
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'leon3x__parameterized1' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s__parameterized1' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:365]
INFO: [Synth 8-638] synthesizing module 'leon3s__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'proc3__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 2 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iu3__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 2 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4062]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3__parameterized3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmu_cache__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 2 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmu_acache__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_acache__parameterized3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmu_cache__parameterized3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3__parameterized3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'leon3x__parameterized3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s__parameterized3' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'leon3s__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'leon3x__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc3__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 3 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iu3__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 3 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4062]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3__parameterized5' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmu_cache__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mmu_acache__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 3 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_acache__parameterized5' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmu_cache__parameterized5' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3__parameterized5' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'leon3x__parameterized5' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s__parameterized5' (41#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 4 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd:56]
	Parameter hindex bound to: 4 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 4 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 4 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (42#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd:55]
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd:60]
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 7 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (43#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd:60]
INFO: [Synth 8-638] synthesizing module 'dcom' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'dcom' (44#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ahbuart' (45#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/ahbuart.vhd:56]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd:40]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd:40]
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (46#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (47#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'inpad' (48#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd:40]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:40]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd:208]
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (49#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (50#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'outpad' (51#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:40]
	Parameter tech bound to: 50 - type: integer 
	Parameter hindex bound to: 5 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 50 - type: integer 
	Parameter hindex bound to: 5 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 5 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 5 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (51#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbmst.vhd:55]
	Parameter tech bound to: 50 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd:78]
	Parameter tech bound to: 50 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'artix7_tap' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/tap_unisim.vhd:758]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (52#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BSCANE2__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2__parameterized1' (52#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-256] done synthesizing module 'artix7_tap' (53#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/tap_unisim.vhd:758]
INFO: [Synth 8-256] done synthesizing module 'tap' (54#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/tap.vhd:78]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd:43]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (55#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/buffer_unisim.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'techbuf' (56#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/techbuf.vhd:39]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (57#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd:117]
	Parameter gatetech bound to: 50 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd:62]
	Parameter gatetech bound to: 50 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2' (58#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (59#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/jtagcom2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (60#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/jtag/ahbjtag.vhd:80]
INFO: [Synth 8-638] synthesizing module 'mctrl' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/ooc_mctrl/ooc_mctrl_impl.v:26]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4827]
INFO: [Synth 8-256] done synthesizing module 'GND' (61#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4827]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44675]
INFO: [Synth 8-256] done synthesizing module 'VCC' (62#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44675]
INFO: [Synth 8-638] synthesizing module 'LUT4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1011101010001010 
INFO: [Synth 8-256] done synthesizing module 'LUT4' (63#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111010101110101011101010101010100010101000101010001010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (64#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1011111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (64#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (64#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b01000000 
INFO: [Synth 8-256] done synthesizing module 'LUT3' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized8' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized9' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized10' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1000100010001000110011001100110010001000100010001100100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (65#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111110111111101010 
INFO: [Synth 8-256] done synthesizing module 'LUT5' (66#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1110 
INFO: [Synth 8-256] done synthesizing module 'LUT2' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010111010101111111111111111111111111110101000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0001000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111101010111000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000111111111111111111111111111111111111111111111110111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111100010000000100000001000000010000000100000001000000010000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111000000000000000000000001000100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1010101111111011 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized11' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized12' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1110101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized12' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000001100000010000000100000001011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b01111111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized11' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized13' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized13' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized12' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized12' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111110001111100011111000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111110001111100011111000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000001000101010101111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111110111111111111110011111111111111101111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111110111111111111110011111111111111101111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000100000001000111111110000100011111111000010001111111100001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01010001000100010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000110111011101111100000000000000001100110011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized14' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111011111111 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized14' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized13' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized13' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101010101010101010101010101010101010101010101000110011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0101010101010101010101010101010101010101010101010111010111110101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized14' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11110111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized14' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011100010001000100010001000100010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111001111110010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized15' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111101 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized15' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized16' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011111111111111111010111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized17' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10000000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized17' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized15' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111101000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized15' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011111111111100000000000001110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110101010111111111111111110101111101010101110111111101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000001000000010000000100000000000000010000000100000001000000010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01110101010101011111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111110111111111111111010101011111111111111111111111110101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000100000000000000010000000000000001000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10101010101010101100111111000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10111000101110111011100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111110111010111111111011101010111010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111100000001111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00101111000000001111111100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1011101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized16' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111110101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00001110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized18' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011101110111011101110111011111110111011101110111011101110110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized28' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000001010100000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized28' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized29' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111011111111111111101111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized29' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized30' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000010000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized30' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized31' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000100000001000100010000000100010001000000010001 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized31' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized32' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized32' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized33' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110111011111110111011101111111011111111111111111110111011111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized33' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized8' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized34' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000010000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized34' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized19' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized19' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized35' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111011111111111101000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized35' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized36' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized37' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111101110111011101110111011111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized37' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized38' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111101000101010101010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized38' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized39' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized39' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized40' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1000100010001000101110001000100010111011101110111011101110111011 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized40' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized41' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0100000001000000010000000100000000000000010000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized41' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized4' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized5' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized6' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized20' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized20' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized42' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized42' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized43' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111011111111111101000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized43' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized44' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111101111111111111110111111111111111111111111111111101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized44' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00101010001010100000000000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized9' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized45' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111100010000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized45' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized46' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1100111111000000110011111100111110001010100000001000101010001010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized46' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized47' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111110101010101010100010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized47' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized48' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000111111111111111100000000000000000010000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized48' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized49' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111101001111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized49' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized50' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000111000000000000011111111111111111110000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized50' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized7' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized21' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized21' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized22' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized22' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized51' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0001000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized51' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized8' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10101111110011001010000011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized10' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10101111110011001010000011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized11' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized52' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0001000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized52' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized9' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized53' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111110111111111111111111111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized53' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized54' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111110000110100001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized54' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized12' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000001010101011101010 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized12' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized55' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1000101010001010100010101000101010001010100010101000101000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized55' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized17' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0100111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized17' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized56' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000100010001000000010000000100000001000000010000000100000001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized56' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized13' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11011101110111011111110111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized13' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized57' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1100100001000000110010001100100000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized57' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized14' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111110111111111111111000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized14' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111100010000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized18' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized15' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01010101010101110000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized15' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized10' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized58' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000111110000000000011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized58' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized59' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111000111110000111100011111000000110001111100000001000100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized59' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized60' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111101010101010101011111111101010001010100010101000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized60' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized11' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized61' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111101010001111111111111111100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized61' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized62' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111110101110111111111010111011111111000011100000111000001110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized62' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized63' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111010110001000111111111000100000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized63' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized12' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized12' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized64' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111011000111111111111111111111111110110000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized64' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized65' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010000000101010101010101011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized65' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized19' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000111000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized19' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized23' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized23' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized13' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized13' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized66' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111011101110111011101111111111111110111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized66' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized67' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111110000000011101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized67' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized24' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized24' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000100000001111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized16' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized68' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized68' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized69' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010000000000000001111111100000000100000000000000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized69' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized70' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011101010101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized70' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized71' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111101110111011101111111111111110101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized71' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized25' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10001111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized25' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized17' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000111011111110111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized17' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized20' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized20' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized72' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111110101110101011101010111010101110101011101010111010101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized72' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized26' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00101111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized26' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized18' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized14' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized14' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized15' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1011 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized15' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized21' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0111010100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized21' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized19' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111110101110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized19' (67#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20116]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'LUT1' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20116]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized73' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100100000001000100000000010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized73' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized74' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000001100000010000000000000000000000000000000100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized74' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized75' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0111111101111111011111110111111101111111011111110111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized75' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized27' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000010 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized27' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized76' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000111111111000000011111111111111111111111110000000111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized76' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized77' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000001010101011111110000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized77' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized28' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized28' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized29' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized29' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized78' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111011111110111011101111111011101110111011101110111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized78' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized79' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000001011 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized79' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized80' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0010000011111111001000000010000000000000000000000010000000100000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized80' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized81' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0001010100010001010101010101010100000000000000001111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized81' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized82' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111011111111101010101111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized82' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized22' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0100110011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized22' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized83' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111110101010111111111111111111111111111111101111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized83' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized84' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111011111111111111101111111011111110111111101111111011111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized84' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized85' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1000000010000000100000001000000010000000100000001111000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized85' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized86' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1000000010001000000000001000100000000000000010000000000000001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized86' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized87' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101010101010101010101010101010101110101011101010101010101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized87' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized16' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized88' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000010110000000011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized88' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized17' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0111 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized17' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized20' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized20' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized30' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized30' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized89' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized89' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized90' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized90' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized91' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized91' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized92' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized92' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized93' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized93' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized23' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized23' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized94' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized94' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized31' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized31' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized95' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized95' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized32' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized32' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized96' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized96' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized33' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized33' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized97' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized97' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized34' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized34' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized98' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized98' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized35' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized35' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized36' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized99' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized99' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized37' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized37' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized100' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized100' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized38' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized38' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized101' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized101' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized102' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111000000000000000000000000000000000000000010000000000000001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized102' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized18' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized19' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized19' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized39' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized39' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized40' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11101111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized40' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized103' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized103' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized104' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0100010001010100010001001111111101000100010101000100010001010101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized104' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized105' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111000000000000000000000001010000110000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized105' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized106' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000001000100010001000000010001000100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized106' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized21' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000001101110111010001 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized21' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized107' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized107' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized108' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized108' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized109' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized109' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized110' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized110' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized111' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized111' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized112' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized112' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized113' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized113' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized114' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized114' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized115' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized115' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized116' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized116' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized117' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized117' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized118' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized118' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized119' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized119' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized120' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized120' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized121' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized121' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized122' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized122' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized123' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized123' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized124' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized124' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized41' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized41' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized125' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized125' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized126' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized126' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized127' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized127' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized22' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000000000000000000000001100 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized22' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized128' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized128' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized23' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000001000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized23' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized129' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000001000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized129' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized130' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized130' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized131' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000010001000000000011000100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized131' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized132' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011111000000000001100100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized132' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized133' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000010001000000001111111100000000000100010000000001010001 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized133' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized42' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized42' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized43' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized43' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized44' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized44' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized45' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized45' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized46' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized46' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized134' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111011111110111111101111111011111110111111101111111011101110111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized134' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized135' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized135' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized136' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110101011101010101010101110101000101010001010101010101000101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized136' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized137' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011101110111011111110111011101111111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized137' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized138' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111001100001011101000110000000000000011000010111010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized138' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized24' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01111111111111110111111101111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized24' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized139' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized139' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized24' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000011100010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized24' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized140' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0101000001010000010001001111111101010000010100000100010000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized140' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized25' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized25' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized26' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000100000001000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized26' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized27' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01010101010101000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized27' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized141' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000001000000010000000100000000000000010000000000000001000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized141' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized142' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111011101110111111101110111011111110111111101111111011101110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized142' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized47' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10110000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized47' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized143' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000100000001000000010000000100010001000000010000000100000001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized143' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized144' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized144' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized25' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized25' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized28' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111100100001001000010010000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized28' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized145' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000011101010000000001111000000000000111010100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized145' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized26' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized26' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized27' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111101010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized27' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized146' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000001111001000000000000000000000000000100010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized146' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized28' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1000100010000010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized28' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized147' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1110111011101110111011101110111011101110111011101110111011101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized147' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized48' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00101111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized48' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized148' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111000000000000111100001111000010101010001000101010101000100010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized148' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized29' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111101010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized29' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized149' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1011000000110011101000000011001110110000000000111010000000000011 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized149' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized150' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000001111001000000000000000000000000000100010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized150' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized151' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000110000000000110011001100110010001000100010001000100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized151' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized29' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10001000100010001000100010000010 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized29' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized49' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b01111111 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized49' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized50' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized50' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized152' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized152' (68#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (69#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDPE' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3905]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDPE' (70#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3905]
INFO: [Synth 8-638] synthesizing module 'FDSE' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4101]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDSE' (71#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4101]
WARNING: [Synth 8-3848] Net memo[svbdrive] in module/entity mctrl does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/ooc_mctrl/ooc_mctrl_impl.v:146]
INFO: [Synth 8-256] done synthesizing module 'mctrl' (72#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/ooc_mctrl/ooc_mctrl_impl.v:26]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:143]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 23 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outpadv' (73#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:143]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopadv' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:176]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd:100]
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (74#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (75#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/pads_unisim.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'iopad' (76#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'iopadv' (77#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:176]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 8 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter hindex bound to: 7 - type: integer 
	Parameter hirq bound to: 7 - type: integer 
	Parameter faddr bound to: 2816 - type: integer 
	Parameter fmask bound to: 4080 - type: integer 
	Parameter ioaddr bound to: 1792 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter spliten bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter sdcard bound to: 0 - type: integer 
	Parameter readcmd bound to: 11 - type: integer 
	Parameter dummybyte bound to: 1 - type: integer 
	Parameter dualoutput bound to: 0 - type: integer 
	Parameter scaler bound to: 1 - type: integer 
	Parameter altscaler bound to: 2 - type: integer 
	Parameter pwrupcnt bound to: 0 - type: integer 
	Parameter maxahbaccsz bound to: 32 - type: integer 
	Parameter offset bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spimctrl' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spimctrl.vhd:78]
	Parameter hindex bound to: 7 - type: integer 
	Parameter hirq bound to: 7 - type: integer 
	Parameter faddr bound to: 2816 - type: integer 
	Parameter fmask bound to: 4080 - type: integer 
	Parameter ioaddr bound to: 1792 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter spliten bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter sdcard bound to: 0 - type: integer 
	Parameter readcmd bound to: 11 - type: integer 
	Parameter dummybyte bound to: 1 - type: integer 
	Parameter dualoutput bound to: 0 - type: integer 
	Parameter scaler bound to: 1 - type: integer 
	Parameter altscaler bound to: 2 - type: integer 
	Parameter pwrupcnt bound to: 0 - type: integer 
	Parameter maxahbaccsz bound to: 32 - type: integer 
	Parameter offset bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'spimctrl' (78#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spimctrl.vhd:78]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43480]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (79#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43480]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (80#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (81#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 4 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/irqmp/irqmp.vhd:60]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 4 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/irqmp/irqmp.vhd:172]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/irqmp/irqmp.vhd:202]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'irqmp' (82#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/irqmp/irqmp.vhd:60]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'gptimer' (83#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (84#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/apbuart.vhd:64]
	Parameter hindex bound to: 6 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 12 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 50 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 4 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethm' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm.vhd:87]
	Parameter hindex bound to: 6 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 12 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 50 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 4 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter hindex bound to: 6 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 12 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 50 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 4 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd:89]
	Parameter hindex bound to: 6 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 12 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 50 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 4 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 50 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 4 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 0 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethc' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:163]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 50 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 4 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 7 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 0 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:1055]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd:51]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd:41]
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'eth_rstgen' (85#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_rstgen.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'greth_tx' (86#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd:51]
	Parameter nsync bound to: 1 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd:51]
	Parameter nsync bound to: 1 - type: integer 
	Parameter rmii bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'gmiimode0.r_reg[rxd]' and it is trimmed from '4' to '2' bits. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd:360]
WARNING: [Synth 8-3936] Found unconnected internal register 'rin_reg[rxd]' and it is trimmed from '4' to '2' bits. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'greth_rx' (87#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_rx.vhd:51]
INFO: [Synth 8-638] synthesizing module 'eth_ahb_mst' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd:123]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'eth_ahb_mst' (88#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/eth_ahb_mst.vhd:47]
WARNING: [Synth 8-3848] Net ahbmo2[hbusreq] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[hlock] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[htrans] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[haddr] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[hwrite] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[hsize] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[hburst] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[hprot] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net ahbmo2[hwdata] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:470]
WARNING: [Synth 8-3848] Net tmsti2[ready] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:461]
WARNING: [Synth 8-3848] Net tmsti2[error] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:461]
WARNING: [Synth 8-3848] Net tmsti2[retry] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:461]
WARNING: [Synth 8-3848] Net tmsti2[grant] in module/entity grethc does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'grethc' (89#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:163]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (89#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized1' (89#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized1' (89#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (89#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (89#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd:131]
	Parameter abits bound to: 2 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/memory_inferred.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized3' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized4' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized5' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized8' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized7' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized5' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized5' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized7' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized8' (90#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncram_2p.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'greth' (91#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/greth/greth.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'grethm' (92#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/greth/grethm.vhd:87]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd:133]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inpadv' (93#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/inpad.vhd:133]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpadv__parameterized1' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:143]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 2 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outpadv__parameterized1' (93#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:143]
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbrom' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/ahbrom.vhd:34]
	Parameter hindex bound to: 6 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbrom' (94#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/ahbrom.vhd:34]
	Parameter hindex bound to: 3 - type: integer 
	Parameter haddr bound to: 2560 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter kbytes bound to: 4 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter maccsz bound to: 32 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbram' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd:57]
	Parameter hindex bound to: 3 - type: integer 
	Parameter haddr bound to: 2560 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter kbytes bound to: 4 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter maccsz bound to: 32 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncrambw' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd:52]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter tech bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_be' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:904]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:41332]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB18' (95#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:41332]
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_be' (96#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/unisim/memory_unisim.vhd:904]
INFO: [Synth 8-256] done synthesizing module 'syncrambw' (97#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/syncrambw.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ahbram' (98#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/misc/ahbram.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized1' (98#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
WARNING: [Synth 8-3848] Net dui[ctsn] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:251]
WARNING: [Synth 8-3848] Net dui[extclk] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:251]
WARNING: [Synth 8-3848] Net dsui[break] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:260]
WARNING: [Synth 8-3848] Net memi[sd] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:234]
WARNING: [Synth 8-3848] Net memi[cb] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:234]
WARNING: [Synth 8-3848] Net memi[scb] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:234]
WARNING: [Synth 8-3848] Net memi[edac] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:234]
WARNING: [Synth 8-3848] Net wpo[wprothit] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:236]
WARNING: [Synth 8-3848] Net spmi[mosi] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:273]
WARNING: [Synth 8-3848] Net spmi[cd] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:273]
WARNING: [Synth 8-3848] Net cgi[pllref] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:248]
WARNING: [Synth 8-3848] Net cgi[clksel] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:248]
WARNING: [Synth 8-3848] Net ethi[gtx_clk] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[tx_clk] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[tx_clk_90] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[tx_dv] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[rx_clk] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[rx_dv] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[rx_col] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[rx_en] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[mdint] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[phyrstaddr] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[edcladdr] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[edclsepahb] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net ethi[edcldisable] in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:264]
WARNING: [Synth 8-3848] Net rxd1 in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:283]
WARNING: [Synth 8-3848] Net tck in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:277]
WARNING: [Synth 8-3848] Net tms in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:277]
WARNING: [Synth 8-3848] Net tdi in module/entity leon3mp does not have driver. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'leon3mp' (99#1) [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:142]
WARNING: [Synth 8-3917] design leon3mp has port RamAdv driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port RamClk driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port RamCRE driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[15] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[14] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[13] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[12] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[11] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[10] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[9] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[8] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[7] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[6] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[5] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[4] driven by constant 0
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[3]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[2]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[1]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[0]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][11]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][10]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][9]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][8]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][7]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][255]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][254]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][253]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][252]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][251]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][250]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][249]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][248]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][247]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][246]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][245]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][244]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][243]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][242]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][241]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][240]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][239]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][238]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][237]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][236]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][235]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][234]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][233]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][232]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][231]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][230]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][229]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][228]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][227]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][226]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][225]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][224]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][223]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][222]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][221]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][220]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][219]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][218]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][217]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][216]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][215]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][214]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][213]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][212]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][211]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][210]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][209]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][208]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][207]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][206]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][205]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][204]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][203]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][202]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][201]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][200]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][199]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][198]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][197]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][196]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][195]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][194]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][193]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][192]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][191]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][190]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][189]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][188]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][187]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][186]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][185]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][184]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][183]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][182]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][181]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][180]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][179]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][178]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][177]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][176]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][175]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][174]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][173]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][172]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][171]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][170]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][169]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][168]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][167]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][166]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][165]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1485.074 ; gain = 599.996 ; free physical = 7376 ; free virtual = 30441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clkgen0:cgi[pllref] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:320]
WARNING: [Synth 8-3295] tying undriven pin clkgen0:cgi[clksel][1] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:320]
WARNING: [Synth 8-3295] tying undriven pin clkgen0:cgi[clksel][0] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:320]
WARNING: [Synth 8-3295] tying undriven pin dsu3_0:dsui[break] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:355]
WARNING: [Synth 8-3295] tying undriven pin ahbuart_0:uarti[ctsn] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:395]
WARNING: [Synth 8-3295] tying undriven pin ahbuart_0:uarti[extclk] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:395]
WARNING: [Synth 8-3295] tying undriven pin ahbjtag_0:tck to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:410]
WARNING: [Synth 8-3295] tying undriven pin ahbjtag_0:tms to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:410]
WARNING: [Synth 8-3295] tying undriven pin ahbjtag_0:tdi to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:410]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[gtx_clk] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[tx_clk] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[tx_clk_90] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[tx_dv] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rx_clk] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rxd][7] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rxd][6] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rxd][5] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rxd][4] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rxd][3] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rxd][2] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rx_dv] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rx_col] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[rx_en] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[mdint] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[phyrstaddr][4] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[phyrstaddr][3] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[phyrstaddr][2] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[phyrstaddr][1] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[phyrstaddr][0] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[edcladdr][3] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[edcladdr][2] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[edcladdr][1] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[edcladdr][0] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[edclsepahb] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin grethm_0:ethi[edcldisable] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:666]
WARNING: [Synth 8-3295] tying undriven pin ua1.uart1:uarti[rxd] to constant 0 [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:643]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1485.074 ; gain = 599.996 ; free physical = 7375 ; free virtual = 30440
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:555]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:558]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:179]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:403]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:707]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:694]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:703]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:705]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:691]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:541]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:146]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:545]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:547]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/outpad.vhd:52]
INFO: [Common 17-14] Message 'Constraints 18-548' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc:25]
Finished Parsing XDC File [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAMB16_S18 => RAMB18E1: 16 instances
  RAMB16_S36 => RAMB36E1: 8 instances
  RAMB16_S36_S36 => RAMB36E1: 29 instances
  RAMB16_S9 => RAMB18E1: 32 instances
  RAMB18 => RAMB18E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1945.832 ; gain = 0.000 ; free physical = 7055 ; free virtual = 30119
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 7052 ; free virtual = 30117
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 7052 ; free virtual = 30116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mctrl_0/GND. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/VCC. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][0]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][10]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][11]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][12]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][13]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][14]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][15]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][16]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][17]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][18]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][19]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][1]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][20]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][21]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][22]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][23]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][24]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][25]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][26]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][27]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][28]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][29]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][2]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][30]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][31]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][3]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][4]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][5]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][6]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][7]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][8]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata][9]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hready]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][0]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][10]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][11]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][12]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][19]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][1]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][20]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][21]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][22]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][23]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][25]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][26]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][27]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][28]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][2]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][3]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][4]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][5]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][6]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][7]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][8]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata][9]_INST_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][0]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[area][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][2]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[brmw]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[brmw]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][0]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[busw][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[busw][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[hburst][2]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[hresp][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][0]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][2]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][2]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_12 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_13 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_14 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_15 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_16 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_17 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_18 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_19 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_20 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_21 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][iowidth][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][iowidth][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romrws][3]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romrws][3]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romwidth][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romwidth][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg2][ramrws][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg2][ramrws][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_12 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_12 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_13 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_12 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_13 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_14 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[readdata][15]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready8]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[romsn][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[romsn][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[romsn][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata8][15]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][10]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][11]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][12]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][13]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][14]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][15]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][15]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][16]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][16]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][17]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][17]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][18]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][18]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][19]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][19]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][20]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][20]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][21]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][21]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][22]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][22]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][24]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][24]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][24]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][25]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][25]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][25]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][26]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][26]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][26]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][27]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][27]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][27]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][28]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][28]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][28]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][29]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][29]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][29]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][2]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][30]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][30]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][30]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][3]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][4]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][5]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][6]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][7]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][7]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][8]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][9]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writen]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writen]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writen]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][2]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][2]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][2]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_1 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_10 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_11 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_2 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_3 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_4 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_5 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_6 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_7 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_8 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_9 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][10] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][11] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][12] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][13] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][14] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][15] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][16] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][17] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][18] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][19] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][20] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][21] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][22] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][23] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][24] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][25] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][26] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][27] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][28] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][29] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][30] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][31] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][5] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][6] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][7] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[address][9] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[area][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[area][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[area][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bdrive][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bdrive][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bdrive][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bdrive][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bexcn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[brdyn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[brmw] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bstate][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bstate][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bstate][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[busw][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[busw][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][10] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][11] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][12] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][13] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][14] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][15] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][16] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][17] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][18] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][19] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][20] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][21] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][22] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][23] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][24] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][25] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][26] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][27] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][28] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][29] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][30] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][31] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][5] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][6] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][7] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data][9] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[echeck] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hburst][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hburst][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hburst][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hresp][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hwrite] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[iosn][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[iosn][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mben][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mben][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mben][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mben][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][bexcen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][brdyen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][ioen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][iowidth][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][iowidth][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][iows][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][iows][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][iows][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][iows][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romrws][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romrws][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romrws][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romrws][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwidth][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwidth][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwrite] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwws][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwws][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwws][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg1][romwws][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramrws][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramrws][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwidth][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwidth][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwws][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwws][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rmw] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[oen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ramoen][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ramoen][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ramsn][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ramsn][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[read] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][10] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][11] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][12] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][13] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][14] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][15] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][5] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][6] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][7] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata][9] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ready8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ready] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[romsn][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[romsn][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[size][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[size][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[srhsel] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][10] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][11] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][12] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][13] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][14] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][15] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][5] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][6] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][7] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8][9] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][10] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][11] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][12] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][13] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][14] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][15] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][16] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][17] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][18] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][19] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][20] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][21] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][22] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][23] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][24] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][25] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][26] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][27] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][28] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][29] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][30] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][31] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][4] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][5] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][6] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][7] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata][9] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[wrn][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[wrn][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[wrn][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[wrn][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 1).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [30]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [29]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [24]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [18]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [17]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [16]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [14]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [13]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[address] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [30]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [29]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [24]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [18]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [17]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [16]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [14]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [13]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[data] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\sdo[sdcke] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\sdo[dqm] [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[ramsn] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[ramn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[ramoen] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[ramoen] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[romsn] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[mben] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[mben] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[mben] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[mben] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[iosn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[romsn] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[oen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[writen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[wrn] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[wrn] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[wrn] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[wrn] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[vbdrive] [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[vbdrive] [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[vbdrive] [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[vbdrive] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memo[read] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hready] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hresp] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [30]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [29]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [24]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [18]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [17]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [16]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [14]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [13]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbso[hrdata] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbo[prdata] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/rst. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/clk. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memi[data] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memi[brdyn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memi[bexcn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\memi[bwidth] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hsel] [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[haddr] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hwrite] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[htrans] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hsize] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hburst] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hwdata] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hready] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ahbsi[hmbsel] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbi[psel] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbi[penable] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbi[paddr] [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbi[pwrite] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\apbi[pwdata] [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/brmw. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_0_in. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_0_in30_in. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_0_in7_in. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_1_in. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_2_in[0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/p_34_in. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][0]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][1]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[address][31]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][1]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bdrive][3]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[brmw]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][0]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][1]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[bstate][2]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[busw][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[busw][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[echeck]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[hresp][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[iosn][1]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][0]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][1]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][2]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][2]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_12_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_13_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_14_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_15_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_16_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_17_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_18_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_19_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_20_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_21_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mben][3]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][iowidth][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][iowidth][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romrws][3]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romwidth][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg1][romwidth][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[mcfg2][ramrws][1]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[oen]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_12_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][0]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_12_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_13_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramoen][4]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][0]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_12_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_13_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_14_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ramsn][4]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ready]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[romsn][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[srhsel]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata8][15]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][10]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][11]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][12]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][13]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][14]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][15]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][15]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][16]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][17]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][18]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][19]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][20]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][21]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][22]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][23]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][24]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][24]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][25]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][25]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][26]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][26]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][27]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][27]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][28]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][28]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][29]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][29]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][2]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][30]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][30]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][31]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][3]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][4]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][5]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][6]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][7]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][7]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][8]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writedata][9]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writen]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writen]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[writen]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][0]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][1]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][2]_i_1_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][2]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][2]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_10_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_11_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_2_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_3_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_4_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_5_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_6_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_7_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_8_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r[ws][3]_i_9_n_0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[area_n_0_][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bexcn_n_0_] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[brdyn]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[brmw]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bstate_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bstate_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[bstate_n_0_][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[busw_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [30]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [29]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [24]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [18]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [17]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [16]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [14]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [13]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[data]__0 [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[echeck]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hburst_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hburst_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hburst_n_0_][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[hwrite]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz]__0 [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz]__0 [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz]__0 [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rambanksz]__0 [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramrws_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramrws_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwidth_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwidth_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwws_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][ramwws_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[mcfg2][rmw]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [14]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [13]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[readdata]__0 [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ready8]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ready]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[size_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[size_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[srhsel]__0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [15]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [14]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [13]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [12]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [11]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [10]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [9]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [8]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [7]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [6]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [5]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[writedata8]__0 [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws_n_0_][0] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws_n_0_][1] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws_n_0_][2] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\r_reg[ws_n_0_][3] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[bdrive] [3]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[bdrive] [2]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[bdrive] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[bdrive] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[iosn] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[ramsn] [4]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[ramsn] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[ready8] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[romsn] [1]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[romsn] [0]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [31]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [30]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [29]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [28]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [27]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [26]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [25]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [24]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [23]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [22]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [21]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [20]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [19]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [18]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [17]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writedata] [16]. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\ri[writen] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[address] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[address]0 . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[bstate] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[echeck] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[mcfg1][romwrite] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[mcfg2][ramrws] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0/\v[ws] . (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 2).
Applied set_property DONT_TOUCH = true for mctrl_0. (constraint file  /home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/constrs_1/imports/leon3-digilent-nexys4/leon3mp.xdc, line 3).
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 6937 ; free virtual = 30002
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/ahbctrl.vhd:718]
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wovf_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[m][ctrl][ld]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[signed]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s[icc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[tba]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[y]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dci[write]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcasa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "illegal_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ldcheck2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "de_jmpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rett_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wovf_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[m][ctrl][ld]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[signed]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s[icc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[tba]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[y]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dci[write]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcasa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "illegal_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ldcheck2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "de_jmpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rett_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r[a][ctrl][tt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crdy" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "npc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[icc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[tt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[y]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[svt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[ducnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldchkex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldchkra" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ico[idle]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vl_reg[lru][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][51]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "lastline" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'r_reg[cctrl][dsnoop]' into 'r_reg[reqst]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[lock]' into 'r_reg[lrr]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[dadj][1:0]' into 'r_reg[tadj][1:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[sadj][1:0]' into 'r_reg[tadj][1:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][bar][1:0]' into 'r_reg[tadj][1:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[dstate]' in module 'mmu_dcache'
INFO: [Synth 8-5587] ROM size for "rdatasel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mmudci_fsread" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mhold" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[nomds]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmretry" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmmexc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmretry" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmmexc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbo" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "htrans" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "htrans" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'mmutw'
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[s2_tlbstate]' in module 'mmutlb'
INFO: [Synth 8-5544] ROM "tlbcam_tagwrite[SU]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_flush]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlbcam_tagwrite[SU]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_flush]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/inferred/mul_inferred.vhd:105]
INFO: [Synth 8-5545] ROM "mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'div32'
INFO: [Synth 8-5544] ROM "v[neg]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[qmsb]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[zcorr]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[qcorr]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iuacc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pv[stat][retry]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pv[stat][split]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hrdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pv[stat][ws]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iuacc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/uart/dcom_uart.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'dcom'
INFO: [Synth 8-4471] merging register 'r_reg[spio][cdcsnoen]' into 'r_reg[spio][mosioen]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/spi/spimctrl.vhd:1045]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[spimstate]' in module 'spimctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[spi][state]' in module 'spimctrl'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/greth_tx.vhd:270]
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[def_state]' in module 'greth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[main_state]' in module 'greth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'gmiimode0.r_reg[rx_state]' in module 'greth_rx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/eth/core/grethc.vhd:1544]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxdstate]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[mdio_state]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[regaddr]' in module 'grethc'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[edclrstate]' in module 'grethc'
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[bcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[bcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclbcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writem]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "veri[writel]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "setmz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "swap" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[bcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[bcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclrstate]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[nak]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntm]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[rcntl]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[ipcrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[udpsrc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[edclbcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               asi_idtag |                             0001 |                             0110
                  wflush |                             0010 |                             0101
                  rtrans |                             0011 |                             0010
                   wread |                             0100 |                             0001
                dblwrite |                             0101 |                             0111
                  wtrans |                             0110 |                             0100
                loadpend |                             0111 |                             1000
                  wwrite |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[dstate]' using encoding 'sequential' in module 'mmu_dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     lv1 |                              001 |                              011
                     lv2 |                              010 |                              100
                     lv3 |                              011 |                              101
                     lv4 |                              100 |                              110
                   waitm |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'sequential' in module 'mmutw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                    walk |                               01 |                              010
                    sync |                               10 |                              101
                    pack |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[s2_tlbstate]' using encoding 'sequential' in module 'mmutlb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'one-hot' in module 'div32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   addr1 |                              001 |                              001
                  write1 |                              010 |                              100
                  write2 |                              011 |                              101
                   read1 |                              100 |                              010
                   read2 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'dcom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                spi_read |                              001 |                              010
                spi_addr |                              010 |                              011
                spi_data |                              011 |                              100
               spi_ready |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[spi][state]' using encoding 'sequential' in module 'spimctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
             ahb_respond |                               01 |                               01
                user_spi |                               10 |                               10
                    busy |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[spimstate]' using encoding 'sequential' in module 'spimctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 monitor |                              000 |                              000
                  def_on |                              001 |                              001
                    ifg1 |                              010 |                              010
                    ifg2 |                              011 |                              011
         frame_waitingst |                              100 |                              100
                  iSTATE |                              101 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[def_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                     sfd |                             0010 |                             0010
                   data1 |                             0011 |                             0011
                    pad1 |                             0100 |                             0101
                    pad2 |                             0101 |                             0110
                     fcs |                             0110 |                             0111
                    fcs2 |                             0111 |                             1000
                   data2 |                             1000 |                             0100
                send_jam |                             1001 |                             1100
               send_jam2 |                             1010 |                             1101
          check_attempts |                             1011 |                             1110
            calc_backoff |                             1100 |                             1010
            wait_backoff |                             1101 |                             1011
                  finish |                             1110 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[main_state]' using encoding 'sequential' in module 'greth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   data1 |                             0001 |                             0010
                 errorst |                             0010 |                             0100
                   data2 |                             0011 |                             0011
               check_crc |                             0100 |                             0111
           report_status |                             0101 |                             0101
             wait_report |                             0110 |                             0110
          discard_packet |                             0111 |                             1000
                  iSTATE |                             1000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gmiimode0.r_reg[rx_state]' using encoding 'sequential' in module 'greth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                            00000
                 iSTATE0 |                              001 |                            00001
                 iSTATE3 |                              010 |                            01001
                 iSTATE1 |                              011 |                            00100
                 iSTATE2 |                              100 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[regaddr]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                preamble |                             0001 |                             0001
                 startst |                             0010 |                             0010
                      op |                             0011 |                             0011
                     op2 |                             0100 |                             0100
                  phyadr |                             0101 |                             0101
                  regadr |                             0110 |                             0110
                      ta |                             0111 |                             0111
                     ta2 |                             1000 |                             1000
                     ta3 |                             1001 |                             1001
                    data |                             1010 |                             1010
                 dataend |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[mdio_state]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    wrda |                             0001 |                             0001
                   wrdsa |                             0010 |                             0010
                    wrsa |                             0011 |                             0011
                  wrtype |                             0100 |                             0100
                      ip |                             0101 |                             0101
                  ipdata |                             0110 |                             0110
                   ipcrc |                             0111 |                             1010
                     udp |                             1000 |                             1100
                iplength |                             1001 |                             1001
                oplength |                             1010 |                             0111
                     arp |                             1011 |                             1000
                   arpop |                             1100 |                             1011
                   spill |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[edclrstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               read_desc |                              001 |                              001
              check_desc |                              010 |                              010
                read_req |                              011 |                              011
            write_status |                              100 |                              110
           write_status2 |                              101 |                              111
               read_fifo |                              110 |                              100
                 discard |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxdstate]' using encoding 'sequential' in module 'grethc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 5511 ; free virtual = 28577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |mmu_dcache                     |           4|     15742|
|2     |mmu_cache__GC0                 |           1|     16663|
|3     |proc3__GC0                     |           1|     19807|
|4     |leon3x__GC0                    |           1|       613|
|5     |mmu_cache__parameterized1__GC0 |           1|     16663|
|6     |proc3__parameterized1__GC0     |           1|     19810|
|7     |leon3x__parameterized1__GC0    |           1|       613|
|8     |mmu_cache__parameterized3__GC0 |           1|     16663|
|9     |proc3__parameterized3__GC0     |           1|     19810|
|10    |leon3x__parameterized3__GC0    |           1|       613|
|11    |mmu_cache__parameterized5__GC0 |           1|     16663|
|12    |proc3__parameterized5__GC0     |           1|     19813|
|13    |leon3x__parameterized5__GC0    |           1|       613|
|14    |leon3mp__GCB0                  |           1|     24022|
|15    |leon3mp__GCB1                  |           1|     20829|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 13    
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 27    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 52    
	   2 Input      2 Bit       Adders := 25    
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
	   2 Input     30 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 193   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 4     
	               48 Bit    Registers := 2     
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 165   
	               30 Bit    Registers := 51    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 33    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 9     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 11    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 162   
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 84    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 65    
	                3 Bit    Registers := 106   
	                2 Bit    Registers := 193   
	                1 Bit    Registers := 4436  
+---Multipliers : 
	                34x34  Multipliers := 4     
+---RAMs : 
	              240 Bit         RAMs := 4     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 12    
	   2 Input     65 Bit        Muxes := 16    
	   6 Input     65 Bit        Muxes := 8     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 4     
	  14 Input     48 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 12    
	   2 Input     33 Bit        Muxes := 12    
	   6 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 523   
	   3 Input     32 Bit        Muxes := 14    
	   9 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 79    
	  10 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 5     
	  19 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 5     
	 142 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 150   
	   4 Input     30 Bit        Muxes := 40    
	   6 Input     30 Bit        Muxes := 4     
	  10 Input     30 Bit        Muxes := 4     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   6 Input     26 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 41    
	   9 Input     20 Bit        Muxes := 8     
	   4 Input     20 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 14    
	   4 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 28    
	   6 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 14    
	   2 Input     15 Bit        Muxes := 13    
	   4 Input     15 Bit        Muxes := 7     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 13    
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	  15 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 12    
	   9 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 56    
	   9 Input     10 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 10    
	  15 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 165   
	   4 Input      8 Bit        Muxes := 23    
	   8 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 39    
	   6 Input      7 Bit        Muxes := 4     
	  15 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 69    
	  11 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 8     
	   5 Input      6 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 125   
	   4 Input      5 Bit        Muxes := 12    
	  19 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 6     
	  15 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 3     
	  12 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 242   
	   9 Input      4 Bit        Muxes := 14    
	  34 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 25    
	   3 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 7     
	  17 Input      4 Bit        Muxes := 4     
	  29 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 153   
	   7 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 5     
	  22 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 16    
	  16 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 299   
	  14 Input      2 Bit        Muxes := 16    
	   9 Input      2 Bit        Muxes := 12    
	   7 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 39    
	   3 Input      2 Bit        Muxes := 19    
	   6 Input      2 Bit        Muxes := 16    
	   8 Input      2 Bit        Muxes := 38    
	  13 Input      2 Bit        Muxes := 8     
	  10 Input      2 Bit        Muxes := 6     
	  17 Input      2 Bit        Muxes := 4     
	  19 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 10    
	  22 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7284  
	  14 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 167   
	   3 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 714   
	   9 Input      1 Bit        Muxes := 256   
	  10 Input      1 Bit        Muxes := 95    
	   7 Input      1 Bit        Muxes := 56    
	   5 Input      1 Bit        Muxes := 76    
	   8 Input      1 Bit        Muxes := 94    
	  22 Input      1 Bit        Muxes := 24    
	  11 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 8     
	  16 Input      1 Bit        Muxes := 16    
	  15 Input      1 Bit        Muxes := 42    
	  19 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 32    
	  33 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmu_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 298   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 9     
	   9 Input     20 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 3     
	  34 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	  14 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 580   
	  14 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 58    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module mmu_icache__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 535   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 13    
	   4 Input     30 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 542   
Module mmu_acache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 138   
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module mmutw__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
Module generic_syncram__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 22    
Module mmu__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module iu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 110   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 22    
	   4 Input     30 Bit        Muxes := 5     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 29    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 28    
	   4 Input      5 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 213   
	   4 Input      1 Bit        Muxes := 87    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
Module gen_mult_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module div32__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 11    
Module memrwcol__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module cachemem__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module leon3x 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mmu_icache__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 535   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 13    
	   4 Input     30 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 542   
Module mmu_acache__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 138   
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module mmutw__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
Module generic_syncram__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__16 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlb__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 22    
Module mmu__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module iu3__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 110   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 22    
	   4 Input     30 Bit        Muxes := 5     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 29    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 28    
	   4 Input      5 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 213   
	   4 Input      1 Bit        Muxes := 87    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
Module gen_mult_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module div32__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 11    
Module memrwcol__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module cachemem__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module leon3x__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mmu_icache__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 535   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 13    
	   4 Input     30 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 542   
Module mmu_acache__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 138   
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module mmutw__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
Module generic_syncram__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__17 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__18 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__19 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__20 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__21 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__22 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__23 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__24 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlb__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 22    
Module mmu__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module iu3__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 110   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 22    
	   4 Input     30 Bit        Muxes := 5     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 29    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 28    
	   4 Input      5 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 213   
	   4 Input      1 Bit        Muxes := 87    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
Module gen_mult_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module div32__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 11    
Module memrwcol__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module cachemem__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module leon3x__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mmu_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 535   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 13    
	   4 Input     30 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 542   
Module mmu_acache__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 138   
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module mmutw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
Module generic_syncram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__25 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__26 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__27 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__28 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__29 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__30 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__31 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 22    
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module iu3__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 110   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 22    
	   4 Input     30 Bit        Muxes := 5     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 29    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 28    
	   4 Input      5 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 213   
	   4 Input      1 Bit        Muxes := 87    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
Module gen_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module div32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 11    
Module memrwcol__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module cachemem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module leon3x__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 20    
	   2 Input      3 Bit        Muxes := 27    
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 263   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module dsu3x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      7 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 26    
	  13 Input      1 Bit        Muxes := 18    
	  33 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ahbmst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module dcom_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 12    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 22    
Module dcom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module ahbmst__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module artix7_tap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module grdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module jtagcom2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
Module apbctrlx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module irqmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 11    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 13    
	   4 Input     15 Bit        Muxes := 7     
	   7 Input     15 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 119   
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module apbuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 72    
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 21    
Module ahbram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ahbrom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 142 Input     32 Bit        Muxes := 1     
Module gptimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 56    
Module eth_ahb_mst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module eth_rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	  15 Input     11 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  15 Input      7 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	  29 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	  15 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
	   6 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 22    
Module eth_rstgen__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module greth_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   9 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 16    
Module grethc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 18    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               30 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 75    
+---Muxes : 
	  14 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	  10 Input     18 Bit        Muxes := 2     
	  14 Input     18 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 19    
	   5 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 14    
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   5 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 3     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 13    
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 2     
	  12 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  36 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 8     
	  14 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 190   
	   6 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 46    
	  14 Input      1 Bit        Muxes := 19    
	   7 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 1     
Module memrwcol__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module memrwcol__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module memrwcol__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module spimctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 80    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 5510 ; free virtual = 28576
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/techmap/maps/memrwcol.vhd:164]
WARNING: [Synth 8-3917] design leon3mp has port RamAdv driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port RamClk driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port RamCRE driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[15] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[14] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[13] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[12] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[11] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[10] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[9] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[8] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[7] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[6] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[5] driven by constant 0
WARNING: [Synth 8-3917] design leon3mp has port Led[4] driven by constant 0
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design mmu_dcache has port dco[set][1] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dco[icdiag][pflush] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dco[icdiag][pflushtyp] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][19] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][18] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][17] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][16] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][15] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][14] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][13] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][12] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][11] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[address][10] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][0][11] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][0][10] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][0][7] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][0][6] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][0][5] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][0][4] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][1][11] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][1][10] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][1][7] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][1][6] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][1][5] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][1][4] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][31] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][30] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][29] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][28] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][27] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][26] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][25] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][24] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][23] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][22] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][21] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][20] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][19] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][18] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][17] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][16] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][15] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][14] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][13] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][12] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][11] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][10] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][9] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][8] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][7] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][6] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][5] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][4] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][3] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][2] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][1] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][2][0] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][31] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][30] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][29] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][28] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][27] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][26] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][25] driven by constant 0
WARNING: [Synth 8-3917] design mmu_dcache has port dcrami[tag][3][24] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design mmu_cache__GC0 has port mmudco[wbtransdata][finish] driven by constant 0
WARNING: [Synth 8-3917] design mmu_cache__GC0 has port mmudco[wbtransdata][data][31] driven by constant 0
WARNING: [Synth 8-3917] design mmu_cache__GC0 has port mmudco[wbtransdata][data][30] driven by constant 0
WARNING: [Synth 8-3917] design mmu_cache__GC0 has port mmudco[wbtransdata][data][29] driven by constant 0
WARNING: [Synth 8-3917] design mmu_cache__GC0 has port mmudco[wbtransdata][data][28] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mgen.mul0/mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mgen.mul0/mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mgen.mul0/mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mgen.mul0/mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "v[edclbcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v[bcast]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 5265 ; free virtual = 28331
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:48 ; elapsed = 00:01:48 . Memory (MB): peak = 1945.832 ; gain = 1060.754 ; free physical = 5265 ; free virtual = 28331

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |mmu_dcache                     |           4|     17115|
|2     |mmu_cache__GC0                 |           1|     18340|
|3     |proc3__GC0                     |           1|     24956|
|4     |leon3x__GC0                    |           1|       473|
|5     |mmu_cache__parameterized1__GC0 |           1|     18340|
|6     |proc3__parameterized1__GC0     |           1|     24960|
|7     |leon3x__parameterized1__GC0    |           1|       473|
|8     |mmu_cache__parameterized3__GC0 |           1|     18340|
|9     |proc3__parameterized3__GC0     |           1|     24960|
|10    |leon3x__parameterized3__GC0    |           1|       473|
|11    |mmu_cache__parameterized5__GC0 |           1|     18340|
|12    |proc3__parameterized5__GC0     |           1|     24964|
|13    |leon3x__parameterized5__GC0    |           1|       473|
|14    |leon3mp__GCB0                  |           1|     25317|
|15    |leon3mp__GCB1                  |           1|     20619|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                          | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------+-----------+----------------------+--------------+
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg                    | Implied   | 8 x 30               | RAM32M x 5   | 
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg                    | Implied   | 8 x 30               | RAM32M x 5   | 
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg                    | Implied   | 8 x 30               | RAM32M x 5   | 
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg                    | Implied   | 8 x 30               | RAM32M x 5   | 
|leon3mp     | grethm_0/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg | Implied   | 4 x 32               | RAM32M x 6   | 
+------------+-----------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|proc3__GC0                 | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__GC0                 | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__GC0                 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__GC0                 | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__parameterized1__GC0 | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__parameterized1__GC0 | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__parameterized1__GC0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__parameterized1__GC0 | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__parameterized3__GC0 | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__parameterized3__GC0 | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__parameterized3__GC0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__parameterized3__GC0 | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__parameterized5__GC0 | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__parameterized5__GC0 | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|proc3__parameterized5__GC0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|proc3__parameterized5__GC0 | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][0]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][0]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][1]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][1]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][2]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][2]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][3]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][3]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][4]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][4]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][5]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][5]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][6]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][6]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][7]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][8]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][8]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][9]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][9]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][10]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][10]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][11]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][11]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][12]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][12]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][13]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][13]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][14]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][14]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][15]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][15]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][16]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][16]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][17]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][17]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][18]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][18]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][19]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][19]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][20]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][20]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][21]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][21]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][22]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][22]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][23]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][23]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][24]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][24]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][25]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][25]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][26]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][26]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][27]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][27]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][28]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][28]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][29]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][29]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][30]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][30]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][31]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][31]'
INFO: [Synth 8-3886] merging instance 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wren]' (FD) to 'leon3s_0/i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wren]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][0]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][0]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][1]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][1]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][2]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][2]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][3]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][3]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][4]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][4]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][5]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][6]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][7]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][8]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][8]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][9]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][9]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][10]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][10]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][11]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][11]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][12]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][12]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][13]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][13]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][14]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][14]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][15]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][15]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][16]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][16]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][17]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][17]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][18]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][18]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][19]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][19]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][20]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][20]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][21]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][21]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][22]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][22]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][23]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][23]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][24]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][24]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][25]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][25]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][26]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][26]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][27]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][27]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][28]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][28]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][29]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][29]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][30]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][30]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][31]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][31]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wren]' (FD) to 'leon3gen.cpu[1].u0/i_5/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wren]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][0]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][0]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][1]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][1]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][2]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][2]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][3]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][3]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][4]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][4]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][5]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][5]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][6]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][6]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][7]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][8]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][8]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][9]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][9]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][10]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][10]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][11]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][11]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][12]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][12]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][13]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][13]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][14]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][14]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][15]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][15]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][16]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][16]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][17]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][17]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][18]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][18]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][19]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][19]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][20]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][20]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][21]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][21]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][22]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][22]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][23]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][23]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][24]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][24]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][25]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][25]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][26]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][26]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][27]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][27]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][28]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][28]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][29]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][29]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][30]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][30]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][31]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][31]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wren]' (FD) to 'leon3gen.cpu[2].u0/i_8/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wren]'
INFO: [Synth 8-3886] merging instance 'leon3gen.cpu[3].u0/i_11/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][0]' (FD) to 'leon3gen.cpu[3].u0/i_11/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[ilramen] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[tadj][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[reqst] )
WARNING: [Synth 8-3332] Sequential element (r_reg[reqst]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[ilramen]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][0]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][1]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][2]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][3]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][4]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][5]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][6]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][7]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][8]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][9]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][10]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][11]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[tadj][0]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[tadj][1]) is unused and will be removed from module mmu_dcache.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lrr] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][data][5] )
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_icache__1.
WARNING: [Synth 8-3332] Sequential element (r_reg[lock]) is unused and will be removed from module mmu_icache__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[6].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[5].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[4].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[3].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[2].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[1].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[0].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[7].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[walk_fault][fault_access]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][5]) is unused and will be removed from module mmutlb__1.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][7]) is unused and will be removed from module mmutlb__1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[e][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[d][rexen] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexen]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[w][s][ec]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[e][itrhit]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][itrhit]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[x][itrhit]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][5]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][4]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][3]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][2]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][1]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][0]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][1]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][0]) is unused and will be removed from module iu3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lrr] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][data][5] )
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_icache__2.
WARNING: [Synth 8-3332] Sequential element (r_reg[lock]) is unused and will be removed from module mmu_icache__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[6].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[5].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[4].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[3].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[2].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[1].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[0].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[7].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[walk_fault][fault_access]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][5]) is unused and will be removed from module mmutlb__2.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][7]) is unused and will be removed from module mmutlb__2.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[e][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[d][rexen] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexen]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[w][s][ec]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[e][itrhit]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][itrhit]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[x][itrhit]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][5]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][4]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][3]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][2]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][1]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][0]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][1]) is unused and will be removed from module iu3__parameterized1.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][0]) is unused and will be removed from module iu3__parameterized1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lrr] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][data][5] )
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_icache__3.
WARNING: [Synth 8-3332] Sequential element (r_reg[lock]) is unused and will be removed from module mmu_icache__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[6].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[5].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[4].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[3].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[2].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[1].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[0].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[7].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[walk_fault][fault_access]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][5]) is unused and will be removed from module mmutlb__3.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][7]) is unused and will be removed from module mmutlb__3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[e][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[d][rexen] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexen]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[w][s][ec]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[e][itrhit]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][itrhit]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[x][itrhit]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][5]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][4]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][3]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][2]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][1]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][0]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][1]) is unused and will be removed from module iu3__parameterized3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][0]) is unused and will be removed from module iu3__parameterized3.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache0/\r_reg[lrr] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mmugen.m0/tw0/syncrregs.r_reg[wb][data][5] )
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_icache.
WARNING: [Synth 8-3332] Sequential element (r_reg[lock]) is unused and will be removed from module mmu_icache.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[6].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[5].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[4].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[e][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[d][rexen] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsu3_0/x0 /\r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsu3_0/x0 /\r_reg[dsubre][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ua1.uart1 /\r_reg[ctsn][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ua1.uart1 /\r_reg[rwaddr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsu3_0/x0 /\tb0.tr_reg[hmaster][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ua1.uart1 /\r_reg[tcnt][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahbctrl_0/\syncrregs.r_reg[ldefmst] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\apbctrl_0/apbx /\syncrregs.r_reg[p][0][hresp][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsu3_0/x0 /\r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsu3_0/x0 /\r_reg[dsubre][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ua1.uart1 /\r_reg[ctsn][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ua1.uart1 /\r_reg[rxf][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsu3_0/x0 /\r_reg[dsuen][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 2041.535 ; gain = 1156.457 ; free physical = 4396 ; free virtual = 27463
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 2041.535 ; gain = 1156.457 ; free physical = 4396 ; free virtual = 27463

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |mmu_dcache                     |           4|     10135|
|2     |mmu_cache__GC0                 |           1|     10773|
|3     |proc3__GC0                     |           1|     14712|
|4     |leon3x__GC0                    |           1|       420|
|5     |mmu_cache__parameterized1__GC0 |           1|     10773|
|6     |proc3__parameterized1__GC0     |           1|     14670|
|7     |leon3x__parameterized1__GC0    |           1|       420|
|8     |mmu_cache__parameterized3__GC0 |           1|     10773|
|9     |proc3__parameterized3__GC0     |           1|     14630|
|10    |leon3x__parameterized3__GC0    |           1|       420|
|11    |mmu_cache__parameterized5__GC0 |           1|     10773|
|12    |proc3__parameterized5__GC0     |           1|     14664|
|13    |leon3x__parameterized5__GC0    |           1|       420|
|14    |leon3mp__GCB0                  |           1|     12630|
|15    |leon3mp__GCB1                  |           1|     12131|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 2 time(s)
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:02:50 . Memory (MB): peak = 2185.824 ; gain = 1300.746 ; free physical = 4250 ; free virtual = 27318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 2422.996 ; gain = 1537.918 ; free physical = 3995 ; free virtual = 27069
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |mmu_dcache                     |           4|      5860|
|2     |leon3x__GC0                    |           1|       403|
|3     |mmu_cache__parameterized1__GC0 |           1|      7187|
|4     |proc3__parameterized1__GC0     |           1|     14509|
|5     |leon3x__parameterized1__GC0    |           1|       403|
|6     |mmu_cache__parameterized3__GC0 |           1|      7187|
|7     |proc3__parameterized3__GC0     |           1|     14469|
|8     |leon3x__parameterized3__GC0    |           1|       403|
|9     |mmu_cache__parameterized5__GC0 |           1|      7187|
|10    |proc3__parameterized5__GC0     |           1|     14502|
|11    |leon3x__parameterized5__GC0    |           1|       403|
|12    |leon3mp__GCB0                  |           1|      9746|
|13    |leon3mp__GCB1                  |           1|     12117|
|14    |leon3mp_GT0                    |           1|     21732|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
info: SDC command 'set_propagated_clock' ignored 2 time(s)
Found timing loop:
     0: i_12/O5 (leon3mp__GCB0_tempName)
     1: i_12/O5 (leon3mp__GCB0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
     1: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0i_0 /\leon3s_0/leon3x0/vhdl.p0/ico[hold]  (leon3mp_GT0_tempName)
     1: \vhdl.p0i_0 /\leon3s_0/leon3x0/vhdl.p0/ico[hold]  (leon3mp_GT0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
     1: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__2i_10 /\ici[rpc] [31] (proc3__parameterized5__GC0_tempName)
     1: \vhdl.p0__2i_10 /\ici[rpc] [31] (proc3__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
     1: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__1i_7 /\ici[rpc] [31] (proc3__parameterized3__GC0_tempName)
     1: \vhdl.p0__1i_7 /\ici[rpc] [31] (proc3__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
info: SDC command 'set_propagated_clock' ignored 2 time(s)
Found timing loop:
     0: i_12/O5 (leon3mp__GCB0_tempName)
     1: i_12/O5 (leon3mp__GCB0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
     1: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0i_0 /\leon3s_0/leon3x0/vhdl.p0/ico[hold]  (leon3mp_GT0_tempName)
     1: \vhdl.p0i_0 /\leon3s_0/leon3x0/vhdl.p0/ico[hold]  (leon3mp_GT0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
     1: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__2i_10 /\ici[rpc] [31] (proc3__parameterized5__GC0_tempName)
     1: \vhdl.p0__2i_10 /\ici[rpc] [31] (proc3__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
     1: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName)
     1: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
info: SDC command 'set_propagated_clock' ignored 2 time(s)
Found timing loop:
     0: i_12/O5 (leon3mp__GCB0_tempName)
     1: i_12/O5 (leon3mp__GCB0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
     1: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0i_0 /\leon3s_0/leon3x0/vhdl.p0/ico[hold]  (leon3mp_GT0_tempName)
     1: \vhdl.p0i_0 /\leon3s_0/leon3x0/vhdl.p0/ico[hold]  (leon3mp_GT0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
     1: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__1i_7 /\ici[rpc] [31] (proc3__parameterized3__GC0_tempName)
     1: \vhdl.p0__1i_7 /\ici[rpc] [31] (proc3__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
     1: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName)
     1: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName_tempName)
     1: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
info: SDC command 'set_propagated_clock' ignored 2 time(s)
Found timing loop:
     0: i_12/O5 (leon3mp__GCB0_tempName)
     1: i_12/O5 (leon3mp__GCB0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3s_0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[3].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
     1: c0mmu__2i_9/\ico[data][0] [31] (mmu_cache__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__2i_10 /\ici[rpc] [31] (proc3__parameterized5__GC0_tempName)
     1: \vhdl.p0__2i_10 /\ici[rpc] [31] (proc3__parameterized5__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[2].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
     1: c0mmu__1i_6/\ico[data][0] [31] (mmu_cache__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__1i_7 /\ici[rpc] [31] (proc3__parameterized3__GC0_tempName)
     1: \vhdl.p0__1i_7 /\ici[rpc] [31] (proc3__parameterized3__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
     1: \leon3gen.cpu[1].u0/leon3x0/vhdl.p0/c0mmu/dcache0 /\dco[data][0] [31] (mmu_dcache_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
     1: c0mmu__0i_3/\ico[data][0] [31] (mmu_cache__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
Found timing loop:
     0: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName)
     1: \vhdl.p0__0i_4 /\ici[rpc] [31] (proc3__parameterized1__GC0_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/designs/leon3-digilent-nexys4/leon3mp.vhd:53]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3314 ; free virtual = 26392
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3314 ; free virtual = 26392

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |proc3__parameterized1__GC0 |           1|      5669|
|2     |proc3__parameterized3__GC0 |           1|      5670|
|3     |proc3__parameterized5__GC0 |           1|      5610|
|4     |leon3mp__GCB1              |           1|      5398|
|5     |leon3mp_GT0                |           1|      9042|
+------+---------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3314 ; free virtual = 26392
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin rst0/rstsyncin_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rst0/inrst_syncreg_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rst0/genrst_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rst0/genrst_syncreg_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin rst0/genrst_syncreg_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin clkml_inferred__0:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:182]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:182]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/leon3x.vhd:182]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/dsu3x.vhd:1093]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/grlib/amba/apbctrlx.vhd:353]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_dcache.vhd:1713]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/sean/vivado_workspace/mctrl_dt/mctrl_dt.srcs/sources_1/imports/grlib-gpl-2017.2-b4194/lib/gaisler/leon3v3/mmu_icache.vhd:843]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:03:47 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3309 ; free virtual = 26390
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:03:48 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3309 ; free virtual = 26390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:51 ; elapsed = 00:03:55 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3310 ; free virtual = 26388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|leon3mp     | leon3s_0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][13]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|leon3mp     | leon3s_0/leon3x0/vhdl.p0/iu/dsugen.dsur_reg[cfc][4]            | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|leon3mp     | leon3gen.cpu[1].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][13] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|leon3mp     | leon3gen.cpu[1].u0/leon3x0/vhdl.p0/iu/dsugen.dsur_reg[cfc][4]  | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |BSCANE2        |     2|
|2     |BUFG           |     6|
|3     |CARRY4         |   445|
|4     |DSP48E1        |     8|
|5     |DSP48E1_1      |     4|
|6     |DSP48E1_2      |     4|
|7     |GND            |     1|
|8     |LUT1           |   346|
|9     |LUT2           |  1894|
|10    |LUT3           |  3479|
|11    |LUT4           |  7318|
|12    |LUT5           |  6338|
|13    |LUT6           | 18627|
|14    |MUXF7          |   982|
|15    |MUXF8          |    73|
|16    |PLLE2_ADV      |     1|
|17    |PLLE2_ADV_1    |     1|
|18    |RAM32M         |    26|
|19    |RAMB16_S18     |    16|
|20    |RAMB16_S36     |     8|
|21    |RAMB16_S36_S36 |    29|
|22    |RAMB16_S9      |    32|
|23    |RAMB18         |     2|
|24    |SRL16E         |     8|
|25    |STARTUPE2      |     1|
|26    |VCC            |     1|
|27    |FDCE           |    25|
|28    |FDPE           |    14|
|29    |FDRE           | 15510|
|30    |FDSE           |   353|
|31    |IBUF           |     7|
|32    |IOBUF          |    17|
|33    |OBUF           |    58|
+------+---------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       | 55636|
|2     |  mctrl_0 |mctrl  |   534|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:51 ; elapsed = 00:03:55 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3310 ; free virtual = 26388
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16787 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:32 ; elapsed = 00:03:39 . Memory (MB): peak = 2434.926 ; gain = 999.949 ; free physical = 3310 ; free virtual = 26388
Synthesis Optimization Complete : Time (s): cpu = 00:03:51 ; elapsed = 00:03:55 . Memory (MB): peak = 2434.926 ; gain = 1549.848 ; free physical = 3322 ; free virtual = 26389
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'leon3mp' is not ideal for floorplanning, since the cellview 'leon3mp' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 44 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAMB16_S18 => RAMB18E1: 16 instances
  RAMB16_S36 => RAMB36E1: 8 instances
  RAMB16_S36_S36 => RAMB36E1: 29 instances
  RAMB16_S9 => RAMB18E1: 32 instances
  RAMB18 => RAMB18E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1616 Infos, 720 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:58 ; elapsed = 00:04:02 . Memory (MB): peak = 2487.027 ; gain = 1525.395 ; free physical = 6487 ; free virtual = 29554
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2519.043 ; gain = 0.000 ; free physical = 6481 ; free virtual = 29553
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 18:11:18 2018...
