# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 33
attribute \src "dut.sv:9.1-37.10"
attribute \cells_not_processed 1
module \top
  wire $auto$process.cpp:32:create_temp_wire$11
  wire $auto$process.cpp:32:create_temp_wire$15
  wire $auto$process.cpp:32:create_temp_wire$19
  wire $auto$process.cpp:32:create_temp_wire$23
  wire $auto$process.cpp:32:create_temp_wire$3
  wire $auto$process.cpp:32:create_temp_wire$7
  wire $auto$rtlil.cc:3008:Xor$32
  wire $auto$rtlil.cc:3013:Eq$28
  wire $auto$rtlil.cc:3013:Eq$30
  wire width 32 $auto$rtlil.cc:3094:Mux$10
  wire width 32 $auto$rtlil.cc:3094:Mux$14
  wire width 2 $auto$rtlil.cc:3094:Mux$18
  wire width 2 $auto$rtlil.cc:3094:Mux$22
  wire width 2 $auto$rtlil.cc:3094:Mux$26
  wire width 32 $auto$rtlil.cc:3094:Mux$6
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \another_attribute 1
  attribute \src "dut.sv:24.13-24.18"
  wire width 2 \state
  attribute \src "dut.sv:11.18-11.28"
  wire width 32 \wide_state
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  cell $xor $auto$expression.cpp:477:import_operation$31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$28
    connect \B $auto$rtlil.cc:3013:Eq$30
    connect \Y $auto$rtlil.cc:3008:Xor$32
  end
  cell $eq $auto$expression.cpp:666:import_operation$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$rtlil.cc:3013:Eq$28
  end
  cell $eq $auto$expression.cpp:666:import_operation$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$rtlil.cc:3013:Eq$30
  end
  attribute \src "dut.sv:17.13-17.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 2
    connect \Y $auto$process.cpp:32:create_temp_wire$11
  end
  attribute \src "dut.sv:28.13-28.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3
    connect \Y $auto$process.cpp:32:create_temp_wire$15
  end
  attribute \src "dut.sv:29.13-29.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $auto$process.cpp:32:create_temp_wire$19
  end
  attribute \src "dut.sv:30.13-30.27"
  cell $eq $auto$process.cpp:38:create_eq_cell$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1
    connect \Y $auto$process.cpp:32:create_temp_wire$23
  end
  attribute \src "dut.sv:15.13-15.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 0
    connect \Y $auto$process.cpp:32:create_temp_wire$3
  end
  attribute \src "dut.sv:16.13-16.34"
  cell $eq $auto$process.cpp:38:create_eq_cell$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $auto$process.cpp:32:create_temp_wire$7
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$13
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$10
    connect \B 3
    connect \S $auto$process.cpp:32:create_temp_wire$11
    connect \Y $auto$rtlil.cc:3094:Mux$14
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$17
    parameter \WIDTH 2
    connect \A \state
    connect \B 2'00
    connect \S $auto$process.cpp:32:create_temp_wire$15
    connect \Y $auto$rtlil.cc:3094:Mux$18
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$21
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$18
    connect \B 2'01
    connect \S $auto$process.cpp:32:create_temp_wire$19
    connect \Y $auto$rtlil.cc:3094:Mux$22
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$25
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:3094:Mux$22
    connect \B 2'10
    connect \S $auto$process.cpp:32:create_temp_wire$23
    connect \Y $auto$rtlil.cc:3094:Mux$26
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$5
    parameter \WIDTH 32
    connect \A \wide_state
    connect \B 1
    connect \S $auto$process.cpp:32:create_temp_wire$3
    connect \Y $auto$rtlil.cc:3094:Mux$6
  end
  cell $mux $auto$process.cpp:3984:import_assignment_sync$9
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3094:Mux$6
    connect \B 2
    connect \S $auto$process.cpp:32:create_temp_wire$7
    connect \Y $auto$rtlil.cc:3094:Mux$10
  end
  attribute \src "dut.sv:11.18-11.28"
  process $auto$uhdm2rtlil.cpp:1184:import_module$1
    assign \wide_state 0
    sync always
      update \wide_state 0
  end
  attribute \src "dut.sv:24.13-24.18"
  process $auto$uhdm2rtlil.cpp:1184:import_module$2
    assign \state 2'11
    sync always
      update \state 2'11
  end
  attribute \always_ff 1
  attribute \src "dut.sv:13.5-20.8"
  process $proc$dut.sv:13$1
    sync posedge \clk
      update \wide_state 0
  end
  attribute \always_ff 1
  attribute \src "dut.sv:26.5-33.8"
  process $proc$dut.sv:26$1
    sync posedge \clk
      update \state 2'11
  end
  connect \z $auto$rtlil.cc:3008:Xor$32
end
