INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_dec_beh_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_dec_beh_tb
