
DMA_Byte_Replication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000311c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  080032bc  080032bc  000132bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800333c  0800333c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800333c  0800333c  0001333c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003344  08003344  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003344  08003344  00013344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003348  08003348  00013348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800334c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000dc  20000070  080033bc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  080033bc  0002014c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000078f5  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016e9  00000000  00000000  00027995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  00029080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005e0  00000000  00000000  00029718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000157a5  00000000  00000000  00029cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b1f  00000000  00000000  0003f49d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084c5b  00000000  00000000  00046fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cbc17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d78  00000000  00000000  000cbc6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080032a4 	.word	0x080032a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080032a4 	.word	0x080032a4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b088      	sub	sp, #32
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_GPIO_WritePin(LED_BANK, LED_PIN, LOW);
 800058e:	2200      	movs	r2, #0
 8000590:	2120      	movs	r1, #32
 8000592:	485c      	ldr	r0, [pc, #368]	; (8000704 <main+0x17c>)
 8000594:	f001 f900 	bl	8001798 <HAL_GPIO_WritePin>
	uint8_t srcData[DATA_SIZE];
 8000598:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800059c:	3b01      	subs	r3, #1
 800059e:	617b      	str	r3, [r7, #20]
 80005a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005a4:	4618      	mov	r0, r3
 80005a6:	f04f 0100 	mov.w	r1, #0
 80005aa:	f04f 0200 	mov.w	r2, #0
 80005ae:	f04f 0300 	mov.w	r3, #0
 80005b2:	00cb      	lsls	r3, r1, #3
 80005b4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80005b8:	00c2      	lsls	r2, r0, #3
 80005ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005be:	4618      	mov	r0, r3
 80005c0:	f04f 0100 	mov.w	r1, #0
 80005c4:	f04f 0200 	mov.w	r2, #0
 80005c8:	f04f 0300 	mov.w	r3, #0
 80005cc:	00cb      	lsls	r3, r1, #3
 80005ce:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80005d2:	00c2      	lsls	r2, r0, #3
 80005d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d8:	3307      	adds	r3, #7
 80005da:	08db      	lsrs	r3, r3, #3
 80005dc:	00db      	lsls	r3, r3, #3
 80005de:	ebad 0d03 	sub.w	sp, sp, r3
 80005e2:	466b      	mov	r3, sp
 80005e4:	3300      	adds	r3, #0
 80005e6:	613b      	str	r3, [r7, #16]
	uint8_t dstData[DATA_SIZE];
 80005e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005ec:	3b01      	subs	r3, #1
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005f4:	4618      	mov	r0, r3
 80005f6:	f04f 0100 	mov.w	r1, #0
 80005fa:	f04f 0200 	mov.w	r2, #0
 80005fe:	f04f 0300 	mov.w	r3, #0
 8000602:	00cb      	lsls	r3, r1, #3
 8000604:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000608:	00c2      	lsls	r2, r0, #3
 800060a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800060e:	4618      	mov	r0, r3
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	f04f 0200 	mov.w	r2, #0
 8000618:	f04f 0300 	mov.w	r3, #0
 800061c:	00cb      	lsls	r3, r1, #3
 800061e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000622:	00c2      	lsls	r2, r0, #3
 8000624:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000628:	3307      	adds	r3, #7
 800062a:	08db      	lsrs	r3, r3, #3
 800062c:	00db      	lsls	r3, r3, #3
 800062e:	ebad 0d03 	sub.w	sp, sp, r3
 8000632:	466b      	mov	r3, sp
 8000634:	3300      	adds	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]

	for(int i = 0; i < DATA_SIZE; i++)
 8000638:	2300      	movs	r3, #0
 800063a:	61bb      	str	r3, [r7, #24]
 800063c:	e015      	b.n	800066a <main+0xe2>
	{
		srcData[i] = i%DATA_SIZE;
 800063e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000642:	69bb      	ldr	r3, [r7, #24]
 8000644:	fb93 f1f2 	sdiv	r1, r3, r2
 8000648:	fb02 f201 	mul.w	r2, r2, r1
 800064c:	1a9b      	subs	r3, r3, r2
 800064e:	b2d9      	uxtb	r1, r3
 8000650:	693a      	ldr	r2, [r7, #16]
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	4413      	add	r3, r2
 8000656:	460a      	mov	r2, r1
 8000658:	701a      	strb	r2, [r3, #0]
		dstData[i] = 0;
 800065a:	68ba      	ldr	r2, [r7, #8]
 800065c:	69bb      	ldr	r3, [r7, #24]
 800065e:	4413      	add	r3, r2
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < DATA_SIZE; i++)
 8000664:	69bb      	ldr	r3, [r7, #24]
 8000666:	3301      	adds	r3, #1
 8000668:	61bb      	str	r3, [r7, #24]
 800066a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800066e:	69bb      	ldr	r3, [r7, #24]
 8000670:	4293      	cmp	r3, r2
 8000672:	dbe4      	blt.n	800063e <main+0xb6>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000674:	f000 fa9c 	bl	8000bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000678:	f000 f850 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800067c:	f000 f924 	bl	80008c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000680:	f000 f8d6 	bl	8000830 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000684:	f000 f8aa 	bl	80007dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_Start(&myDMA, (uint32_t)srcData, (uint32_t)dstData, sizeof(srcData));
 8000688:	693b      	ldr	r3, [r7, #16]
 800068a:	4619      	mov	r1, r3
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	461a      	mov	r2, r3
 8000690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000694:	481c      	ldr	r0, [pc, #112]	; (8000708 <main+0x180>)
 8000696:	f000 fc91 	bl	8000fbc <HAL_DMA_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	printmsg("waiting for ISR...\n\n");
 800069a:	481c      	ldr	r0, [pc, #112]	; (800070c <main+0x184>)
 800069c:	f000 f946 	bl	800092c <printmsg>
	HAL_StatusTypeDef DMA_Status = HAL_DMA_PollForTransfer(&myDMA, HAL_DMA_FULL_TRANSFER, HAL_MAX_DELAY);
 80006a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006a4:	2100      	movs	r1, #0
 80006a6:	4818      	ldr	r0, [pc, #96]	; (8000708 <main+0x180>)
 80006a8:	f000 fd33 	bl	8001112 <HAL_DMA_PollForTransfer>
 80006ac:	4603      	mov	r3, r0
 80006ae:	71fb      	strb	r3, [r7, #7]
	if(DMA_Status == HAL_OK)
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d1f1      	bne.n	800069a <main+0x112>
	{
		printmsg("| ");
 80006b6:	4816      	ldr	r0, [pc, #88]	; (8000710 <main+0x188>)
 80006b8:	f000 f938 	bl	800092c <printmsg>
		for(int i = 0; i < DATA_SIZE; i++){
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
 80006c0:	e015      	b.n	80006ee <main+0x166>
			if(i%16 == 0 && i){
 80006c2:	69fb      	ldr	r3, [r7, #28]
 80006c4:	f003 030f 	and.w	r3, r3, #15
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d105      	bne.n	80006d8 <main+0x150>
 80006cc:	69fb      	ldr	r3, [r7, #28]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d002      	beq.n	80006d8 <main+0x150>
				printmsg("\n| ");
 80006d2:	4810      	ldr	r0, [pc, #64]	; (8000714 <main+0x18c>)
 80006d4:	f000 f92a 	bl	800092c <printmsg>
			}
			printmsg("0x%02X | ", dstData[i]);
 80006d8:	68ba      	ldr	r2, [r7, #8]
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	4413      	add	r3, r2
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	4619      	mov	r1, r3
 80006e2:	480d      	ldr	r0, [pc, #52]	; (8000718 <main+0x190>)
 80006e4:	f000 f922 	bl	800092c <printmsg>
		for(int i = 0; i < DATA_SIZE; i++){
 80006e8:	69fb      	ldr	r3, [r7, #28]
 80006ea:	3301      	adds	r3, #1
 80006ec:	61fb      	str	r3, [r7, #28]
 80006ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	4293      	cmp	r3, r2
 80006f6:	dbe4      	blt.n	80006c2 <main+0x13a>
		}
		HAL_GPIO_WritePin(LED_BANK, LED_PIN, HIGH);
 80006f8:	2201      	movs	r2, #1
 80006fa:	2120      	movs	r1, #32
 80006fc:	4801      	ldr	r0, [pc, #4]	; (8000704 <main+0x17c>)
 80006fe:	f001 f84b 	bl	8001798 <HAL_GPIO_WritePin>
		while(1);
 8000702:	e7fe      	b.n	8000702 <main+0x17a>
 8000704:	40020000 	.word	0x40020000
 8000708:	20000098 	.word	0x20000098
 800070c:	080032bc 	.word	0x080032bc
 8000710:	080032d4 	.word	0x080032d4
 8000714:	080032d8 	.word	0x080032d8
 8000718:	080032dc 	.word	0x080032dc

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b094      	sub	sp, #80	; 0x50
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0320 	add.w	r3, r7, #32
 8000726:	2230      	movs	r2, #48	; 0x30
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f002 f984 	bl	8002a38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000740:	2300      	movs	r3, #0
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	4b23      	ldr	r3, [pc, #140]	; (80007d4 <SystemClock_Config+0xb8>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	4a22      	ldr	r2, [pc, #136]	; (80007d4 <SystemClock_Config+0xb8>)
 800074a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800074e:	6413      	str	r3, [r2, #64]	; 0x40
 8000750:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <SystemClock_Config+0xb8>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800075c:	2300      	movs	r3, #0
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	4b1d      	ldr	r3, [pc, #116]	; (80007d8 <SystemClock_Config+0xbc>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000768:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <SystemClock_Config+0xbc>)
 800076a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800076e:	6013      	str	r3, [r2, #0]
 8000770:	4b19      	ldr	r3, [pc, #100]	; (80007d8 <SystemClock_Config+0xbc>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800077c:	2302      	movs	r3, #2
 800077e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000780:	2301      	movs	r3, #1
 8000782:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000784:	2310      	movs	r3, #16
 8000786:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000788:	2300      	movs	r3, #0
 800078a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078c:	f107 0320 	add.w	r3, r7, #32
 8000790:	4618      	mov	r0, r3
 8000792:	f001 f81b 	bl	80017cc <HAL_RCC_OscConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800079c:	f000 f8ec 	bl	8000978 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a0:	230f      	movs	r3, #15
 80007a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007b4:	f107 030c 	add.w	r3, r7, #12
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f001 fa76 	bl	8001cac <HAL_RCC_ClockConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0xae>
  {
    Error_Handler();
 80007c6:	f000 f8d7 	bl	8000978 <Error_Handler>
  }
}
 80007ca:	bf00      	nop
 80007cc:	3750      	adds	r7, #80	; 0x50
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40023800 	.word	0x40023800
 80007d8:	40007000 	.word	0x40007000

080007dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007e2:	4a12      	ldr	r2, [pc, #72]	; (800082c <MX_USART2_UART_Init+0x50>)
 80007e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e6:	4b10      	ldr	r3, [pc, #64]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 8000802:	220c      	movs	r2, #12
 8000804:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000806:	4b08      	ldr	r3, [pc, #32]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 8000814:	f001 fc1a 	bl	800204c <HAL_UART_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800081e:	f000 f8ab 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000f8 	.word	0x200000f8
 800082c:	40004400 	.word	0x40004400

08000830 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
static void MX_DMA_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b20      	ldr	r3, [pc, #128]	; (80008bc <MX_DMA_Init+0x8c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a1f      	ldr	r2, [pc, #124]	; (80008bc <MX_DMA_Init+0x8c>)
 8000840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b1d      	ldr	r3, [pc, #116]	; (80008bc <MX_DMA_Init+0x8c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  myDMA.Instance = DMA2_Stream0;
 8000852:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <MX_DMA_Init+0x90>)
 8000854:	4a1b      	ldr	r2, [pc, #108]	; (80008c4 <MX_DMA_Init+0x94>)
 8000856:	601a      	str	r2, [r3, #0]
  myDMA.Init.Channel = DMA_CHANNEL_0;
 8000858:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <MX_DMA_Init+0x90>)
 800085a:	2200      	movs	r2, #0
 800085c:	605a      	str	r2, [r3, #4]
  myDMA.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800085e:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_DMA_Init+0x90>)
 8000860:	2280      	movs	r2, #128	; 0x80
 8000862:	609a      	str	r2, [r3, #8]
  myDMA.Init.PeriphInc = DMA_PINC_ENABLE;
 8000864:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <MX_DMA_Init+0x90>)
 8000866:	f44f 7200 	mov.w	r2, #512	; 0x200
 800086a:	60da      	str	r2, [r3, #12]
  myDMA.Init.MemInc = DMA_MINC_ENABLE;
 800086c:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_DMA_Init+0x90>)
 800086e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000872:	611a      	str	r2, [r3, #16]
  myDMA.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <MX_DMA_Init+0x90>)
 8000876:	2200      	movs	r2, #0
 8000878:	615a      	str	r2, [r3, #20]
  myDMA.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_DMA_Init+0x90>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  myDMA.Init.Mode = DMA_NORMAL;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <MX_DMA_Init+0x90>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
  myDMA.Init.Priority = DMA_PRIORITY_LOW;
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_DMA_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	621a      	str	r2, [r3, #32]
  myDMA.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800088c:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <MX_DMA_Init+0x90>)
 800088e:	2204      	movs	r2, #4
 8000890:	625a      	str	r2, [r3, #36]	; 0x24
  myDMA.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <MX_DMA_Init+0x90>)
 8000894:	2203      	movs	r2, #3
 8000896:	629a      	str	r2, [r3, #40]	; 0x28
  myDMA.Init.MemBurst = DMA_MBURST_SINGLE;
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <MX_DMA_Init+0x90>)
 800089a:	2200      	movs	r2, #0
 800089c:	62da      	str	r2, [r3, #44]	; 0x2c
  myDMA.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800089e:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <MX_DMA_Init+0x90>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&myDMA) != HAL_OK)
 80008a4:	4806      	ldr	r0, [pc, #24]	; (80008c0 <MX_DMA_Init+0x90>)
 80008a6:	f000 fadb 	bl	8000e60 <HAL_DMA_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_DMA_Init+0x84>
  {
    Error_Handler( );
 80008b0:	f000 f862 	bl	8000978 <Error_Handler>
  }

}
 80008b4:	bf00      	nop
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	40023800 	.word	0x40023800
 80008c0:	20000098 	.word	0x20000098
 80008c4:	40026410 	.word	0x40026410

080008c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008dc:	2300      	movs	r3, #0
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	4b10      	ldr	r3, [pc, #64]	; (8000924 <MX_GPIO_Init+0x5c>)
 80008e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e4:	4a0f      	ldr	r2, [pc, #60]	; (8000924 <MX_GPIO_Init+0x5c>)
 80008e6:	f043 0301 	orr.w	r3, r3, #1
 80008ea:	6313      	str	r3, [r2, #48]	; 0x30
 80008ec:	4b0d      	ldr	r3, [pc, #52]	; (8000924 <MX_GPIO_Init+0x5c>)
 80008ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2120      	movs	r1, #32
 80008fc:	480a      	ldr	r0, [pc, #40]	; (8000928 <MX_GPIO_Init+0x60>)
 80008fe:	f000 ff4b 	bl	8001798 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000902:	2320      	movs	r3, #32
 8000904:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000906:	2301      	movs	r3, #1
 8000908:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	4619      	mov	r1, r3
 8000916:	4804      	ldr	r0, [pc, #16]	; (8000928 <MX_GPIO_Init+0x60>)
 8000918:	f000 fdba 	bl	8001490 <HAL_GPIO_Init>

}
 800091c:	bf00      	nop
 800091e:	3718      	adds	r7, #24
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40023800 	.word	0x40023800
 8000928:	40020000 	.word	0x40020000

0800092c <printmsg>:

/* USER CODE BEGIN 4 */
void printmsg(char *format,...) {
 800092c:	b40f      	push	{r0, r1, r2, r3}
 800092e:	b580      	push	{r7, lr}
 8000930:	b096      	sub	sp, #88	; 0x58
 8000932:	af00      	add	r7, sp, #0
    char str[80];

    /*Extract the the argument list using VA apis */
    va_list args;
    va_start(args, format);
 8000934:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000938:	607b      	str	r3, [r7, #4]
    vsprintf(str, format,args);
 800093a:	f107 0308 	add.w	r3, r7, #8
 800093e:	687a      	ldr	r2, [r7, #4]
 8000940:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000942:	4618      	mov	r0, r3
 8000944:	f002 f896 	bl	8002a74 <vsiprintf>
    HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 8000948:	f107 0308 	add.w	r3, r7, #8
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff fc47 	bl	80001e0 <strlen>
 8000952:	4603      	mov	r3, r0
 8000954:	b29a      	uxth	r2, r3
 8000956:	f107 0108 	add.w	r1, r7, #8
 800095a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800095e:	4805      	ldr	r0, [pc, #20]	; (8000974 <printmsg+0x48>)
 8000960:	f001 fbc1 	bl	80020e6 <HAL_UART_Transmit>
    va_end(args);
}
 8000964:	bf00      	nop
 8000966:	3758      	adds	r7, #88	; 0x58
 8000968:	46bd      	mov	sp, r7
 800096a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800096e:	b004      	add	sp, #16
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	200000f8 	.word	0x200000f8

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800097c:	bf00      	nop
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
	...

08000988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	607b      	str	r3, [r7, #4]
 8000992:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	4a0f      	ldr	r2, [pc, #60]	; (80009d4 <HAL_MspInit+0x4c>)
 8000998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800099c:	6453      	str	r3, [r2, #68]	; 0x44
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <HAL_MspInit+0x4c>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	603b      	str	r3, [r7, #0]
 80009ae:	4b09      	ldr	r3, [pc, #36]	; (80009d4 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	4a08      	ldr	r2, [pc, #32]	; (80009d4 <HAL_MspInit+0x4c>)
 80009b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b8:	6413      	str	r3, [r2, #64]	; 0x40
 80009ba:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <HAL_MspInit+0x4c>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c6:	bf00      	nop
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	40023800 	.word	0x40023800

080009d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08a      	sub	sp, #40	; 0x28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a19      	ldr	r2, [pc, #100]	; (8000a5c <HAL_UART_MspInit+0x84>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d12b      	bne.n	8000a52 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <HAL_UART_MspInit+0x88>)
 8000a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a02:	4a17      	ldr	r2, [pc, #92]	; (8000a60 <HAL_UART_MspInit+0x88>)
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a08:	6413      	str	r3, [r2, #64]	; 0x40
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <HAL_UART_MspInit+0x88>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a12:	613b      	str	r3, [r7, #16]
 8000a14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <HAL_UART_MspInit+0x88>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a10      	ldr	r2, [pc, #64]	; (8000a60 <HAL_UART_MspInit+0x88>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <HAL_UART_MspInit+0x88>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a32:	230c      	movs	r3, #12
 8000a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a36:	2302      	movs	r3, #2
 8000a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a3e:	2303      	movs	r3, #3
 8000a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a42:	2307      	movs	r3, #7
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4805      	ldr	r0, [pc, #20]	; (8000a64 <HAL_UART_MspInit+0x8c>)
 8000a4e:	f000 fd1f 	bl	8001490 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a52:	bf00      	nop
 8000a54:	3728      	adds	r7, #40	; 0x28
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40004400 	.word	0x40004400
 8000a60:	40023800 	.word	0x40023800
 8000a64:	40020000 	.word	0x40020000

08000a68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr

08000a76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a76:	b480      	push	{r7}
 8000a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <HardFault_Handler+0x4>

08000a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a80:	e7fe      	b.n	8000a80 <MemManage_Handler+0x4>

08000a82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a82:	b480      	push	{r7}
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a86:	e7fe      	b.n	8000a86 <BusFault_Handler+0x4>

08000a88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <UsageFault_Handler+0x4>

08000a8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a92:	bf00      	nop
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr

08000a9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr

08000aaa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000abc:	f000 f8ca 	bl	8000c54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000acc:	4a14      	ldr	r2, [pc, #80]	; (8000b20 <_sbrk+0x5c>)
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <_sbrk+0x60>)
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad8:	4b13      	ldr	r3, [pc, #76]	; (8000b28 <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <_sbrk+0x64>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	; (8000b2c <_sbrk+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	; (8000b28 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d207      	bcs.n	8000b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af4:	f001 ff76 	bl	80029e4 <__errno>
 8000af8:	4603      	mov	r3, r0
 8000afa:	220c      	movs	r2, #12
 8000afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b02:	e009      	b.n	8000b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a05      	ldr	r2, [pc, #20]	; (8000b28 <_sbrk+0x64>)
 8000b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20018000 	.word	0x20018000
 8000b24:	00000400 	.word	0x00000400
 8000b28:	2000008c 	.word	0x2000008c
 8000b2c:	20000150 	.word	0x20000150

08000b30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <SystemInit+0x28>)
 8000b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b3a:	4a07      	ldr	r2, [pc, #28]	; (8000b58 <SystemInit+0x28>)
 8000b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b44:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <SystemInit+0x28>)
 8000b46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b4a:	609a      	str	r2, [r3, #8]
#endif
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	e000ed00 	.word	0xe000ed00

08000b5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b94 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000b60:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b62:	e003      	b.n	8000b6c <LoopCopyDataInit>

08000b64 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b66:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b68:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b6a:	3104      	adds	r1, #4

08000b6c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b6c:	480b      	ldr	r0, [pc, #44]	; (8000b9c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b70:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b72:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b74:	d3f6      	bcc.n	8000b64 <CopyDataInit>
  ldr  r2, =_sbss
 8000b76:	4a0b      	ldr	r2, [pc, #44]	; (8000ba4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b78:	e002      	b.n	8000b80 <LoopFillZerobss>

08000b7a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b7a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b7c:	f842 3b04 	str.w	r3, [r2], #4

08000b80 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b80:	4b09      	ldr	r3, [pc, #36]	; (8000ba8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b82:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b84:	d3f9      	bcc.n	8000b7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b86:	f7ff ffd3 	bl	8000b30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b8a:	f001 ff31 	bl	80029f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b8e:	f7ff fcfb 	bl	8000588 <main>
  bx  lr    
 8000b92:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b94:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8000b98:	0800334c 	.word	0x0800334c
  ldr  r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ba0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000ba4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000ba8:	2000014c 	.word	0x2000014c

08000bac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bac:	e7fe      	b.n	8000bac <ADC_IRQHandler>
	...

08000bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <HAL_Init+0x40>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a0d      	ldr	r2, [pc, #52]	; (8000bf0 <HAL_Init+0x40>)
 8000bba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <HAL_Init+0x40>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a0a      	ldr	r2, [pc, #40]	; (8000bf0 <HAL_Init+0x40>)
 8000bc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <HAL_Init+0x40>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a07      	ldr	r2, [pc, #28]	; (8000bf0 <HAL_Init+0x40>)
 8000bd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd8:	2003      	movs	r0, #3
 8000bda:	f000 f90d 	bl	8000df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bde:	2000      	movs	r0, #0
 8000be0:	f000 f808 	bl	8000bf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000be4:	f7ff fed0 	bl	8000988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40023c00 	.word	0x40023c00

08000bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bfc:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_InitTick+0x54>)
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4b12      	ldr	r3, [pc, #72]	; (8000c4c <HAL_InitTick+0x58>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	4619      	mov	r1, r3
 8000c06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c12:	4618      	mov	r0, r3
 8000c14:	f000 f917 	bl	8000e46 <HAL_SYSTICK_Config>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e00e      	b.n	8000c40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2b0f      	cmp	r3, #15
 8000c26:	d80a      	bhi.n	8000c3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	6879      	ldr	r1, [r7, #4]
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	f000 f8ed 	bl	8000e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c34:	4a06      	ldr	r2, [pc, #24]	; (8000c50 <HAL_InitTick+0x5c>)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	e000      	b.n	8000c40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3708      	adds	r7, #8
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	20000000 	.word	0x20000000
 8000c4c:	20000008 	.word	0x20000008
 8000c50:	20000004 	.word	0x20000004

08000c54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_IncTick+0x20>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_IncTick+0x24>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4413      	add	r3, r2
 8000c64:	4a04      	ldr	r2, [pc, #16]	; (8000c78 <HAL_IncTick+0x24>)
 8000c66:	6013      	str	r3, [r2, #0]
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	20000008 	.word	0x20000008
 8000c78:	20000138 	.word	0x20000138

08000c7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c80:	4b03      	ldr	r3, [pc, #12]	; (8000c90 <HAL_GetTick+0x14>)
 8000c82:	681b      	ldr	r3, [r3, #0]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	20000138 	.word	0x20000138

08000c94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f003 0307 	and.w	r3, r3, #7
 8000ca2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ca6:	68db      	ldr	r3, [r3, #12]
 8000ca8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000caa:	68ba      	ldr	r2, [r7, #8]
 8000cac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cc6:	4a04      	ldr	r2, [pc, #16]	; (8000cd8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	60d3      	str	r3, [r2, #12]
}
 8000ccc:	bf00      	nop
 8000cce:	3714      	adds	r7, #20
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	e000ed00 	.word	0xe000ed00

08000cdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce0:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	0a1b      	lsrs	r3, r3, #8
 8000ce6:	f003 0307 	and.w	r3, r3, #7
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	4603      	mov	r3, r0
 8000d00:	6039      	str	r1, [r7, #0]
 8000d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	db0a      	blt.n	8000d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	b2da      	uxtb	r2, r3
 8000d10:	490c      	ldr	r1, [pc, #48]	; (8000d44 <__NVIC_SetPriority+0x4c>)
 8000d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d16:	0112      	lsls	r2, r2, #4
 8000d18:	b2d2      	uxtb	r2, r2
 8000d1a:	440b      	add	r3, r1
 8000d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d20:	e00a      	b.n	8000d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	4908      	ldr	r1, [pc, #32]	; (8000d48 <__NVIC_SetPriority+0x50>)
 8000d28:	79fb      	ldrb	r3, [r7, #7]
 8000d2a:	f003 030f 	and.w	r3, r3, #15
 8000d2e:	3b04      	subs	r3, #4
 8000d30:	0112      	lsls	r2, r2, #4
 8000d32:	b2d2      	uxtb	r2, r2
 8000d34:	440b      	add	r3, r1
 8000d36:	761a      	strb	r2, [r3, #24]
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	e000e100 	.word	0xe000e100
 8000d48:	e000ed00 	.word	0xe000ed00

08000d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b089      	sub	sp, #36	; 0x24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f003 0307 	and.w	r3, r3, #7
 8000d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	f1c3 0307 	rsb	r3, r3, #7
 8000d66:	2b04      	cmp	r3, #4
 8000d68:	bf28      	it	cs
 8000d6a:	2304      	movcs	r3, #4
 8000d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3304      	adds	r3, #4
 8000d72:	2b06      	cmp	r3, #6
 8000d74:	d902      	bls.n	8000d7c <NVIC_EncodePriority+0x30>
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3b03      	subs	r3, #3
 8000d7a:	e000      	b.n	8000d7e <NVIC_EncodePriority+0x32>
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d84:	69bb      	ldr	r3, [r7, #24]
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	43da      	mvns	r2, r3
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	401a      	ands	r2, r3
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9e:	43d9      	mvns	r1, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da4:	4313      	orrs	r3, r2
         );
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3724      	adds	r7, #36	; 0x24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
	...

08000db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	3b01      	subs	r3, #1
 8000dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000dc4:	d301      	bcc.n	8000dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	e00f      	b.n	8000dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dca:	4a0a      	ldr	r2, [pc, #40]	; (8000df4 <SysTick_Config+0x40>)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dd2:	210f      	movs	r1, #15
 8000dd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dd8:	f7ff ff8e 	bl	8000cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <SysTick_Config+0x40>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de2:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <SysTick_Config+0x40>)
 8000de4:	2207      	movs	r2, #7
 8000de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	e000e010 	.word	0xe000e010

08000df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff ff47 	bl	8000c94 <__NVIC_SetPriorityGrouping>
}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b086      	sub	sp, #24
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	4603      	mov	r3, r0
 8000e16:	60b9      	str	r1, [r7, #8]
 8000e18:	607a      	str	r2, [r7, #4]
 8000e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e20:	f7ff ff5c 	bl	8000cdc <__NVIC_GetPriorityGrouping>
 8000e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	68b9      	ldr	r1, [r7, #8]
 8000e2a:	6978      	ldr	r0, [r7, #20]
 8000e2c:	f7ff ff8e 	bl	8000d4c <NVIC_EncodePriority>
 8000e30:	4602      	mov	r2, r0
 8000e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e36:	4611      	mov	r1, r2
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff ff5d 	bl	8000cf8 <__NVIC_SetPriority>
}
 8000e3e:	bf00      	nop
 8000e40:	3718      	adds	r7, #24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	b082      	sub	sp, #8
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ffb0 	bl	8000db4 <SysTick_Config>
 8000e54:	4603      	mov	r3, r0
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000e6c:	f7ff ff06 	bl	8000c7c <HAL_GetTick>
 8000e70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e099      	b.n	8000fb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2202      	movs	r2, #2
 8000e88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f022 0201 	bic.w	r2, r2, #1
 8000e9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e9c:	e00f      	b.n	8000ebe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000e9e:	f7ff feed 	bl	8000c7c <HAL_GetTick>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	1ad3      	subs	r3, r2, r3
 8000ea8:	2b05      	cmp	r3, #5
 8000eaa:	d908      	bls.n	8000ebe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2220      	movs	r2, #32
 8000eb0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e078      	b.n	8000fb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1e8      	bne.n	8000e9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000ed4:	697a      	ldr	r2, [r7, #20]
 8000ed6:	4b38      	ldr	r3, [pc, #224]	; (8000fb8 <HAL_DMA_Init+0x158>)
 8000ed8:	4013      	ands	r3, r2
 8000eda:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	685a      	ldr	r2, [r3, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000eea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	691b      	ldr	r3, [r3, #16]
 8000ef0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ef6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	6a1b      	ldr	r3, [r3, #32]
 8000f08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000f0a:	697a      	ldr	r2, [r7, #20]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f14:	2b04      	cmp	r3, #4
 8000f16:	d107      	bne.n	8000f28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f20:	4313      	orrs	r3, r2
 8000f22:	697a      	ldr	r2, [r7, #20]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	697a      	ldr	r2, [r7, #20]
 8000f2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	f023 0307 	bic.w	r3, r3, #7
 8000f3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f44:	697a      	ldr	r2, [r7, #20]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	d117      	bne.n	8000f82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00e      	beq.n	8000f82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f000 fa17 	bl	8001398 <DMA_CheckFifoParam>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d008      	beq.n	8000f82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2240      	movs	r2, #64	; 0x40
 8000f74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e016      	b.n	8000fb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	697a      	ldr	r2, [r7, #20]
 8000f88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f9ce 	bl	800132c <DMA_CalcBaseAndBitshift>
 8000f90:	4603      	mov	r3, r0
 8000f92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f98:	223f      	movs	r2, #63	; 0x3f
 8000f9a:	409a      	lsls	r2, r3
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	f010803f 	.word	0xf010803f

08000fbc <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
 8000fc8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d101      	bne.n	8000fdc <HAL_DMA_Start+0x20>
 8000fd8:	2302      	movs	r3, #2
 8000fda:	e026      	b.n	800102a <HAL_DMA_Start+0x6e>
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d115      	bne.n	800101c <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	68b9      	ldr	r1, [r7, #8]
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f000 f963 	bl	80012d0 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f042 0201 	orr.w	r2, r2, #1
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e005      	b.n	8001028 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2200      	movs	r2, #0
 8001020:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001024:	2302      	movs	r3, #2
 8001026:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8001028:	7dfb      	ldrb	r3, [r7, #23]
}
 800102a:	4618      	mov	r0, r3
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b084      	sub	sp, #16
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800103e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001040:	f7ff fe1c 	bl	8000c7c <HAL_GetTick>
 8001044:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800104c:	b2db      	uxtb	r3, r3
 800104e:	2b02      	cmp	r3, #2
 8001050:	d008      	beq.n	8001064 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2280      	movs	r2, #128	; 0x80
 8001056:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e052      	b.n	800110a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f022 0216 	bic.w	r2, r2, #22
 8001072:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	695a      	ldr	r2, [r3, #20]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001082:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001088:	2b00      	cmp	r3, #0
 800108a:	d103      	bne.n	8001094 <HAL_DMA_Abort+0x62>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001090:	2b00      	cmp	r3, #0
 8001092:	d007      	beq.n	80010a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f022 0208 	bic.w	r2, r2, #8
 80010a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f022 0201 	bic.w	r2, r2, #1
 80010b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010b4:	e013      	b.n	80010de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80010b6:	f7ff fde1 	bl	8000c7c <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	2b05      	cmp	r3, #5
 80010c2:	d90c      	bls.n	80010de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2220      	movs	r2, #32
 80010c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2203      	movs	r2, #3
 80010d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80010da:	2303      	movs	r3, #3
 80010dc:	e015      	b.n	800110a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f003 0301 	and.w	r3, r3, #1
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d1e4      	bne.n	80010b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010f0:	223f      	movs	r2, #63	; 0x3f
 80010f2:	409a      	lsls	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2201      	movs	r2, #1
 8001104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b08a      	sub	sp, #40	; 0x28
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	460b      	mov	r3, r1
 800111c:	607a      	str	r2, [r7, #4]
 800111e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8001120:	2300      	movs	r3, #0
 8001122:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8001124:	f7ff fdaa 	bl	8000c7c <HAL_GetTick>
 8001128:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b02      	cmp	r3, #2
 8001134:	d008      	beq.n	8001148 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2280      	movs	r2, #128	; 0x80
 800113a:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2200      	movs	r2, #0
 8001140:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0bf      	b.n	80012c8 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001152:	2b00      	cmp	r3, #0
 8001154:	d005      	beq.n	8001162 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	f44f 7280 	mov.w	r2, #256	; 0x100
 800115c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e0b2      	b.n	80012c8 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001162:	7afb      	ldrb	r3, [r7, #11]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d106      	bne.n	8001176 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800116c:	2220      	movs	r2, #32
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
 8001174:	e005      	b.n	8001182 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800117a:	2210      	movs	r2, #16
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001186:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800118e:	e05a      	b.n	8001246 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001196:	d017      	beq.n	80011c8 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d007      	beq.n	80011ae <HAL_DMA_PollForTransfer+0x9c>
 800119e:	f7ff fd6d 	bl	8000c7c <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d20c      	bcs.n	80011c8 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2220      	movs	r2, #32
 80011b2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	2201      	movs	r2, #1
 80011c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e07f      	b.n	80012c8 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011d2:	2208      	movs	r2, #8
 80011d4:	409a      	lsls	r2, r3
 80011d6:	6a3b      	ldr	r3, [r7, #32]
 80011d8:	4013      	ands	r3, r2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d00b      	beq.n	80011f6 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011e2:	f043 0201 	orr.w	r2, r3, #1
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011ee:	2208      	movs	r2, #8
 80011f0:	409a      	lsls	r2, r3
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011fa:	2201      	movs	r2, #1
 80011fc:	409a      	lsls	r2, r3
 80011fe:	6a3b      	ldr	r3, [r7, #32]
 8001200:	4013      	ands	r3, r2
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00b      	beq.n	800121e <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800120a:	f043 0202 	orr.w	r2, r3, #2
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001216:	2201      	movs	r2, #1
 8001218:	409a      	lsls	r2, r3
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001222:	2204      	movs	r2, #4
 8001224:	409a      	lsls	r2, r3
 8001226:	6a3b      	ldr	r3, [r7, #32]
 8001228:	4013      	ands	r3, r2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d00b      	beq.n	8001246 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001232:	f043 0204 	orr.w	r2, r3, #4
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800123e:	2204      	movs	r2, #4
 8001240:	409a      	lsls	r2, r3
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8001246:	6a3a      	ldr	r2, [r7, #32]
 8001248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124a:	4013      	ands	r3, r2
 800124c:	2b00      	cmp	r3, #0
 800124e:	d105      	bne.n	800125c <HAL_DMA_PollForTransfer+0x14a>
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	2b00      	cmp	r3, #0
 800125a:	d099      	beq.n	8001190 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001260:	2b00      	cmp	r3, #0
 8001262:	d018      	beq.n	8001296 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	2b00      	cmp	r3, #0
 800126e:	d012      	beq.n	8001296 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8001270:	68f8      	ldr	r0, [r7, #12]
 8001272:	f7ff fede 	bl	8001032 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800127a:	2230      	movs	r2, #48	; 0x30
 800127c:	409a      	lsls	r2, r3
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	2200      	movs	r2, #0
 8001286:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2201      	movs	r2, #1
 800128e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e018      	b.n	80012c8 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8001296:	7afb      	ldrb	r3, [r7, #11]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d10e      	bne.n	80012ba <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012a0:	2230      	movs	r2, #48	; 0x30
 80012a2:	409a      	lsls	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2201      	movs	r2, #1
 80012b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80012b8:	e005      	b.n	80012c6 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012be:	2210      	movs	r2, #16
 80012c0:	409a      	lsls	r2, r3
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 80012c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3728      	adds	r7, #40	; 0x28
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
 80012dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b40      	cmp	r3, #64	; 0x40
 80012fc:	d108      	bne.n	8001310 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800130e:	e007      	b.n	8001320 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	60da      	str	r2, [r3, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	3b10      	subs	r3, #16
 800133c:	4a14      	ldr	r2, [pc, #80]	; (8001390 <DMA_CalcBaseAndBitshift+0x64>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	091b      	lsrs	r3, r3, #4
 8001344:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001346:	4a13      	ldr	r2, [pc, #76]	; (8001394 <DMA_CalcBaseAndBitshift+0x68>)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2b03      	cmp	r3, #3
 8001358:	d909      	bls.n	800136e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001362:	f023 0303 	bic.w	r3, r3, #3
 8001366:	1d1a      	adds	r2, r3, #4
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	659a      	str	r2, [r3, #88]	; 0x58
 800136c:	e007      	b.n	800137e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001376:	f023 0303 	bic.w	r3, r3, #3
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001382:	4618      	mov	r0, r3
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	aaaaaaab 	.word	0xaaaaaaab
 8001394:	08003300 	.word	0x08003300

08001398 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d11f      	bne.n	80013f2 <DMA_CheckFifoParam+0x5a>
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d856      	bhi.n	8001466 <DMA_CheckFifoParam+0xce>
 80013b8:	a201      	add	r2, pc, #4	; (adr r2, 80013c0 <DMA_CheckFifoParam+0x28>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d1 	.word	0x080013d1
 80013c4:	080013e3 	.word	0x080013e3
 80013c8:	080013d1 	.word	0x080013d1
 80013cc:	08001467 	.word	0x08001467
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d046      	beq.n	800146a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013e0:	e043      	b.n	800146a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80013ea:	d140      	bne.n	800146e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013f0:	e03d      	b.n	800146e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013fa:	d121      	bne.n	8001440 <DMA_CheckFifoParam+0xa8>
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d837      	bhi.n	8001472 <DMA_CheckFifoParam+0xda>
 8001402:	a201      	add	r2, pc, #4	; (adr r2, 8001408 <DMA_CheckFifoParam+0x70>)
 8001404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001408:	08001419 	.word	0x08001419
 800140c:	0800141f 	.word	0x0800141f
 8001410:	08001419 	.word	0x08001419
 8001414:	08001431 	.word	0x08001431
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
      break;
 800141c:	e030      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001422:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d025      	beq.n	8001476 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800142e:	e022      	b.n	8001476 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001434:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001438:	d11f      	bne.n	800147a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800143e:	e01c      	b.n	800147a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	2b02      	cmp	r3, #2
 8001444:	d903      	bls.n	800144e <DMA_CheckFifoParam+0xb6>
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	2b03      	cmp	r3, #3
 800144a:	d003      	beq.n	8001454 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800144c:	e018      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	73fb      	strb	r3, [r7, #15]
      break;
 8001452:	e015      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001458:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00e      	beq.n	800147e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	73fb      	strb	r3, [r7, #15]
      break;
 8001464:	e00b      	b.n	800147e <DMA_CheckFifoParam+0xe6>
      break;
 8001466:	bf00      	nop
 8001468:	e00a      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800146a:	bf00      	nop
 800146c:	e008      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800146e:	bf00      	nop
 8001470:	e006      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 8001472:	bf00      	nop
 8001474:	e004      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 8001476:	bf00      	nop
 8001478:	e002      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;   
 800147a:	bf00      	nop
 800147c:	e000      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800147e:	bf00      	nop
    }
  } 
  
  return status; 
 8001480:	7bfb      	ldrb	r3, [r7, #15]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	; 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	e159      	b.n	8001760 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014ac:	2201      	movs	r2, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f040 8148 	bne.w	800175a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d00b      	beq.n	80014ea <HAL_GPIO_Init+0x5a>
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2b02      	cmp	r3, #2
 80014d8:	d007      	beq.n	80014ea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80014de:	2b11      	cmp	r3, #17
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b12      	cmp	r3, #18
 80014e8:	d130      	bne.n	800154c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	2203      	movs	r2, #3
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	68da      	ldr	r2, [r3, #12]
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001520:	2201      	movs	r2, #1
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	091b      	lsrs	r3, r3, #4
 8001536:	f003 0201 	and.w	r2, r3, #1
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4313      	orrs	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	2203      	movs	r2, #3
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	43db      	mvns	r3, r3
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	4013      	ands	r3, r2
 8001562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	fa02 f303 	lsl.w	r3, r2, r3
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	4313      	orrs	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	2b02      	cmp	r3, #2
 8001582:	d003      	beq.n	800158c <HAL_GPIO_Init+0xfc>
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2b12      	cmp	r3, #18
 800158a:	d123      	bne.n	80015d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	08da      	lsrs	r2, r3, #3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3208      	adds	r2, #8
 8001594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	220f      	movs	r2, #15
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	08da      	lsrs	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3208      	adds	r2, #8
 80015ce:	69b9      	ldr	r1, [r7, #24]
 80015d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0203 	and.w	r2, r3, #3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80a2 	beq.w	800175a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b57      	ldr	r3, [pc, #348]	; (8001778 <HAL_GPIO_Init+0x2e8>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	4a56      	ldr	r2, [pc, #344]	; (8001778 <HAL_GPIO_Init+0x2e8>)
 8001620:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001624:	6453      	str	r3, [r2, #68]	; 0x44
 8001626:	4b54      	ldr	r3, [pc, #336]	; (8001778 <HAL_GPIO_Init+0x2e8>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001632:	4a52      	ldr	r2, [pc, #328]	; (800177c <HAL_GPIO_Init+0x2ec>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a49      	ldr	r2, [pc, #292]	; (8001780 <HAL_GPIO_Init+0x2f0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d019      	beq.n	8001692 <HAL_GPIO_Init+0x202>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a48      	ldr	r2, [pc, #288]	; (8001784 <HAL_GPIO_Init+0x2f4>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d013      	beq.n	800168e <HAL_GPIO_Init+0x1fe>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a47      	ldr	r2, [pc, #284]	; (8001788 <HAL_GPIO_Init+0x2f8>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d00d      	beq.n	800168a <HAL_GPIO_Init+0x1fa>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a46      	ldr	r2, [pc, #280]	; (800178c <HAL_GPIO_Init+0x2fc>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d007      	beq.n	8001686 <HAL_GPIO_Init+0x1f6>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a45      	ldr	r2, [pc, #276]	; (8001790 <HAL_GPIO_Init+0x300>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d101      	bne.n	8001682 <HAL_GPIO_Init+0x1f2>
 800167e:	2304      	movs	r3, #4
 8001680:	e008      	b.n	8001694 <HAL_GPIO_Init+0x204>
 8001682:	2307      	movs	r3, #7
 8001684:	e006      	b.n	8001694 <HAL_GPIO_Init+0x204>
 8001686:	2303      	movs	r3, #3
 8001688:	e004      	b.n	8001694 <HAL_GPIO_Init+0x204>
 800168a:	2302      	movs	r3, #2
 800168c:	e002      	b.n	8001694 <HAL_GPIO_Init+0x204>
 800168e:	2301      	movs	r3, #1
 8001690:	e000      	b.n	8001694 <HAL_GPIO_Init+0x204>
 8001692:	2300      	movs	r3, #0
 8001694:	69fa      	ldr	r2, [r7, #28]
 8001696:	f002 0203 	and.w	r2, r2, #3
 800169a:	0092      	lsls	r2, r2, #2
 800169c:	4093      	lsls	r3, r2
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016a4:	4935      	ldr	r1, [pc, #212]	; (800177c <HAL_GPIO_Init+0x2ec>)
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	089b      	lsrs	r3, r3, #2
 80016aa:	3302      	adds	r3, #2
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016b2:	4b38      	ldr	r3, [pc, #224]	; (8001794 <HAL_GPIO_Init+0x304>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	43db      	mvns	r3, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4013      	ands	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016d6:	4a2f      	ldr	r2, [pc, #188]	; (8001794 <HAL_GPIO_Init+0x304>)
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80016dc:	4b2d      	ldr	r3, [pc, #180]	; (8001794 <HAL_GPIO_Init+0x304>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	43db      	mvns	r3, r3
 80016e6:	69ba      	ldr	r2, [r7, #24]
 80016e8:	4013      	ands	r3, r2
 80016ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001700:	4a24      	ldr	r2, [pc, #144]	; (8001794 <HAL_GPIO_Init+0x304>)
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001706:	4b23      	ldr	r3, [pc, #140]	; (8001794 <HAL_GPIO_Init+0x304>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	693b      	ldr	r3, [r7, #16]
 8001726:	4313      	orrs	r3, r2
 8001728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800172a:	4a1a      	ldr	r2, [pc, #104]	; (8001794 <HAL_GPIO_Init+0x304>)
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <HAL_GPIO_Init+0x304>)
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001754:	4a0f      	ldr	r2, [pc, #60]	; (8001794 <HAL_GPIO_Init+0x304>)
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3301      	adds	r3, #1
 800175e:	61fb      	str	r3, [r7, #28]
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	2b0f      	cmp	r3, #15
 8001764:	f67f aea2 	bls.w	80014ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001768:	bf00      	nop
 800176a:	bf00      	nop
 800176c:	3724      	adds	r7, #36	; 0x24
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800
 800177c:	40013800 	.word	0x40013800
 8001780:	40020000 	.word	0x40020000
 8001784:	40020400 	.word	0x40020400
 8001788:	40020800 	.word	0x40020800
 800178c:	40020c00 	.word	0x40020c00
 8001790:	40021000 	.word	0x40021000
 8001794:	40013c00 	.word	0x40013c00

08001798 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	807b      	strh	r3, [r7, #2]
 80017a4:	4613      	mov	r3, r2
 80017a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017a8:	787b      	ldrb	r3, [r7, #1]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d003      	beq.n	80017b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ae:	887a      	ldrh	r2, [r7, #2]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017b4:	e003      	b.n	80017be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017b6:	887b      	ldrh	r3, [r7, #2]
 80017b8:	041a      	lsls	r2, r3, #16
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	619a      	str	r2, [r3, #24]
}
 80017be:	bf00      	nop
 80017c0:	370c      	adds	r7, #12
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
	...

080017cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e25b      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d075      	beq.n	80018d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017ea:	4ba3      	ldr	r3, [pc, #652]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f003 030c 	and.w	r3, r3, #12
 80017f2:	2b04      	cmp	r3, #4
 80017f4:	d00c      	beq.n	8001810 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f6:	4ba0      	ldr	r3, [pc, #640]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017fe:	2b08      	cmp	r3, #8
 8001800:	d112      	bne.n	8001828 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001802:	4b9d      	ldr	r3, [pc, #628]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800180a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800180e:	d10b      	bne.n	8001828 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001810:	4b99      	ldr	r3, [pc, #612]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d05b      	beq.n	80018d4 <HAL_RCC_OscConfig+0x108>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d157      	bne.n	80018d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001824:	2301      	movs	r3, #1
 8001826:	e236      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001830:	d106      	bne.n	8001840 <HAL_RCC_OscConfig+0x74>
 8001832:	4b91      	ldr	r3, [pc, #580]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a90      	ldr	r2, [pc, #576]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	e01d      	b.n	800187c <HAL_RCC_OscConfig+0xb0>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001848:	d10c      	bne.n	8001864 <HAL_RCC_OscConfig+0x98>
 800184a:	4b8b      	ldr	r3, [pc, #556]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a8a      	ldr	r2, [pc, #552]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001850:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b88      	ldr	r3, [pc, #544]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a87      	ldr	r2, [pc, #540]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 800185c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	e00b      	b.n	800187c <HAL_RCC_OscConfig+0xb0>
 8001864:	4b84      	ldr	r3, [pc, #528]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a83      	ldr	r2, [pc, #524]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 800186a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	4b81      	ldr	r3, [pc, #516]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a80      	ldr	r2, [pc, #512]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001876:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800187a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d013      	beq.n	80018ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001884:	f7ff f9fa 	bl	8000c7c <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800188c:	f7ff f9f6 	bl	8000c7c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b64      	cmp	r3, #100	; 0x64
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e1fb      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189e:	4b76      	ldr	r3, [pc, #472]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d0f0      	beq.n	800188c <HAL_RCC_OscConfig+0xc0>
 80018aa:	e014      	b.n	80018d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ac:	f7ff f9e6 	bl	8000c7c <HAL_GetTick>
 80018b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018b4:	f7ff f9e2 	bl	8000c7c <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	; 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e1e7      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c6:	4b6c      	ldr	r3, [pc, #432]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d1f0      	bne.n	80018b4 <HAL_RCC_OscConfig+0xe8>
 80018d2:	e000      	b.n	80018d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d063      	beq.n	80019aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018e2:	4b65      	ldr	r3, [pc, #404]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 030c 	and.w	r3, r3, #12
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d00b      	beq.n	8001906 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ee:	4b62      	ldr	r3, [pc, #392]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018f6:	2b08      	cmp	r3, #8
 80018f8:	d11c      	bne.n	8001934 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018fa:	4b5f      	ldr	r3, [pc, #380]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d116      	bne.n	8001934 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001906:	4b5c      	ldr	r3, [pc, #368]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d005      	beq.n	800191e <HAL_RCC_OscConfig+0x152>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d001      	beq.n	800191e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e1bb      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191e:	4b56      	ldr	r3, [pc, #344]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	4952      	ldr	r1, [pc, #328]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 800192e:	4313      	orrs	r3, r2
 8001930:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001932:	e03a      	b.n	80019aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d020      	beq.n	800197e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800193c:	4b4f      	ldr	r3, [pc, #316]	; (8001a7c <HAL_RCC_OscConfig+0x2b0>)
 800193e:	2201      	movs	r2, #1
 8001940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001942:	f7ff f99b 	bl	8000c7c <HAL_GetTick>
 8001946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001948:	e008      	b.n	800195c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800194a:	f7ff f997 	bl	8000c7c <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b02      	cmp	r3, #2
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e19c      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195c:	4b46      	ldr	r3, [pc, #280]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0302 	and.w	r3, r3, #2
 8001964:	2b00      	cmp	r3, #0
 8001966:	d0f0      	beq.n	800194a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001968:	4b43      	ldr	r3, [pc, #268]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	4940      	ldr	r1, [pc, #256]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001978:	4313      	orrs	r3, r2
 800197a:	600b      	str	r3, [r1, #0]
 800197c:	e015      	b.n	80019aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800197e:	4b3f      	ldr	r3, [pc, #252]	; (8001a7c <HAL_RCC_OscConfig+0x2b0>)
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001984:	f7ff f97a 	bl	8000c7c <HAL_GetTick>
 8001988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800198c:	f7ff f976 	bl	8000c7c <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e17b      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199e:	4b36      	ldr	r3, [pc, #216]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d030      	beq.n	8001a18 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d016      	beq.n	80019ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019be:	4b30      	ldr	r3, [pc, #192]	; (8001a80 <HAL_RCC_OscConfig+0x2b4>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c4:	f7ff f95a 	bl	8000c7c <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019cc:	f7ff f956 	bl	8000c7c <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e15b      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019de:	4b26      	ldr	r3, [pc, #152]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 80019e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0f0      	beq.n	80019cc <HAL_RCC_OscConfig+0x200>
 80019ea:	e015      	b.n	8001a18 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ec:	4b24      	ldr	r3, [pc, #144]	; (8001a80 <HAL_RCC_OscConfig+0x2b4>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f2:	f7ff f943 	bl	8000c7c <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019fa:	f7ff f93f 	bl	8000c7c <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e144      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1f0      	bne.n	80019fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 80a0 	beq.w	8001b66 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a2a:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d10f      	bne.n	8001a56 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3e:	4a0e      	ldr	r2, [pc, #56]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a44:	6413      	str	r3, [r2, #64]	; 0x40
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_RCC_OscConfig+0x2ac>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	60bb      	str	r3, [r7, #8]
 8001a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a52:	2301      	movs	r3, #1
 8001a54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_RCC_OscConfig+0x2b8>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d121      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a62:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <HAL_RCC_OscConfig+0x2b8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <HAL_RCC_OscConfig+0x2b8>)
 8001a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a6e:	f7ff f905 	bl	8000c7c <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	e011      	b.n	8001a9a <HAL_RCC_OscConfig+0x2ce>
 8001a76:	bf00      	nop
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	42470000 	.word	0x42470000
 8001a80:	42470e80 	.word	0x42470e80
 8001a84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a88:	f7ff f8f8 	bl	8000c7c <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b02      	cmp	r3, #2
 8001a94:	d901      	bls.n	8001a9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e0fd      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a9a:	4b81      	ldr	r3, [pc, #516]	; (8001ca0 <HAL_RCC_OscConfig+0x4d4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d0f0      	beq.n	8001a88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d106      	bne.n	8001abc <HAL_RCC_OscConfig+0x2f0>
 8001aae:	4b7d      	ldr	r3, [pc, #500]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ab2:	4a7c      	ldr	r2, [pc, #496]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6713      	str	r3, [r2, #112]	; 0x70
 8001aba:	e01c      	b.n	8001af6 <HAL_RCC_OscConfig+0x32a>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2b05      	cmp	r3, #5
 8001ac2:	d10c      	bne.n	8001ade <HAL_RCC_OscConfig+0x312>
 8001ac4:	4b77      	ldr	r3, [pc, #476]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ac8:	4a76      	ldr	r2, [pc, #472]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001aca:	f043 0304 	orr.w	r3, r3, #4
 8001ace:	6713      	str	r3, [r2, #112]	; 0x70
 8001ad0:	4b74      	ldr	r3, [pc, #464]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad4:	4a73      	ldr	r2, [pc, #460]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	6713      	str	r3, [r2, #112]	; 0x70
 8001adc:	e00b      	b.n	8001af6 <HAL_RCC_OscConfig+0x32a>
 8001ade:	4b71      	ldr	r3, [pc, #452]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae2:	4a70      	ldr	r2, [pc, #448]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ae4:	f023 0301 	bic.w	r3, r3, #1
 8001ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8001aea:	4b6e      	ldr	r3, [pc, #440]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aee:	4a6d      	ldr	r2, [pc, #436]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001af0:	f023 0304 	bic.w	r3, r3, #4
 8001af4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d015      	beq.n	8001b2a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afe:	f7ff f8bd 	bl	8000c7c <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b04:	e00a      	b.n	8001b1c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b06:	f7ff f8b9 	bl	8000c7c <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e0bc      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1c:	4b61      	ldr	r3, [pc, #388]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d0ee      	beq.n	8001b06 <HAL_RCC_OscConfig+0x33a>
 8001b28:	e014      	b.n	8001b54 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b2a:	f7ff f8a7 	bl	8000c7c <HAL_GetTick>
 8001b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b30:	e00a      	b.n	8001b48 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b32:	f7ff f8a3 	bl	8000c7c <HAL_GetTick>
 8001b36:	4602      	mov	r2, r0
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e0a6      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b48:	4b56      	ldr	r3, [pc, #344]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b4c:	f003 0302 	and.w	r3, r3, #2
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d1ee      	bne.n	8001b32 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b54:	7dfb      	ldrb	r3, [r7, #23]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d105      	bne.n	8001b66 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b5a:	4b52      	ldr	r3, [pc, #328]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5e:	4a51      	ldr	r2, [pc, #324]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001b60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f000 8092 	beq.w	8001c94 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b70:	4b4c      	ldr	r3, [pc, #304]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 030c 	and.w	r3, r3, #12
 8001b78:	2b08      	cmp	r3, #8
 8001b7a:	d05c      	beq.n	8001c36 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d141      	bne.n	8001c08 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b84:	4b48      	ldr	r3, [pc, #288]	; (8001ca8 <HAL_RCC_OscConfig+0x4dc>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8a:	f7ff f877 	bl	8000c7c <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b92:	f7ff f873 	bl	8000c7c <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e078      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba4:	4b3f      	ldr	r3, [pc, #252]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1f0      	bne.n	8001b92 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69da      	ldr	r2, [r3, #28]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	431a      	orrs	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	019b      	lsls	r3, r3, #6
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc6:	085b      	lsrs	r3, r3, #1
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	041b      	lsls	r3, r3, #16
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd2:	061b      	lsls	r3, r3, #24
 8001bd4:	4933      	ldr	r1, [pc, #204]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bda:	4b33      	ldr	r3, [pc, #204]	; (8001ca8 <HAL_RCC_OscConfig+0x4dc>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff f84c 	bl	8000c7c <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be8:	f7ff f848 	bl	8000c7c <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e04d      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCC_OscConfig+0x41c>
 8001c06:	e045      	b.n	8001c94 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c08:	4b27      	ldr	r3, [pc, #156]	; (8001ca8 <HAL_RCC_OscConfig+0x4dc>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c0e:	f7ff f835 	bl	8000c7c <HAL_GetTick>
 8001c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c14:	e008      	b.n	8001c28 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c16:	f7ff f831 	bl	8000c7c <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d901      	bls.n	8001c28 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e036      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c28:	4b1e      	ldr	r3, [pc, #120]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1f0      	bne.n	8001c16 <HAL_RCC_OscConfig+0x44a>
 8001c34:	e02e      	b.n	8001c94 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d101      	bne.n	8001c42 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e029      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c42:	4b18      	ldr	r3, [pc, #96]	; (8001ca4 <HAL_RCC_OscConfig+0x4d8>)
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	69db      	ldr	r3, [r3, #28]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d11c      	bne.n	8001c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d115      	bne.n	8001c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d10d      	bne.n	8001c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d106      	bne.n	8001c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e000      	b.n	8001c96 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40007000 	.word	0x40007000
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	42470060 	.word	0x42470060

08001cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e0cc      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc0:	4b68      	ldr	r3, [pc, #416]	; (8001e64 <HAL_RCC_ClockConfig+0x1b8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 030f 	and.w	r3, r3, #15
 8001cc8:	683a      	ldr	r2, [r7, #0]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d90c      	bls.n	8001ce8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cce:	4b65      	ldr	r3, [pc, #404]	; (8001e64 <HAL_RCC_ClockConfig+0x1b8>)
 8001cd0:	683a      	ldr	r2, [r7, #0]
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd6:	4b63      	ldr	r3, [pc, #396]	; (8001e64 <HAL_RCC_ClockConfig+0x1b8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	683a      	ldr	r2, [r7, #0]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d001      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e0b8      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d020      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d005      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d00:	4b59      	ldr	r3, [pc, #356]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	4a58      	ldr	r2, [pc, #352]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0308 	and.w	r3, r3, #8
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d18:	4b53      	ldr	r3, [pc, #332]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	4a52      	ldr	r2, [pc, #328]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d24:	4b50      	ldr	r3, [pc, #320]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	494d      	ldr	r1, [pc, #308]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	4313      	orrs	r3, r2
 8001d34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d044      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d107      	bne.n	8001d5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4a:	4b47      	ldr	r3, [pc, #284]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d119      	bne.n	8001d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e07f      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d003      	beq.n	8001d6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	d107      	bne.n	8001d7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d6a:	4b3f      	ldr	r3, [pc, #252]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d109      	bne.n	8001d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e06f      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d7a:	4b3b      	ldr	r3, [pc, #236]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e067      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d8a:	4b37      	ldr	r3, [pc, #220]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f023 0203 	bic.w	r2, r3, #3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	4934      	ldr	r1, [pc, #208]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d9c:	f7fe ff6e 	bl	8000c7c <HAL_GetTick>
 8001da0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da2:	e00a      	b.n	8001dba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da4:	f7fe ff6a 	bl	8000c7c <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d901      	bls.n	8001dba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	e04f      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dba:	4b2b      	ldr	r3, [pc, #172]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 020c 	and.w	r2, r3, #12
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d1eb      	bne.n	8001da4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dcc:	4b25      	ldr	r3, [pc, #148]	; (8001e64 <HAL_RCC_ClockConfig+0x1b8>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 030f 	and.w	r3, r3, #15
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d20c      	bcs.n	8001df4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dda:	4b22      	ldr	r3, [pc, #136]	; (8001e64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	b2d2      	uxtb	r2, r2
 8001de0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de2:	4b20      	ldr	r3, [pc, #128]	; (8001e64 <HAL_RCC_ClockConfig+0x1b8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d001      	beq.n	8001df4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e032      	b.n	8001e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d008      	beq.n	8001e12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e00:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	4916      	ldr	r1, [pc, #88]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d009      	beq.n	8001e32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e1e:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	490e      	ldr	r1, [pc, #56]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e32:	f000 f821 	bl	8001e78 <HAL_RCC_GetSysClockFreq>
 8001e36:	4602      	mov	r2, r0
 8001e38:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	091b      	lsrs	r3, r3, #4
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	490a      	ldr	r1, [pc, #40]	; (8001e6c <HAL_RCC_ClockConfig+0x1c0>)
 8001e44:	5ccb      	ldrb	r3, [r1, r3]
 8001e46:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4a:	4a09      	ldr	r2, [pc, #36]	; (8001e70 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_RCC_ClockConfig+0x1c8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe fece 	bl	8000bf4 <HAL_InitTick>

  return HAL_OK;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40023c00 	.word	0x40023c00
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	080032e8 	.word	0x080032e8
 8001e70:	20000000 	.word	0x20000000
 8001e74:	20000004 	.word	0x20000004

08001e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e78:	b5b0      	push	{r4, r5, r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001e7e:	2100      	movs	r1, #0
 8001e80:	6079      	str	r1, [r7, #4]
 8001e82:	2100      	movs	r1, #0
 8001e84:	60f9      	str	r1, [r7, #12]
 8001e86:	2100      	movs	r1, #0
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e8e:	4952      	ldr	r1, [pc, #328]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e90:	6889      	ldr	r1, [r1, #8]
 8001e92:	f001 010c 	and.w	r1, r1, #12
 8001e96:	2908      	cmp	r1, #8
 8001e98:	d00d      	beq.n	8001eb6 <HAL_RCC_GetSysClockFreq+0x3e>
 8001e9a:	2908      	cmp	r1, #8
 8001e9c:	f200 8094 	bhi.w	8001fc8 <HAL_RCC_GetSysClockFreq+0x150>
 8001ea0:	2900      	cmp	r1, #0
 8001ea2:	d002      	beq.n	8001eaa <HAL_RCC_GetSysClockFreq+0x32>
 8001ea4:	2904      	cmp	r1, #4
 8001ea6:	d003      	beq.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x38>
 8001ea8:	e08e      	b.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001eaa:	4b4c      	ldr	r3, [pc, #304]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x164>)
 8001eac:	60bb      	str	r3, [r7, #8]
       break;
 8001eae:	e08e      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001eb0:	4b4b      	ldr	r3, [pc, #300]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x168>)
 8001eb2:	60bb      	str	r3, [r7, #8]
      break;
 8001eb4:	e08b      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001eb6:	4948      	ldr	r1, [pc, #288]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001eb8:	6849      	ldr	r1, [r1, #4]
 8001eba:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001ebe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ec0:	4945      	ldr	r1, [pc, #276]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ec2:	6849      	ldr	r1, [r1, #4]
 8001ec4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001ec8:	2900      	cmp	r1, #0
 8001eca:	d024      	beq.n	8001f16 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ecc:	4942      	ldr	r1, [pc, #264]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ece:	6849      	ldr	r1, [r1, #4]
 8001ed0:	0989      	lsrs	r1, r1, #6
 8001ed2:	4608      	mov	r0, r1
 8001ed4:	f04f 0100 	mov.w	r1, #0
 8001ed8:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001edc:	f04f 0500 	mov.w	r5, #0
 8001ee0:	ea00 0204 	and.w	r2, r0, r4
 8001ee4:	ea01 0305 	and.w	r3, r1, r5
 8001ee8:	493d      	ldr	r1, [pc, #244]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x168>)
 8001eea:	fb01 f003 	mul.w	r0, r1, r3
 8001eee:	2100      	movs	r1, #0
 8001ef0:	fb01 f102 	mul.w	r1, r1, r2
 8001ef4:	1844      	adds	r4, r0, r1
 8001ef6:	493a      	ldr	r1, [pc, #232]	; (8001fe0 <HAL_RCC_GetSysClockFreq+0x168>)
 8001ef8:	fba2 0101 	umull	r0, r1, r2, r1
 8001efc:	1863      	adds	r3, r4, r1
 8001efe:	4619      	mov	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	461a      	mov	r2, r3
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	f7fe f9c2 	bl	8000290 <__aeabi_uldivmod>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	460b      	mov	r3, r1
 8001f10:	4613      	mov	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	e04a      	b.n	8001fac <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f16:	4b30      	ldr	r3, [pc, #192]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	099b      	lsrs	r3, r3, #6
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	f04f 0300 	mov.w	r3, #0
 8001f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f26:	f04f 0100 	mov.w	r1, #0
 8001f2a:	ea02 0400 	and.w	r4, r2, r0
 8001f2e:	ea03 0501 	and.w	r5, r3, r1
 8001f32:	4620      	mov	r0, r4
 8001f34:	4629      	mov	r1, r5
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	f04f 0300 	mov.w	r3, #0
 8001f3e:	014b      	lsls	r3, r1, #5
 8001f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f44:	0142      	lsls	r2, r0, #5
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	1b00      	subs	r0, r0, r4
 8001f4c:	eb61 0105 	sbc.w	r1, r1, r5
 8001f50:	f04f 0200 	mov.w	r2, #0
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	018b      	lsls	r3, r1, #6
 8001f5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001f5e:	0182      	lsls	r2, r0, #6
 8001f60:	1a12      	subs	r2, r2, r0
 8001f62:	eb63 0301 	sbc.w	r3, r3, r1
 8001f66:	f04f 0000 	mov.w	r0, #0
 8001f6a:	f04f 0100 	mov.w	r1, #0
 8001f6e:	00d9      	lsls	r1, r3, #3
 8001f70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f74:	00d0      	lsls	r0, r2, #3
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	1912      	adds	r2, r2, r4
 8001f7c:	eb45 0303 	adc.w	r3, r5, r3
 8001f80:	f04f 0000 	mov.w	r0, #0
 8001f84:	f04f 0100 	mov.w	r1, #0
 8001f88:	0299      	lsls	r1, r3, #10
 8001f8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001f8e:	0290      	lsls	r0, r2, #10
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4610      	mov	r0, r2
 8001f96:	4619      	mov	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	f04f 0300 	mov.w	r3, #0
 8001fa0:	f7fe f976 	bl	8000290 <__aeabi_uldivmod>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4613      	mov	r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	0c1b      	lsrs	r3, r3, #16
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	60bb      	str	r3, [r7, #8]
      break;
 8001fc6:	e002      	b.n	8001fce <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fc8:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <HAL_RCC_GetSysClockFreq+0x164>)
 8001fca:	60bb      	str	r3, [r7, #8]
      break;
 8001fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fce:	68bb      	ldr	r3, [r7, #8]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bdb0      	pop	{r4, r5, r7, pc}
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	00f42400 	.word	0x00f42400
 8001fe0:	017d7840 	.word	0x017d7840

08001fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fe8:	4b03      	ldr	r3, [pc, #12]	; (8001ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001fea:	681b      	ldr	r3, [r3, #0]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000000 	.word	0x20000000

08001ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002000:	f7ff fff0 	bl	8001fe4 <HAL_RCC_GetHCLKFreq>
 8002004:	4602      	mov	r2, r0
 8002006:	4b05      	ldr	r3, [pc, #20]	; (800201c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	0a9b      	lsrs	r3, r3, #10
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	4903      	ldr	r1, [pc, #12]	; (8002020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002012:	5ccb      	ldrb	r3, [r1, r3]
 8002014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002018:	4618      	mov	r0, r3
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40023800 	.word	0x40023800
 8002020:	080032f8 	.word	0x080032f8

08002024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002028:	f7ff ffdc 	bl	8001fe4 <HAL_RCC_GetHCLKFreq>
 800202c:	4602      	mov	r2, r0
 800202e:	4b05      	ldr	r3, [pc, #20]	; (8002044 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	0b5b      	lsrs	r3, r3, #13
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	4903      	ldr	r1, [pc, #12]	; (8002048 <HAL_RCC_GetPCLK2Freq+0x24>)
 800203a:	5ccb      	ldrb	r3, [r1, r3]
 800203c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002040:	4618      	mov	r0, r3
 8002042:	bd80      	pop	{r7, pc}
 8002044:	40023800 	.word	0x40023800
 8002048:	080032f8 	.word	0x080032f8

0800204c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e03f      	b.n	80020de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d106      	bne.n	8002078 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f7fe fcb0 	bl	80009d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2224      	movs	r2, #36	; 0x24
 800207c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800208e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f000 f90b 	bl	80022ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	691a      	ldr	r2, [r3, #16]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695a      	ldr	r2, [r3, #20]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2220      	movs	r2, #32
 80020d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2220      	movs	r2, #32
 80020d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b088      	sub	sp, #32
 80020ea:	af02      	add	r7, sp, #8
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	603b      	str	r3, [r7, #0]
 80020f2:	4613      	mov	r3, r2
 80020f4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b20      	cmp	r3, #32
 8002104:	f040 8083 	bne.w	800220e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d002      	beq.n	8002114 <HAL_UART_Transmit+0x2e>
 800210e:	88fb      	ldrh	r3, [r7, #6]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e07b      	b.n	8002210 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800211e:	2b01      	cmp	r3, #1
 8002120:	d101      	bne.n	8002126 <HAL_UART_Transmit+0x40>
 8002122:	2302      	movs	r3, #2
 8002124:	e074      	b.n	8002210 <HAL_UART_Transmit+0x12a>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2221      	movs	r2, #33	; 0x21
 8002138:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800213c:	f7fe fd9e 	bl	8000c7c <HAL_GetTick>
 8002140:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	88fa      	ldrh	r2, [r7, #6]
 8002146:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	88fa      	ldrh	r2, [r7, #6]
 800214c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002156:	e042      	b.n	80021de <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800215c:	b29b      	uxth	r3, r3
 800215e:	3b01      	subs	r3, #1
 8002160:	b29a      	uxth	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800216e:	d122      	bne.n	80021b6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2200      	movs	r2, #0
 8002178:	2180      	movs	r1, #128	; 0x80
 800217a:	68f8      	ldr	r0, [r7, #12]
 800217c:	f000 f84c 	bl	8002218 <UART_WaitOnFlagUntilTimeout>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e042      	b.n	8002210 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800219c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d103      	bne.n	80021ae <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	3302      	adds	r3, #2
 80021aa:	60bb      	str	r3, [r7, #8]
 80021ac:	e017      	b.n	80021de <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	3301      	adds	r3, #1
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	e013      	b.n	80021de <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	2200      	movs	r2, #0
 80021be:	2180      	movs	r1, #128	; 0x80
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f829 	bl	8002218 <UART_WaitOnFlagUntilTimeout>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e01f      	b.n	8002210 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	60ba      	str	r2, [r7, #8]
 80021d6:	781a      	ldrb	r2, [r3, #0]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d1b7      	bne.n	8002158 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	2200      	movs	r2, #0
 80021f0:	2140      	movs	r1, #64	; 0x40
 80021f2:	68f8      	ldr	r0, [r7, #12]
 80021f4:	f000 f810 	bl	8002218 <UART_WaitOnFlagUntilTimeout>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e006      	b.n	8002210 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2220      	movs	r2, #32
 8002206:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	e000      	b.n	8002210 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800220e:	2302      	movs	r3, #2
  }
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	4613      	mov	r3, r2
 8002226:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002228:	e02c      	b.n	8002284 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002230:	d028      	beq.n	8002284 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d007      	beq.n	8002248 <UART_WaitOnFlagUntilTimeout+0x30>
 8002238:	f7fe fd20 	bl	8000c7c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	429a      	cmp	r2, r3
 8002246:	d21d      	bcs.n	8002284 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68da      	ldr	r2, [r3, #12]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002256:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	695a      	ldr	r2, [r3, #20]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f022 0201 	bic.w	r2, r2, #1
 8002266:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2220      	movs	r2, #32
 8002274:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e00f      	b.n	80022a4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	4013      	ands	r3, r2
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	429a      	cmp	r2, r3
 8002292:	bf0c      	ite	eq
 8002294:	2301      	moveq	r3, #1
 8002296:	2300      	movne	r3, #0
 8002298:	b2db      	uxtb	r3, r3
 800229a:	461a      	mov	r2, r3
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d0c3      	beq.n	800222a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022b0:	b0bd      	sub	sp, #244	; 0xf4
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80022c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022c8:	68d9      	ldr	r1, [r3, #12]
 80022ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	ea40 0301 	orr.w	r3, r0, r1
 80022d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	431a      	orrs	r2, r3
 80022ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 80022f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002304:	f021 010c 	bic.w	r1, r1, #12
 8002308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002312:	430b      	orrs	r3, r1
 8002314:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002326:	6999      	ldr	r1, [r3, #24]
 8002328:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	ea40 0301 	orr.w	r3, r0, r1
 8002332:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800233e:	f040 81a5 	bne.w	800268c <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4bcd      	ldr	r3, [pc, #820]	; (8002680 <UART_SetConfig+0x3d4>)
 800234a:	429a      	cmp	r2, r3
 800234c:	d006      	beq.n	800235c <UART_SetConfig+0xb0>
 800234e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4bcb      	ldr	r3, [pc, #812]	; (8002684 <UART_SetConfig+0x3d8>)
 8002356:	429a      	cmp	r2, r3
 8002358:	f040 80cb 	bne.w	80024f2 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800235c:	f7ff fe62 	bl	8002024 <HAL_RCC_GetPCLK2Freq>
 8002360:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002364:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002368:	461c      	mov	r4, r3
 800236a:	f04f 0500 	mov.w	r5, #0
 800236e:	4622      	mov	r2, r4
 8002370:	462b      	mov	r3, r5
 8002372:	1891      	adds	r1, r2, r2
 8002374:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8002378:	415b      	adcs	r3, r3
 800237a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800237e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002382:	1912      	adds	r2, r2, r4
 8002384:	eb45 0303 	adc.w	r3, r5, r3
 8002388:	f04f 0000 	mov.w	r0, #0
 800238c:	f04f 0100 	mov.w	r1, #0
 8002390:	00d9      	lsls	r1, r3, #3
 8002392:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002396:	00d0      	lsls	r0, r2, #3
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	1911      	adds	r1, r2, r4
 800239e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 80023a2:	416b      	adcs	r3, r5
 80023a4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80023a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	461a      	mov	r2, r3
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	1891      	adds	r1, r2, r2
 80023b6:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80023ba:	415b      	adcs	r3, r3
 80023bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023c0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80023c4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80023c8:	f7fd ff62 	bl	8000290 <__aeabi_uldivmod>
 80023cc:	4602      	mov	r2, r0
 80023ce:	460b      	mov	r3, r1
 80023d0:	4bad      	ldr	r3, [pc, #692]	; (8002688 <UART_SetConfig+0x3dc>)
 80023d2:	fba3 2302 	umull	r2, r3, r3, r2
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	011e      	lsls	r6, r3, #4
 80023da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80023de:	461c      	mov	r4, r3
 80023e0:	f04f 0500 	mov.w	r5, #0
 80023e4:	4622      	mov	r2, r4
 80023e6:	462b      	mov	r3, r5
 80023e8:	1891      	adds	r1, r2, r2
 80023ea:	67b9      	str	r1, [r7, #120]	; 0x78
 80023ec:	415b      	adcs	r3, r3
 80023ee:	67fb      	str	r3, [r7, #124]	; 0x7c
 80023f0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80023f4:	1912      	adds	r2, r2, r4
 80023f6:	eb45 0303 	adc.w	r3, r5, r3
 80023fa:	f04f 0000 	mov.w	r0, #0
 80023fe:	f04f 0100 	mov.w	r1, #0
 8002402:	00d9      	lsls	r1, r3, #3
 8002404:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002408:	00d0      	lsls	r0, r2, #3
 800240a:	4602      	mov	r2, r0
 800240c:	460b      	mov	r3, r1
 800240e:	1911      	adds	r1, r2, r4
 8002410:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8002414:	416b      	adcs	r3, r5
 8002416:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800241a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	461a      	mov	r2, r3
 8002422:	f04f 0300 	mov.w	r3, #0
 8002426:	1891      	adds	r1, r2, r2
 8002428:	6739      	str	r1, [r7, #112]	; 0x70
 800242a:	415b      	adcs	r3, r3
 800242c:	677b      	str	r3, [r7, #116]	; 0x74
 800242e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002432:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002436:	f7fd ff2b 	bl	8000290 <__aeabi_uldivmod>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4b92      	ldr	r3, [pc, #584]	; (8002688 <UART_SetConfig+0x3dc>)
 8002440:	fba3 1302 	umull	r1, r3, r3, r2
 8002444:	095b      	lsrs	r3, r3, #5
 8002446:	2164      	movs	r1, #100	; 0x64
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	3332      	adds	r3, #50	; 0x32
 8002452:	4a8d      	ldr	r2, [pc, #564]	; (8002688 <UART_SetConfig+0x3dc>)
 8002454:	fba2 2303 	umull	r2, r3, r2, r3
 8002458:	095b      	lsrs	r3, r3, #5
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002460:	441e      	add	r6, r3
 8002462:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002466:	4618      	mov	r0, r3
 8002468:	f04f 0100 	mov.w	r1, #0
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	1894      	adds	r4, r2, r2
 8002472:	66bc      	str	r4, [r7, #104]	; 0x68
 8002474:	415b      	adcs	r3, r3
 8002476:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002478:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800247c:	1812      	adds	r2, r2, r0
 800247e:	eb41 0303 	adc.w	r3, r1, r3
 8002482:	f04f 0400 	mov.w	r4, #0
 8002486:	f04f 0500 	mov.w	r5, #0
 800248a:	00dd      	lsls	r5, r3, #3
 800248c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002490:	00d4      	lsls	r4, r2, #3
 8002492:	4622      	mov	r2, r4
 8002494:	462b      	mov	r3, r5
 8002496:	1814      	adds	r4, r2, r0
 8002498:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800249c:	414b      	adcs	r3, r1
 800249e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80024a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	461a      	mov	r2, r3
 80024aa:	f04f 0300 	mov.w	r3, #0
 80024ae:	1891      	adds	r1, r2, r2
 80024b0:	6639      	str	r1, [r7, #96]	; 0x60
 80024b2:	415b      	adcs	r3, r3
 80024b4:	667b      	str	r3, [r7, #100]	; 0x64
 80024b6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80024ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80024be:	f7fd fee7 	bl	8000290 <__aeabi_uldivmod>
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	4b70      	ldr	r3, [pc, #448]	; (8002688 <UART_SetConfig+0x3dc>)
 80024c8:	fba3 1302 	umull	r1, r3, r3, r2
 80024cc:	095b      	lsrs	r3, r3, #5
 80024ce:	2164      	movs	r1, #100	; 0x64
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	3332      	adds	r3, #50	; 0x32
 80024da:	4a6b      	ldr	r2, [pc, #428]	; (8002688 <UART_SetConfig+0x3dc>)
 80024dc:	fba2 2303 	umull	r2, r3, r2, r3
 80024e0:	095b      	lsrs	r3, r3, #5
 80024e2:	f003 0207 	and.w	r2, r3, #7
 80024e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4432      	add	r2, r6
 80024ee:	609a      	str	r2, [r3, #8]
 80024f0:	e26d      	b.n	80029ce <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024f2:	f7ff fd83 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 80024f6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80024fe:	461c      	mov	r4, r3
 8002500:	f04f 0500 	mov.w	r5, #0
 8002504:	4622      	mov	r2, r4
 8002506:	462b      	mov	r3, r5
 8002508:	1891      	adds	r1, r2, r2
 800250a:	65b9      	str	r1, [r7, #88]	; 0x58
 800250c:	415b      	adcs	r3, r3
 800250e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002510:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002514:	1912      	adds	r2, r2, r4
 8002516:	eb45 0303 	adc.w	r3, r5, r3
 800251a:	f04f 0000 	mov.w	r0, #0
 800251e:	f04f 0100 	mov.w	r1, #0
 8002522:	00d9      	lsls	r1, r3, #3
 8002524:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002528:	00d0      	lsls	r0, r2, #3
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	1911      	adds	r1, r2, r4
 8002530:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8002534:	416b      	adcs	r3, r5
 8002536:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800253a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	461a      	mov	r2, r3
 8002542:	f04f 0300 	mov.w	r3, #0
 8002546:	1891      	adds	r1, r2, r2
 8002548:	6539      	str	r1, [r7, #80]	; 0x50
 800254a:	415b      	adcs	r3, r3
 800254c:	657b      	str	r3, [r7, #84]	; 0x54
 800254e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002552:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8002556:	f7fd fe9b 	bl	8000290 <__aeabi_uldivmod>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4b4a      	ldr	r3, [pc, #296]	; (8002688 <UART_SetConfig+0x3dc>)
 8002560:	fba3 2302 	umull	r2, r3, r3, r2
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	011e      	lsls	r6, r3, #4
 8002568:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800256c:	461c      	mov	r4, r3
 800256e:	f04f 0500 	mov.w	r5, #0
 8002572:	4622      	mov	r2, r4
 8002574:	462b      	mov	r3, r5
 8002576:	1891      	adds	r1, r2, r2
 8002578:	64b9      	str	r1, [r7, #72]	; 0x48
 800257a:	415b      	adcs	r3, r3
 800257c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800257e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002582:	1912      	adds	r2, r2, r4
 8002584:	eb45 0303 	adc.w	r3, r5, r3
 8002588:	f04f 0000 	mov.w	r0, #0
 800258c:	f04f 0100 	mov.w	r1, #0
 8002590:	00d9      	lsls	r1, r3, #3
 8002592:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002596:	00d0      	lsls	r0, r2, #3
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	1911      	adds	r1, r2, r4
 800259e:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80025a2:	416b      	adcs	r3, r5
 80025a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80025a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	461a      	mov	r2, r3
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	1891      	adds	r1, r2, r2
 80025b6:	6439      	str	r1, [r7, #64]	; 0x40
 80025b8:	415b      	adcs	r3, r3
 80025ba:	647b      	str	r3, [r7, #68]	; 0x44
 80025bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80025c0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80025c4:	f7fd fe64 	bl	8000290 <__aeabi_uldivmod>
 80025c8:	4602      	mov	r2, r0
 80025ca:	460b      	mov	r3, r1
 80025cc:	4b2e      	ldr	r3, [pc, #184]	; (8002688 <UART_SetConfig+0x3dc>)
 80025ce:	fba3 1302 	umull	r1, r3, r3, r2
 80025d2:	095b      	lsrs	r3, r3, #5
 80025d4:	2164      	movs	r1, #100	; 0x64
 80025d6:	fb01 f303 	mul.w	r3, r1, r3
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	00db      	lsls	r3, r3, #3
 80025de:	3332      	adds	r3, #50	; 0x32
 80025e0:	4a29      	ldr	r2, [pc, #164]	; (8002688 <UART_SetConfig+0x3dc>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	095b      	lsrs	r3, r3, #5
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025ee:	441e      	add	r6, r3
 80025f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80025f4:	4618      	mov	r0, r3
 80025f6:	f04f 0100 	mov.w	r1, #0
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	1894      	adds	r4, r2, r2
 8002600:	63bc      	str	r4, [r7, #56]	; 0x38
 8002602:	415b      	adcs	r3, r3
 8002604:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002606:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800260a:	1812      	adds	r2, r2, r0
 800260c:	eb41 0303 	adc.w	r3, r1, r3
 8002610:	f04f 0400 	mov.w	r4, #0
 8002614:	f04f 0500 	mov.w	r5, #0
 8002618:	00dd      	lsls	r5, r3, #3
 800261a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800261e:	00d4      	lsls	r4, r2, #3
 8002620:	4622      	mov	r2, r4
 8002622:	462b      	mov	r3, r5
 8002624:	1814      	adds	r4, r2, r0
 8002626:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800262a:	414b      	adcs	r3, r1
 800262c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	461a      	mov	r2, r3
 8002638:	f04f 0300 	mov.w	r3, #0
 800263c:	1891      	adds	r1, r2, r2
 800263e:	6339      	str	r1, [r7, #48]	; 0x30
 8002640:	415b      	adcs	r3, r3
 8002642:	637b      	str	r3, [r7, #52]	; 0x34
 8002644:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002648:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800264c:	f7fd fe20 	bl	8000290 <__aeabi_uldivmod>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <UART_SetConfig+0x3dc>)
 8002656:	fba3 1302 	umull	r1, r3, r3, r2
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	2164      	movs	r1, #100	; 0x64
 800265e:	fb01 f303 	mul.w	r3, r1, r3
 8002662:	1ad3      	subs	r3, r2, r3
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	3332      	adds	r3, #50	; 0x32
 8002668:	4a07      	ldr	r2, [pc, #28]	; (8002688 <UART_SetConfig+0x3dc>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	f003 0207 	and.w	r2, r3, #7
 8002674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4432      	add	r2, r6
 800267c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800267e:	e1a6      	b.n	80029ce <UART_SetConfig+0x722>
 8002680:	40011000 	.word	0x40011000
 8002684:	40011400 	.word	0x40011400
 8002688:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800268c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	4bd1      	ldr	r3, [pc, #836]	; (80029d8 <UART_SetConfig+0x72c>)
 8002694:	429a      	cmp	r2, r3
 8002696:	d006      	beq.n	80026a6 <UART_SetConfig+0x3fa>
 8002698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4bcf      	ldr	r3, [pc, #828]	; (80029dc <UART_SetConfig+0x730>)
 80026a0:	429a      	cmp	r2, r3
 80026a2:	f040 80ca 	bne.w	800283a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 80026a6:	f7ff fcbd 	bl	8002024 <HAL_RCC_GetPCLK2Freq>
 80026aa:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026ae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80026b2:	461c      	mov	r4, r3
 80026b4:	f04f 0500 	mov.w	r5, #0
 80026b8:	4622      	mov	r2, r4
 80026ba:	462b      	mov	r3, r5
 80026bc:	1891      	adds	r1, r2, r2
 80026be:	62b9      	str	r1, [r7, #40]	; 0x28
 80026c0:	415b      	adcs	r3, r3
 80026c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026c8:	1912      	adds	r2, r2, r4
 80026ca:	eb45 0303 	adc.w	r3, r5, r3
 80026ce:	f04f 0000 	mov.w	r0, #0
 80026d2:	f04f 0100 	mov.w	r1, #0
 80026d6:	00d9      	lsls	r1, r3, #3
 80026d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026dc:	00d0      	lsls	r0, r2, #3
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	eb12 0a04 	adds.w	sl, r2, r4
 80026e6:	eb43 0b05 	adc.w	fp, r3, r5
 80026ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f04f 0100 	mov.w	r1, #0
 80026f6:	f04f 0200 	mov.w	r2, #0
 80026fa:	f04f 0300 	mov.w	r3, #0
 80026fe:	008b      	lsls	r3, r1, #2
 8002700:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002704:	0082      	lsls	r2, r0, #2
 8002706:	4650      	mov	r0, sl
 8002708:	4659      	mov	r1, fp
 800270a:	f7fd fdc1 	bl	8000290 <__aeabi_uldivmod>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4bb3      	ldr	r3, [pc, #716]	; (80029e0 <UART_SetConfig+0x734>)
 8002714:	fba3 2302 	umull	r2, r3, r3, r2
 8002718:	095b      	lsrs	r3, r3, #5
 800271a:	011e      	lsls	r6, r3, #4
 800271c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002720:	4618      	mov	r0, r3
 8002722:	f04f 0100 	mov.w	r1, #0
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	1894      	adds	r4, r2, r2
 800272c:	623c      	str	r4, [r7, #32]
 800272e:	415b      	adcs	r3, r3
 8002730:	627b      	str	r3, [r7, #36]	; 0x24
 8002732:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002736:	1812      	adds	r2, r2, r0
 8002738:	eb41 0303 	adc.w	r3, r1, r3
 800273c:	f04f 0400 	mov.w	r4, #0
 8002740:	f04f 0500 	mov.w	r5, #0
 8002744:	00dd      	lsls	r5, r3, #3
 8002746:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800274a:	00d4      	lsls	r4, r2, #3
 800274c:	4622      	mov	r2, r4
 800274e:	462b      	mov	r3, r5
 8002750:	1814      	adds	r4, r2, r0
 8002752:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8002756:	414b      	adcs	r3, r1
 8002758:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800275c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	4618      	mov	r0, r3
 8002764:	f04f 0100 	mov.w	r1, #0
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	008b      	lsls	r3, r1, #2
 8002772:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002776:	0082      	lsls	r2, r0, #2
 8002778:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800277c:	f7fd fd88 	bl	8000290 <__aeabi_uldivmod>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4b96      	ldr	r3, [pc, #600]	; (80029e0 <UART_SetConfig+0x734>)
 8002786:	fba3 1302 	umull	r1, r3, r3, r2
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	2164      	movs	r1, #100	; 0x64
 800278e:	fb01 f303 	mul.w	r3, r1, r3
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	3332      	adds	r3, #50	; 0x32
 8002798:	4a91      	ldr	r2, [pc, #580]	; (80029e0 <UART_SetConfig+0x734>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027a4:	441e      	add	r6, r3
 80027a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80027aa:	4618      	mov	r0, r3
 80027ac:	f04f 0100 	mov.w	r1, #0
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	1894      	adds	r4, r2, r2
 80027b6:	61bc      	str	r4, [r7, #24]
 80027b8:	415b      	adcs	r3, r3
 80027ba:	61fb      	str	r3, [r7, #28]
 80027bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027c0:	1812      	adds	r2, r2, r0
 80027c2:	eb41 0303 	adc.w	r3, r1, r3
 80027c6:	f04f 0400 	mov.w	r4, #0
 80027ca:	f04f 0500 	mov.w	r5, #0
 80027ce:	00dd      	lsls	r5, r3, #3
 80027d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80027d4:	00d4      	lsls	r4, r2, #3
 80027d6:	4622      	mov	r2, r4
 80027d8:	462b      	mov	r3, r5
 80027da:	1814      	adds	r4, r2, r0
 80027dc:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 80027e0:	414b      	adcs	r3, r1
 80027e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80027e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f04f 0100 	mov.w	r1, #0
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	008b      	lsls	r3, r1, #2
 80027fc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002800:	0082      	lsls	r2, r0, #2
 8002802:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002806:	f7fd fd43 	bl	8000290 <__aeabi_uldivmod>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4b74      	ldr	r3, [pc, #464]	; (80029e0 <UART_SetConfig+0x734>)
 8002810:	fba3 1302 	umull	r1, r3, r3, r2
 8002814:	095b      	lsrs	r3, r3, #5
 8002816:	2164      	movs	r1, #100	; 0x64
 8002818:	fb01 f303 	mul.w	r3, r1, r3
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	3332      	adds	r3, #50	; 0x32
 8002822:	4a6f      	ldr	r2, [pc, #444]	; (80029e0 <UART_SetConfig+0x734>)
 8002824:	fba2 2303 	umull	r2, r3, r2, r3
 8002828:	095b      	lsrs	r3, r3, #5
 800282a:	f003 020f 	and.w	r2, r3, #15
 800282e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4432      	add	r2, r6
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	e0c9      	b.n	80029ce <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800283a:	f7ff fbdf 	bl	8001ffc <HAL_RCC_GetPCLK1Freq>
 800283e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002842:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002846:	461c      	mov	r4, r3
 8002848:	f04f 0500 	mov.w	r5, #0
 800284c:	4622      	mov	r2, r4
 800284e:	462b      	mov	r3, r5
 8002850:	1891      	adds	r1, r2, r2
 8002852:	6139      	str	r1, [r7, #16]
 8002854:	415b      	adcs	r3, r3
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800285c:	1912      	adds	r2, r2, r4
 800285e:	eb45 0303 	adc.w	r3, r5, r3
 8002862:	f04f 0000 	mov.w	r0, #0
 8002866:	f04f 0100 	mov.w	r1, #0
 800286a:	00d9      	lsls	r1, r3, #3
 800286c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002870:	00d0      	lsls	r0, r2, #3
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	eb12 0804 	adds.w	r8, r2, r4
 800287a:	eb43 0905 	adc.w	r9, r3, r5
 800287e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	4618      	mov	r0, r3
 8002886:	f04f 0100 	mov.w	r1, #0
 800288a:	f04f 0200 	mov.w	r2, #0
 800288e:	f04f 0300 	mov.w	r3, #0
 8002892:	008b      	lsls	r3, r1, #2
 8002894:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002898:	0082      	lsls	r2, r0, #2
 800289a:	4640      	mov	r0, r8
 800289c:	4649      	mov	r1, r9
 800289e:	f7fd fcf7 	bl	8000290 <__aeabi_uldivmod>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4b4e      	ldr	r3, [pc, #312]	; (80029e0 <UART_SetConfig+0x734>)
 80028a8:	fba3 2302 	umull	r2, r3, r3, r2
 80028ac:	095b      	lsrs	r3, r3, #5
 80028ae:	011e      	lsls	r6, r3, #4
 80028b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80028b4:	4618      	mov	r0, r3
 80028b6:	f04f 0100 	mov.w	r1, #0
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	1894      	adds	r4, r2, r2
 80028c0:	60bc      	str	r4, [r7, #8]
 80028c2:	415b      	adcs	r3, r3
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028ca:	1812      	adds	r2, r2, r0
 80028cc:	eb41 0303 	adc.w	r3, r1, r3
 80028d0:	f04f 0400 	mov.w	r4, #0
 80028d4:	f04f 0500 	mov.w	r5, #0
 80028d8:	00dd      	lsls	r5, r3, #3
 80028da:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80028de:	00d4      	lsls	r4, r2, #3
 80028e0:	4622      	mov	r2, r4
 80028e2:	462b      	mov	r3, r5
 80028e4:	1814      	adds	r4, r2, r0
 80028e6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80028ea:	414b      	adcs	r3, r1
 80028ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80028f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f04f 0100 	mov.w	r1, #0
 80028fc:	f04f 0200 	mov.w	r2, #0
 8002900:	f04f 0300 	mov.w	r3, #0
 8002904:	008b      	lsls	r3, r1, #2
 8002906:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800290a:	0082      	lsls	r2, r0, #2
 800290c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002910:	f7fd fcbe 	bl	8000290 <__aeabi_uldivmod>
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	4b31      	ldr	r3, [pc, #196]	; (80029e0 <UART_SetConfig+0x734>)
 800291a:	fba3 1302 	umull	r1, r3, r3, r2
 800291e:	095b      	lsrs	r3, r3, #5
 8002920:	2164      	movs	r1, #100	; 0x64
 8002922:	fb01 f303 	mul.w	r3, r1, r3
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	3332      	adds	r3, #50	; 0x32
 800292c:	4a2c      	ldr	r2, [pc, #176]	; (80029e0 <UART_SetConfig+0x734>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002938:	441e      	add	r6, r3
 800293a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800293e:	4618      	mov	r0, r3
 8002940:	f04f 0100 	mov.w	r1, #0
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	1894      	adds	r4, r2, r2
 800294a:	603c      	str	r4, [r7, #0]
 800294c:	415b      	adcs	r3, r3
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002954:	1812      	adds	r2, r2, r0
 8002956:	eb41 0303 	adc.w	r3, r1, r3
 800295a:	f04f 0400 	mov.w	r4, #0
 800295e:	f04f 0500 	mov.w	r5, #0
 8002962:	00dd      	lsls	r5, r3, #3
 8002964:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002968:	00d4      	lsls	r4, r2, #3
 800296a:	4622      	mov	r2, r4
 800296c:	462b      	mov	r3, r5
 800296e:	1814      	adds	r4, r2, r0
 8002970:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8002974:	414b      	adcs	r3, r1
 8002976:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800297a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	4618      	mov	r0, r3
 8002982:	f04f 0100 	mov.w	r1, #0
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	f04f 0300 	mov.w	r3, #0
 800298e:	008b      	lsls	r3, r1, #2
 8002990:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002994:	0082      	lsls	r2, r0, #2
 8002996:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800299a:	f7fd fc79 	bl	8000290 <__aeabi_uldivmod>
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4b0f      	ldr	r3, [pc, #60]	; (80029e0 <UART_SetConfig+0x734>)
 80029a4:	fba3 1302 	umull	r1, r3, r3, r2
 80029a8:	095b      	lsrs	r3, r3, #5
 80029aa:	2164      	movs	r1, #100	; 0x64
 80029ac:	fb01 f303 	mul.w	r3, r1, r3
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	3332      	adds	r3, #50	; 0x32
 80029b6:	4a0a      	ldr	r2, [pc, #40]	; (80029e0 <UART_SetConfig+0x734>)
 80029b8:	fba2 2303 	umull	r2, r3, r2, r3
 80029bc:	095b      	lsrs	r3, r3, #5
 80029be:	f003 020f 	and.w	r2, r3, #15
 80029c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4432      	add	r2, r6
 80029ca:	609a      	str	r2, [r3, #8]
}
 80029cc:	e7ff      	b.n	80029ce <UART_SetConfig+0x722>
 80029ce:	bf00      	nop
 80029d0:	37f4      	adds	r7, #244	; 0xf4
 80029d2:	46bd      	mov	sp, r7
 80029d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029d8:	40011000 	.word	0x40011000
 80029dc:	40011400 	.word	0x40011400
 80029e0:	51eb851f 	.word	0x51eb851f

080029e4 <__errno>:
 80029e4:	4b01      	ldr	r3, [pc, #4]	; (80029ec <__errno+0x8>)
 80029e6:	6818      	ldr	r0, [r3, #0]
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	2000000c 	.word	0x2000000c

080029f0 <__libc_init_array>:
 80029f0:	b570      	push	{r4, r5, r6, lr}
 80029f2:	4d0d      	ldr	r5, [pc, #52]	; (8002a28 <__libc_init_array+0x38>)
 80029f4:	4c0d      	ldr	r4, [pc, #52]	; (8002a2c <__libc_init_array+0x3c>)
 80029f6:	1b64      	subs	r4, r4, r5
 80029f8:	10a4      	asrs	r4, r4, #2
 80029fa:	2600      	movs	r6, #0
 80029fc:	42a6      	cmp	r6, r4
 80029fe:	d109      	bne.n	8002a14 <__libc_init_array+0x24>
 8002a00:	4d0b      	ldr	r5, [pc, #44]	; (8002a30 <__libc_init_array+0x40>)
 8002a02:	4c0c      	ldr	r4, [pc, #48]	; (8002a34 <__libc_init_array+0x44>)
 8002a04:	f000 fc4e 	bl	80032a4 <_init>
 8002a08:	1b64      	subs	r4, r4, r5
 8002a0a:	10a4      	asrs	r4, r4, #2
 8002a0c:	2600      	movs	r6, #0
 8002a0e:	42a6      	cmp	r6, r4
 8002a10:	d105      	bne.n	8002a1e <__libc_init_array+0x2e>
 8002a12:	bd70      	pop	{r4, r5, r6, pc}
 8002a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a18:	4798      	blx	r3
 8002a1a:	3601      	adds	r6, #1
 8002a1c:	e7ee      	b.n	80029fc <__libc_init_array+0xc>
 8002a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a22:	4798      	blx	r3
 8002a24:	3601      	adds	r6, #1
 8002a26:	e7f2      	b.n	8002a0e <__libc_init_array+0x1e>
 8002a28:	08003344 	.word	0x08003344
 8002a2c:	08003344 	.word	0x08003344
 8002a30:	08003344 	.word	0x08003344
 8002a34:	08003348 	.word	0x08003348

08002a38 <memset>:
 8002a38:	4402      	add	r2, r0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d100      	bne.n	8002a42 <memset+0xa>
 8002a40:	4770      	bx	lr
 8002a42:	f803 1b01 	strb.w	r1, [r3], #1
 8002a46:	e7f9      	b.n	8002a3c <memset+0x4>

08002a48 <_vsiprintf_r>:
 8002a48:	b500      	push	{lr}
 8002a4a:	b09b      	sub	sp, #108	; 0x6c
 8002a4c:	9100      	str	r1, [sp, #0]
 8002a4e:	9104      	str	r1, [sp, #16]
 8002a50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002a54:	9105      	str	r1, [sp, #20]
 8002a56:	9102      	str	r1, [sp, #8]
 8002a58:	4905      	ldr	r1, [pc, #20]	; (8002a70 <_vsiprintf_r+0x28>)
 8002a5a:	9103      	str	r1, [sp, #12]
 8002a5c:	4669      	mov	r1, sp
 8002a5e:	f000 f86f 	bl	8002b40 <_svfiprintf_r>
 8002a62:	9b00      	ldr	r3, [sp, #0]
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
 8002a68:	b01b      	add	sp, #108	; 0x6c
 8002a6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a6e:	bf00      	nop
 8002a70:	ffff0208 	.word	0xffff0208

08002a74 <vsiprintf>:
 8002a74:	4613      	mov	r3, r2
 8002a76:	460a      	mov	r2, r1
 8002a78:	4601      	mov	r1, r0
 8002a7a:	4802      	ldr	r0, [pc, #8]	; (8002a84 <vsiprintf+0x10>)
 8002a7c:	6800      	ldr	r0, [r0, #0]
 8002a7e:	f7ff bfe3 	b.w	8002a48 <_vsiprintf_r>
 8002a82:	bf00      	nop
 8002a84:	2000000c 	.word	0x2000000c

08002a88 <__ssputs_r>:
 8002a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a8c:	688e      	ldr	r6, [r1, #8]
 8002a8e:	429e      	cmp	r6, r3
 8002a90:	4682      	mov	sl, r0
 8002a92:	460c      	mov	r4, r1
 8002a94:	4690      	mov	r8, r2
 8002a96:	461f      	mov	r7, r3
 8002a98:	d838      	bhi.n	8002b0c <__ssputs_r+0x84>
 8002a9a:	898a      	ldrh	r2, [r1, #12]
 8002a9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002aa0:	d032      	beq.n	8002b08 <__ssputs_r+0x80>
 8002aa2:	6825      	ldr	r5, [r4, #0]
 8002aa4:	6909      	ldr	r1, [r1, #16]
 8002aa6:	eba5 0901 	sub.w	r9, r5, r1
 8002aaa:	6965      	ldr	r5, [r4, #20]
 8002aac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002ab0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	444b      	add	r3, r9
 8002ab8:	106d      	asrs	r5, r5, #1
 8002aba:	429d      	cmp	r5, r3
 8002abc:	bf38      	it	cc
 8002abe:	461d      	movcc	r5, r3
 8002ac0:	0553      	lsls	r3, r2, #21
 8002ac2:	d531      	bpl.n	8002b28 <__ssputs_r+0xa0>
 8002ac4:	4629      	mov	r1, r5
 8002ac6:	f000 fb47 	bl	8003158 <_malloc_r>
 8002aca:	4606      	mov	r6, r0
 8002acc:	b950      	cbnz	r0, 8002ae4 <__ssputs_r+0x5c>
 8002ace:	230c      	movs	r3, #12
 8002ad0:	f8ca 3000 	str.w	r3, [sl]
 8002ad4:	89a3      	ldrh	r3, [r4, #12]
 8002ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ada:	81a3      	strh	r3, [r4, #12]
 8002adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ae4:	6921      	ldr	r1, [r4, #16]
 8002ae6:	464a      	mov	r2, r9
 8002ae8:	f000 fabe 	bl	8003068 <memcpy>
 8002aec:	89a3      	ldrh	r3, [r4, #12]
 8002aee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002af6:	81a3      	strh	r3, [r4, #12]
 8002af8:	6126      	str	r6, [r4, #16]
 8002afa:	6165      	str	r5, [r4, #20]
 8002afc:	444e      	add	r6, r9
 8002afe:	eba5 0509 	sub.w	r5, r5, r9
 8002b02:	6026      	str	r6, [r4, #0]
 8002b04:	60a5      	str	r5, [r4, #8]
 8002b06:	463e      	mov	r6, r7
 8002b08:	42be      	cmp	r6, r7
 8002b0a:	d900      	bls.n	8002b0e <__ssputs_r+0x86>
 8002b0c:	463e      	mov	r6, r7
 8002b0e:	4632      	mov	r2, r6
 8002b10:	6820      	ldr	r0, [r4, #0]
 8002b12:	4641      	mov	r1, r8
 8002b14:	f000 fab6 	bl	8003084 <memmove>
 8002b18:	68a3      	ldr	r3, [r4, #8]
 8002b1a:	6822      	ldr	r2, [r4, #0]
 8002b1c:	1b9b      	subs	r3, r3, r6
 8002b1e:	4432      	add	r2, r6
 8002b20:	60a3      	str	r3, [r4, #8]
 8002b22:	6022      	str	r2, [r4, #0]
 8002b24:	2000      	movs	r0, #0
 8002b26:	e7db      	b.n	8002ae0 <__ssputs_r+0x58>
 8002b28:	462a      	mov	r2, r5
 8002b2a:	f000 fb6f 	bl	800320c <_realloc_r>
 8002b2e:	4606      	mov	r6, r0
 8002b30:	2800      	cmp	r0, #0
 8002b32:	d1e1      	bne.n	8002af8 <__ssputs_r+0x70>
 8002b34:	6921      	ldr	r1, [r4, #16]
 8002b36:	4650      	mov	r0, sl
 8002b38:	f000 fabe 	bl	80030b8 <_free_r>
 8002b3c:	e7c7      	b.n	8002ace <__ssputs_r+0x46>
	...

08002b40 <_svfiprintf_r>:
 8002b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b44:	4698      	mov	r8, r3
 8002b46:	898b      	ldrh	r3, [r1, #12]
 8002b48:	061b      	lsls	r3, r3, #24
 8002b4a:	b09d      	sub	sp, #116	; 0x74
 8002b4c:	4607      	mov	r7, r0
 8002b4e:	460d      	mov	r5, r1
 8002b50:	4614      	mov	r4, r2
 8002b52:	d50e      	bpl.n	8002b72 <_svfiprintf_r+0x32>
 8002b54:	690b      	ldr	r3, [r1, #16]
 8002b56:	b963      	cbnz	r3, 8002b72 <_svfiprintf_r+0x32>
 8002b58:	2140      	movs	r1, #64	; 0x40
 8002b5a:	f000 fafd 	bl	8003158 <_malloc_r>
 8002b5e:	6028      	str	r0, [r5, #0]
 8002b60:	6128      	str	r0, [r5, #16]
 8002b62:	b920      	cbnz	r0, 8002b6e <_svfiprintf_r+0x2e>
 8002b64:	230c      	movs	r3, #12
 8002b66:	603b      	str	r3, [r7, #0]
 8002b68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b6c:	e0d1      	b.n	8002d12 <_svfiprintf_r+0x1d2>
 8002b6e:	2340      	movs	r3, #64	; 0x40
 8002b70:	616b      	str	r3, [r5, #20]
 8002b72:	2300      	movs	r3, #0
 8002b74:	9309      	str	r3, [sp, #36]	; 0x24
 8002b76:	2320      	movs	r3, #32
 8002b78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002b7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b80:	2330      	movs	r3, #48	; 0x30
 8002b82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002d2c <_svfiprintf_r+0x1ec>
 8002b86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002b8a:	f04f 0901 	mov.w	r9, #1
 8002b8e:	4623      	mov	r3, r4
 8002b90:	469a      	mov	sl, r3
 8002b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b96:	b10a      	cbz	r2, 8002b9c <_svfiprintf_r+0x5c>
 8002b98:	2a25      	cmp	r2, #37	; 0x25
 8002b9a:	d1f9      	bne.n	8002b90 <_svfiprintf_r+0x50>
 8002b9c:	ebba 0b04 	subs.w	fp, sl, r4
 8002ba0:	d00b      	beq.n	8002bba <_svfiprintf_r+0x7a>
 8002ba2:	465b      	mov	r3, fp
 8002ba4:	4622      	mov	r2, r4
 8002ba6:	4629      	mov	r1, r5
 8002ba8:	4638      	mov	r0, r7
 8002baa:	f7ff ff6d 	bl	8002a88 <__ssputs_r>
 8002bae:	3001      	adds	r0, #1
 8002bb0:	f000 80aa 	beq.w	8002d08 <_svfiprintf_r+0x1c8>
 8002bb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002bb6:	445a      	add	r2, fp
 8002bb8:	9209      	str	r2, [sp, #36]	; 0x24
 8002bba:	f89a 3000 	ldrb.w	r3, [sl]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f000 80a2 	beq.w	8002d08 <_svfiprintf_r+0x1c8>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002bca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002bce:	f10a 0a01 	add.w	sl, sl, #1
 8002bd2:	9304      	str	r3, [sp, #16]
 8002bd4:	9307      	str	r3, [sp, #28]
 8002bd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002bda:	931a      	str	r3, [sp, #104]	; 0x68
 8002bdc:	4654      	mov	r4, sl
 8002bde:	2205      	movs	r2, #5
 8002be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002be4:	4851      	ldr	r0, [pc, #324]	; (8002d2c <_svfiprintf_r+0x1ec>)
 8002be6:	f7fd fb03 	bl	80001f0 <memchr>
 8002bea:	9a04      	ldr	r2, [sp, #16]
 8002bec:	b9d8      	cbnz	r0, 8002c26 <_svfiprintf_r+0xe6>
 8002bee:	06d0      	lsls	r0, r2, #27
 8002bf0:	bf44      	itt	mi
 8002bf2:	2320      	movmi	r3, #32
 8002bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002bf8:	0711      	lsls	r1, r2, #28
 8002bfa:	bf44      	itt	mi
 8002bfc:	232b      	movmi	r3, #43	; 0x2b
 8002bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002c02:	f89a 3000 	ldrb.w	r3, [sl]
 8002c06:	2b2a      	cmp	r3, #42	; 0x2a
 8002c08:	d015      	beq.n	8002c36 <_svfiprintf_r+0xf6>
 8002c0a:	9a07      	ldr	r2, [sp, #28]
 8002c0c:	4654      	mov	r4, sl
 8002c0e:	2000      	movs	r0, #0
 8002c10:	f04f 0c0a 	mov.w	ip, #10
 8002c14:	4621      	mov	r1, r4
 8002c16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c1a:	3b30      	subs	r3, #48	; 0x30
 8002c1c:	2b09      	cmp	r3, #9
 8002c1e:	d94e      	bls.n	8002cbe <_svfiprintf_r+0x17e>
 8002c20:	b1b0      	cbz	r0, 8002c50 <_svfiprintf_r+0x110>
 8002c22:	9207      	str	r2, [sp, #28]
 8002c24:	e014      	b.n	8002c50 <_svfiprintf_r+0x110>
 8002c26:	eba0 0308 	sub.w	r3, r0, r8
 8002c2a:	fa09 f303 	lsl.w	r3, r9, r3
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	9304      	str	r3, [sp, #16]
 8002c32:	46a2      	mov	sl, r4
 8002c34:	e7d2      	b.n	8002bdc <_svfiprintf_r+0x9c>
 8002c36:	9b03      	ldr	r3, [sp, #12]
 8002c38:	1d19      	adds	r1, r3, #4
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	9103      	str	r1, [sp, #12]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	bfbb      	ittet	lt
 8002c42:	425b      	neglt	r3, r3
 8002c44:	f042 0202 	orrlt.w	r2, r2, #2
 8002c48:	9307      	strge	r3, [sp, #28]
 8002c4a:	9307      	strlt	r3, [sp, #28]
 8002c4c:	bfb8      	it	lt
 8002c4e:	9204      	strlt	r2, [sp, #16]
 8002c50:	7823      	ldrb	r3, [r4, #0]
 8002c52:	2b2e      	cmp	r3, #46	; 0x2e
 8002c54:	d10c      	bne.n	8002c70 <_svfiprintf_r+0x130>
 8002c56:	7863      	ldrb	r3, [r4, #1]
 8002c58:	2b2a      	cmp	r3, #42	; 0x2a
 8002c5a:	d135      	bne.n	8002cc8 <_svfiprintf_r+0x188>
 8002c5c:	9b03      	ldr	r3, [sp, #12]
 8002c5e:	1d1a      	adds	r2, r3, #4
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	9203      	str	r2, [sp, #12]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	bfb8      	it	lt
 8002c68:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002c6c:	3402      	adds	r4, #2
 8002c6e:	9305      	str	r3, [sp, #20]
 8002c70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002d3c <_svfiprintf_r+0x1fc>
 8002c74:	7821      	ldrb	r1, [r4, #0]
 8002c76:	2203      	movs	r2, #3
 8002c78:	4650      	mov	r0, sl
 8002c7a:	f7fd fab9 	bl	80001f0 <memchr>
 8002c7e:	b140      	cbz	r0, 8002c92 <_svfiprintf_r+0x152>
 8002c80:	2340      	movs	r3, #64	; 0x40
 8002c82:	eba0 000a 	sub.w	r0, r0, sl
 8002c86:	fa03 f000 	lsl.w	r0, r3, r0
 8002c8a:	9b04      	ldr	r3, [sp, #16]
 8002c8c:	4303      	orrs	r3, r0
 8002c8e:	3401      	adds	r4, #1
 8002c90:	9304      	str	r3, [sp, #16]
 8002c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c96:	4826      	ldr	r0, [pc, #152]	; (8002d30 <_svfiprintf_r+0x1f0>)
 8002c98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002c9c:	2206      	movs	r2, #6
 8002c9e:	f7fd faa7 	bl	80001f0 <memchr>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d038      	beq.n	8002d18 <_svfiprintf_r+0x1d8>
 8002ca6:	4b23      	ldr	r3, [pc, #140]	; (8002d34 <_svfiprintf_r+0x1f4>)
 8002ca8:	bb1b      	cbnz	r3, 8002cf2 <_svfiprintf_r+0x1b2>
 8002caa:	9b03      	ldr	r3, [sp, #12]
 8002cac:	3307      	adds	r3, #7
 8002cae:	f023 0307 	bic.w	r3, r3, #7
 8002cb2:	3308      	adds	r3, #8
 8002cb4:	9303      	str	r3, [sp, #12]
 8002cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cb8:	4433      	add	r3, r6
 8002cba:	9309      	str	r3, [sp, #36]	; 0x24
 8002cbc:	e767      	b.n	8002b8e <_svfiprintf_r+0x4e>
 8002cbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002cc2:	460c      	mov	r4, r1
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	e7a5      	b.n	8002c14 <_svfiprintf_r+0xd4>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	3401      	adds	r4, #1
 8002ccc:	9305      	str	r3, [sp, #20]
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f04f 0c0a 	mov.w	ip, #10
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002cda:	3a30      	subs	r2, #48	; 0x30
 8002cdc:	2a09      	cmp	r2, #9
 8002cde:	d903      	bls.n	8002ce8 <_svfiprintf_r+0x1a8>
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0c5      	beq.n	8002c70 <_svfiprintf_r+0x130>
 8002ce4:	9105      	str	r1, [sp, #20]
 8002ce6:	e7c3      	b.n	8002c70 <_svfiprintf_r+0x130>
 8002ce8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002cec:	4604      	mov	r4, r0
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e7f0      	b.n	8002cd4 <_svfiprintf_r+0x194>
 8002cf2:	ab03      	add	r3, sp, #12
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	462a      	mov	r2, r5
 8002cf8:	4b0f      	ldr	r3, [pc, #60]	; (8002d38 <_svfiprintf_r+0x1f8>)
 8002cfa:	a904      	add	r1, sp, #16
 8002cfc:	4638      	mov	r0, r7
 8002cfe:	f3af 8000 	nop.w
 8002d02:	1c42      	adds	r2, r0, #1
 8002d04:	4606      	mov	r6, r0
 8002d06:	d1d6      	bne.n	8002cb6 <_svfiprintf_r+0x176>
 8002d08:	89ab      	ldrh	r3, [r5, #12]
 8002d0a:	065b      	lsls	r3, r3, #25
 8002d0c:	f53f af2c 	bmi.w	8002b68 <_svfiprintf_r+0x28>
 8002d10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002d12:	b01d      	add	sp, #116	; 0x74
 8002d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d18:	ab03      	add	r3, sp, #12
 8002d1a:	9300      	str	r3, [sp, #0]
 8002d1c:	462a      	mov	r2, r5
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <_svfiprintf_r+0x1f8>)
 8002d20:	a904      	add	r1, sp, #16
 8002d22:	4638      	mov	r0, r7
 8002d24:	f000 f87a 	bl	8002e1c <_printf_i>
 8002d28:	e7eb      	b.n	8002d02 <_svfiprintf_r+0x1c2>
 8002d2a:	bf00      	nop
 8002d2c:	08003308 	.word	0x08003308
 8002d30:	08003312 	.word	0x08003312
 8002d34:	00000000 	.word	0x00000000
 8002d38:	08002a89 	.word	0x08002a89
 8002d3c:	0800330e 	.word	0x0800330e

08002d40 <_printf_common>:
 8002d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d44:	4616      	mov	r6, r2
 8002d46:	4699      	mov	r9, r3
 8002d48:	688a      	ldr	r2, [r1, #8]
 8002d4a:	690b      	ldr	r3, [r1, #16]
 8002d4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002d50:	4293      	cmp	r3, r2
 8002d52:	bfb8      	it	lt
 8002d54:	4613      	movlt	r3, r2
 8002d56:	6033      	str	r3, [r6, #0]
 8002d58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002d5c:	4607      	mov	r7, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	b10a      	cbz	r2, 8002d66 <_printf_common+0x26>
 8002d62:	3301      	adds	r3, #1
 8002d64:	6033      	str	r3, [r6, #0]
 8002d66:	6823      	ldr	r3, [r4, #0]
 8002d68:	0699      	lsls	r1, r3, #26
 8002d6a:	bf42      	ittt	mi
 8002d6c:	6833      	ldrmi	r3, [r6, #0]
 8002d6e:	3302      	addmi	r3, #2
 8002d70:	6033      	strmi	r3, [r6, #0]
 8002d72:	6825      	ldr	r5, [r4, #0]
 8002d74:	f015 0506 	ands.w	r5, r5, #6
 8002d78:	d106      	bne.n	8002d88 <_printf_common+0x48>
 8002d7a:	f104 0a19 	add.w	sl, r4, #25
 8002d7e:	68e3      	ldr	r3, [r4, #12]
 8002d80:	6832      	ldr	r2, [r6, #0]
 8002d82:	1a9b      	subs	r3, r3, r2
 8002d84:	42ab      	cmp	r3, r5
 8002d86:	dc26      	bgt.n	8002dd6 <_printf_common+0x96>
 8002d88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002d8c:	1e13      	subs	r3, r2, #0
 8002d8e:	6822      	ldr	r2, [r4, #0]
 8002d90:	bf18      	it	ne
 8002d92:	2301      	movne	r3, #1
 8002d94:	0692      	lsls	r2, r2, #26
 8002d96:	d42b      	bmi.n	8002df0 <_printf_common+0xb0>
 8002d98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002d9c:	4649      	mov	r1, r9
 8002d9e:	4638      	mov	r0, r7
 8002da0:	47c0      	blx	r8
 8002da2:	3001      	adds	r0, #1
 8002da4:	d01e      	beq.n	8002de4 <_printf_common+0xa4>
 8002da6:	6823      	ldr	r3, [r4, #0]
 8002da8:	68e5      	ldr	r5, [r4, #12]
 8002daa:	6832      	ldr	r2, [r6, #0]
 8002dac:	f003 0306 	and.w	r3, r3, #6
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	bf08      	it	eq
 8002db4:	1aad      	subeq	r5, r5, r2
 8002db6:	68a3      	ldr	r3, [r4, #8]
 8002db8:	6922      	ldr	r2, [r4, #16]
 8002dba:	bf0c      	ite	eq
 8002dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dc0:	2500      	movne	r5, #0
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	bfc4      	itt	gt
 8002dc6:	1a9b      	subgt	r3, r3, r2
 8002dc8:	18ed      	addgt	r5, r5, r3
 8002dca:	2600      	movs	r6, #0
 8002dcc:	341a      	adds	r4, #26
 8002dce:	42b5      	cmp	r5, r6
 8002dd0:	d11a      	bne.n	8002e08 <_printf_common+0xc8>
 8002dd2:	2000      	movs	r0, #0
 8002dd4:	e008      	b.n	8002de8 <_printf_common+0xa8>
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	4652      	mov	r2, sl
 8002dda:	4649      	mov	r1, r9
 8002ddc:	4638      	mov	r0, r7
 8002dde:	47c0      	blx	r8
 8002de0:	3001      	adds	r0, #1
 8002de2:	d103      	bne.n	8002dec <_printf_common+0xac>
 8002de4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dec:	3501      	adds	r5, #1
 8002dee:	e7c6      	b.n	8002d7e <_printf_common+0x3e>
 8002df0:	18e1      	adds	r1, r4, r3
 8002df2:	1c5a      	adds	r2, r3, #1
 8002df4:	2030      	movs	r0, #48	; 0x30
 8002df6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002dfa:	4422      	add	r2, r4
 8002dfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002e00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002e04:	3302      	adds	r3, #2
 8002e06:	e7c7      	b.n	8002d98 <_printf_common+0x58>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	4622      	mov	r2, r4
 8002e0c:	4649      	mov	r1, r9
 8002e0e:	4638      	mov	r0, r7
 8002e10:	47c0      	blx	r8
 8002e12:	3001      	adds	r0, #1
 8002e14:	d0e6      	beq.n	8002de4 <_printf_common+0xa4>
 8002e16:	3601      	adds	r6, #1
 8002e18:	e7d9      	b.n	8002dce <_printf_common+0x8e>
	...

08002e1c <_printf_i>:
 8002e1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e20:	460c      	mov	r4, r1
 8002e22:	4691      	mov	r9, r2
 8002e24:	7e27      	ldrb	r7, [r4, #24]
 8002e26:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002e28:	2f78      	cmp	r7, #120	; 0x78
 8002e2a:	4680      	mov	r8, r0
 8002e2c:	469a      	mov	sl, r3
 8002e2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e32:	d807      	bhi.n	8002e44 <_printf_i+0x28>
 8002e34:	2f62      	cmp	r7, #98	; 0x62
 8002e36:	d80a      	bhi.n	8002e4e <_printf_i+0x32>
 8002e38:	2f00      	cmp	r7, #0
 8002e3a:	f000 80d8 	beq.w	8002fee <_printf_i+0x1d2>
 8002e3e:	2f58      	cmp	r7, #88	; 0x58
 8002e40:	f000 80a3 	beq.w	8002f8a <_printf_i+0x16e>
 8002e44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002e48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002e4c:	e03a      	b.n	8002ec4 <_printf_i+0xa8>
 8002e4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002e52:	2b15      	cmp	r3, #21
 8002e54:	d8f6      	bhi.n	8002e44 <_printf_i+0x28>
 8002e56:	a001      	add	r0, pc, #4	; (adr r0, 8002e5c <_printf_i+0x40>)
 8002e58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002e5c:	08002eb5 	.word	0x08002eb5
 8002e60:	08002ec9 	.word	0x08002ec9
 8002e64:	08002e45 	.word	0x08002e45
 8002e68:	08002e45 	.word	0x08002e45
 8002e6c:	08002e45 	.word	0x08002e45
 8002e70:	08002e45 	.word	0x08002e45
 8002e74:	08002ec9 	.word	0x08002ec9
 8002e78:	08002e45 	.word	0x08002e45
 8002e7c:	08002e45 	.word	0x08002e45
 8002e80:	08002e45 	.word	0x08002e45
 8002e84:	08002e45 	.word	0x08002e45
 8002e88:	08002fd5 	.word	0x08002fd5
 8002e8c:	08002ef9 	.word	0x08002ef9
 8002e90:	08002fb7 	.word	0x08002fb7
 8002e94:	08002e45 	.word	0x08002e45
 8002e98:	08002e45 	.word	0x08002e45
 8002e9c:	08002ff7 	.word	0x08002ff7
 8002ea0:	08002e45 	.word	0x08002e45
 8002ea4:	08002ef9 	.word	0x08002ef9
 8002ea8:	08002e45 	.word	0x08002e45
 8002eac:	08002e45 	.word	0x08002e45
 8002eb0:	08002fbf 	.word	0x08002fbf
 8002eb4:	680b      	ldr	r3, [r1, #0]
 8002eb6:	1d1a      	adds	r2, r3, #4
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	600a      	str	r2, [r1, #0]
 8002ebc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002ec0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0a3      	b.n	8003010 <_printf_i+0x1f4>
 8002ec8:	6825      	ldr	r5, [r4, #0]
 8002eca:	6808      	ldr	r0, [r1, #0]
 8002ecc:	062e      	lsls	r6, r5, #24
 8002ece:	f100 0304 	add.w	r3, r0, #4
 8002ed2:	d50a      	bpl.n	8002eea <_printf_i+0xce>
 8002ed4:	6805      	ldr	r5, [r0, #0]
 8002ed6:	600b      	str	r3, [r1, #0]
 8002ed8:	2d00      	cmp	r5, #0
 8002eda:	da03      	bge.n	8002ee4 <_printf_i+0xc8>
 8002edc:	232d      	movs	r3, #45	; 0x2d
 8002ede:	426d      	negs	r5, r5
 8002ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ee4:	485e      	ldr	r0, [pc, #376]	; (8003060 <_printf_i+0x244>)
 8002ee6:	230a      	movs	r3, #10
 8002ee8:	e019      	b.n	8002f1e <_printf_i+0x102>
 8002eea:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002eee:	6805      	ldr	r5, [r0, #0]
 8002ef0:	600b      	str	r3, [r1, #0]
 8002ef2:	bf18      	it	ne
 8002ef4:	b22d      	sxthne	r5, r5
 8002ef6:	e7ef      	b.n	8002ed8 <_printf_i+0xbc>
 8002ef8:	680b      	ldr	r3, [r1, #0]
 8002efa:	6825      	ldr	r5, [r4, #0]
 8002efc:	1d18      	adds	r0, r3, #4
 8002efe:	6008      	str	r0, [r1, #0]
 8002f00:	0628      	lsls	r0, r5, #24
 8002f02:	d501      	bpl.n	8002f08 <_printf_i+0xec>
 8002f04:	681d      	ldr	r5, [r3, #0]
 8002f06:	e002      	b.n	8002f0e <_printf_i+0xf2>
 8002f08:	0669      	lsls	r1, r5, #25
 8002f0a:	d5fb      	bpl.n	8002f04 <_printf_i+0xe8>
 8002f0c:	881d      	ldrh	r5, [r3, #0]
 8002f0e:	4854      	ldr	r0, [pc, #336]	; (8003060 <_printf_i+0x244>)
 8002f10:	2f6f      	cmp	r7, #111	; 0x6f
 8002f12:	bf0c      	ite	eq
 8002f14:	2308      	moveq	r3, #8
 8002f16:	230a      	movne	r3, #10
 8002f18:	2100      	movs	r1, #0
 8002f1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002f1e:	6866      	ldr	r6, [r4, #4]
 8002f20:	60a6      	str	r6, [r4, #8]
 8002f22:	2e00      	cmp	r6, #0
 8002f24:	bfa2      	ittt	ge
 8002f26:	6821      	ldrge	r1, [r4, #0]
 8002f28:	f021 0104 	bicge.w	r1, r1, #4
 8002f2c:	6021      	strge	r1, [r4, #0]
 8002f2e:	b90d      	cbnz	r5, 8002f34 <_printf_i+0x118>
 8002f30:	2e00      	cmp	r6, #0
 8002f32:	d04d      	beq.n	8002fd0 <_printf_i+0x1b4>
 8002f34:	4616      	mov	r6, r2
 8002f36:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f3a:	fb03 5711 	mls	r7, r3, r1, r5
 8002f3e:	5dc7      	ldrb	r7, [r0, r7]
 8002f40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f44:	462f      	mov	r7, r5
 8002f46:	42bb      	cmp	r3, r7
 8002f48:	460d      	mov	r5, r1
 8002f4a:	d9f4      	bls.n	8002f36 <_printf_i+0x11a>
 8002f4c:	2b08      	cmp	r3, #8
 8002f4e:	d10b      	bne.n	8002f68 <_printf_i+0x14c>
 8002f50:	6823      	ldr	r3, [r4, #0]
 8002f52:	07df      	lsls	r7, r3, #31
 8002f54:	d508      	bpl.n	8002f68 <_printf_i+0x14c>
 8002f56:	6923      	ldr	r3, [r4, #16]
 8002f58:	6861      	ldr	r1, [r4, #4]
 8002f5a:	4299      	cmp	r1, r3
 8002f5c:	bfde      	ittt	le
 8002f5e:	2330      	movle	r3, #48	; 0x30
 8002f60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f64:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8002f68:	1b92      	subs	r2, r2, r6
 8002f6a:	6122      	str	r2, [r4, #16]
 8002f6c:	f8cd a000 	str.w	sl, [sp]
 8002f70:	464b      	mov	r3, r9
 8002f72:	aa03      	add	r2, sp, #12
 8002f74:	4621      	mov	r1, r4
 8002f76:	4640      	mov	r0, r8
 8002f78:	f7ff fee2 	bl	8002d40 <_printf_common>
 8002f7c:	3001      	adds	r0, #1
 8002f7e:	d14c      	bne.n	800301a <_printf_i+0x1fe>
 8002f80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f84:	b004      	add	sp, #16
 8002f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f8a:	4835      	ldr	r0, [pc, #212]	; (8003060 <_printf_i+0x244>)
 8002f8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002f90:	6823      	ldr	r3, [r4, #0]
 8002f92:	680e      	ldr	r6, [r1, #0]
 8002f94:	061f      	lsls	r7, r3, #24
 8002f96:	f856 5b04 	ldr.w	r5, [r6], #4
 8002f9a:	600e      	str	r6, [r1, #0]
 8002f9c:	d514      	bpl.n	8002fc8 <_printf_i+0x1ac>
 8002f9e:	07d9      	lsls	r1, r3, #31
 8002fa0:	bf44      	itt	mi
 8002fa2:	f043 0320 	orrmi.w	r3, r3, #32
 8002fa6:	6023      	strmi	r3, [r4, #0]
 8002fa8:	b91d      	cbnz	r5, 8002fb2 <_printf_i+0x196>
 8002faa:	6823      	ldr	r3, [r4, #0]
 8002fac:	f023 0320 	bic.w	r3, r3, #32
 8002fb0:	6023      	str	r3, [r4, #0]
 8002fb2:	2310      	movs	r3, #16
 8002fb4:	e7b0      	b.n	8002f18 <_printf_i+0xfc>
 8002fb6:	6823      	ldr	r3, [r4, #0]
 8002fb8:	f043 0320 	orr.w	r3, r3, #32
 8002fbc:	6023      	str	r3, [r4, #0]
 8002fbe:	2378      	movs	r3, #120	; 0x78
 8002fc0:	4828      	ldr	r0, [pc, #160]	; (8003064 <_printf_i+0x248>)
 8002fc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002fc6:	e7e3      	b.n	8002f90 <_printf_i+0x174>
 8002fc8:	065e      	lsls	r6, r3, #25
 8002fca:	bf48      	it	mi
 8002fcc:	b2ad      	uxthmi	r5, r5
 8002fce:	e7e6      	b.n	8002f9e <_printf_i+0x182>
 8002fd0:	4616      	mov	r6, r2
 8002fd2:	e7bb      	b.n	8002f4c <_printf_i+0x130>
 8002fd4:	680b      	ldr	r3, [r1, #0]
 8002fd6:	6826      	ldr	r6, [r4, #0]
 8002fd8:	6960      	ldr	r0, [r4, #20]
 8002fda:	1d1d      	adds	r5, r3, #4
 8002fdc:	600d      	str	r5, [r1, #0]
 8002fde:	0635      	lsls	r5, r6, #24
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	d501      	bpl.n	8002fe8 <_printf_i+0x1cc>
 8002fe4:	6018      	str	r0, [r3, #0]
 8002fe6:	e002      	b.n	8002fee <_printf_i+0x1d2>
 8002fe8:	0671      	lsls	r1, r6, #25
 8002fea:	d5fb      	bpl.n	8002fe4 <_printf_i+0x1c8>
 8002fec:	8018      	strh	r0, [r3, #0]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6123      	str	r3, [r4, #16]
 8002ff2:	4616      	mov	r6, r2
 8002ff4:	e7ba      	b.n	8002f6c <_printf_i+0x150>
 8002ff6:	680b      	ldr	r3, [r1, #0]
 8002ff8:	1d1a      	adds	r2, r3, #4
 8002ffa:	600a      	str	r2, [r1, #0]
 8002ffc:	681e      	ldr	r6, [r3, #0]
 8002ffe:	6862      	ldr	r2, [r4, #4]
 8003000:	2100      	movs	r1, #0
 8003002:	4630      	mov	r0, r6
 8003004:	f7fd f8f4 	bl	80001f0 <memchr>
 8003008:	b108      	cbz	r0, 800300e <_printf_i+0x1f2>
 800300a:	1b80      	subs	r0, r0, r6
 800300c:	6060      	str	r0, [r4, #4]
 800300e:	6863      	ldr	r3, [r4, #4]
 8003010:	6123      	str	r3, [r4, #16]
 8003012:	2300      	movs	r3, #0
 8003014:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003018:	e7a8      	b.n	8002f6c <_printf_i+0x150>
 800301a:	6923      	ldr	r3, [r4, #16]
 800301c:	4632      	mov	r2, r6
 800301e:	4649      	mov	r1, r9
 8003020:	4640      	mov	r0, r8
 8003022:	47d0      	blx	sl
 8003024:	3001      	adds	r0, #1
 8003026:	d0ab      	beq.n	8002f80 <_printf_i+0x164>
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	079b      	lsls	r3, r3, #30
 800302c:	d413      	bmi.n	8003056 <_printf_i+0x23a>
 800302e:	68e0      	ldr	r0, [r4, #12]
 8003030:	9b03      	ldr	r3, [sp, #12]
 8003032:	4298      	cmp	r0, r3
 8003034:	bfb8      	it	lt
 8003036:	4618      	movlt	r0, r3
 8003038:	e7a4      	b.n	8002f84 <_printf_i+0x168>
 800303a:	2301      	movs	r3, #1
 800303c:	4632      	mov	r2, r6
 800303e:	4649      	mov	r1, r9
 8003040:	4640      	mov	r0, r8
 8003042:	47d0      	blx	sl
 8003044:	3001      	adds	r0, #1
 8003046:	d09b      	beq.n	8002f80 <_printf_i+0x164>
 8003048:	3501      	adds	r5, #1
 800304a:	68e3      	ldr	r3, [r4, #12]
 800304c:	9903      	ldr	r1, [sp, #12]
 800304e:	1a5b      	subs	r3, r3, r1
 8003050:	42ab      	cmp	r3, r5
 8003052:	dcf2      	bgt.n	800303a <_printf_i+0x21e>
 8003054:	e7eb      	b.n	800302e <_printf_i+0x212>
 8003056:	2500      	movs	r5, #0
 8003058:	f104 0619 	add.w	r6, r4, #25
 800305c:	e7f5      	b.n	800304a <_printf_i+0x22e>
 800305e:	bf00      	nop
 8003060:	08003319 	.word	0x08003319
 8003064:	0800332a 	.word	0x0800332a

08003068 <memcpy>:
 8003068:	440a      	add	r2, r1
 800306a:	4291      	cmp	r1, r2
 800306c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003070:	d100      	bne.n	8003074 <memcpy+0xc>
 8003072:	4770      	bx	lr
 8003074:	b510      	push	{r4, lr}
 8003076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800307a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800307e:	4291      	cmp	r1, r2
 8003080:	d1f9      	bne.n	8003076 <memcpy+0xe>
 8003082:	bd10      	pop	{r4, pc}

08003084 <memmove>:
 8003084:	4288      	cmp	r0, r1
 8003086:	b510      	push	{r4, lr}
 8003088:	eb01 0402 	add.w	r4, r1, r2
 800308c:	d902      	bls.n	8003094 <memmove+0x10>
 800308e:	4284      	cmp	r4, r0
 8003090:	4623      	mov	r3, r4
 8003092:	d807      	bhi.n	80030a4 <memmove+0x20>
 8003094:	1e43      	subs	r3, r0, #1
 8003096:	42a1      	cmp	r1, r4
 8003098:	d008      	beq.n	80030ac <memmove+0x28>
 800309a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800309e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80030a2:	e7f8      	b.n	8003096 <memmove+0x12>
 80030a4:	4402      	add	r2, r0
 80030a6:	4601      	mov	r1, r0
 80030a8:	428a      	cmp	r2, r1
 80030aa:	d100      	bne.n	80030ae <memmove+0x2a>
 80030ac:	bd10      	pop	{r4, pc}
 80030ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80030b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80030b6:	e7f7      	b.n	80030a8 <memmove+0x24>

080030b8 <_free_r>:
 80030b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80030ba:	2900      	cmp	r1, #0
 80030bc:	d048      	beq.n	8003150 <_free_r+0x98>
 80030be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030c2:	9001      	str	r0, [sp, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f1a1 0404 	sub.w	r4, r1, #4
 80030ca:	bfb8      	it	lt
 80030cc:	18e4      	addlt	r4, r4, r3
 80030ce:	f000 f8d3 	bl	8003278 <__malloc_lock>
 80030d2:	4a20      	ldr	r2, [pc, #128]	; (8003154 <_free_r+0x9c>)
 80030d4:	9801      	ldr	r0, [sp, #4]
 80030d6:	6813      	ldr	r3, [r2, #0]
 80030d8:	4615      	mov	r5, r2
 80030da:	b933      	cbnz	r3, 80030ea <_free_r+0x32>
 80030dc:	6063      	str	r3, [r4, #4]
 80030de:	6014      	str	r4, [r2, #0]
 80030e0:	b003      	add	sp, #12
 80030e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80030e6:	f000 b8cd 	b.w	8003284 <__malloc_unlock>
 80030ea:	42a3      	cmp	r3, r4
 80030ec:	d90b      	bls.n	8003106 <_free_r+0x4e>
 80030ee:	6821      	ldr	r1, [r4, #0]
 80030f0:	1862      	adds	r2, r4, r1
 80030f2:	4293      	cmp	r3, r2
 80030f4:	bf04      	itt	eq
 80030f6:	681a      	ldreq	r2, [r3, #0]
 80030f8:	685b      	ldreq	r3, [r3, #4]
 80030fa:	6063      	str	r3, [r4, #4]
 80030fc:	bf04      	itt	eq
 80030fe:	1852      	addeq	r2, r2, r1
 8003100:	6022      	streq	r2, [r4, #0]
 8003102:	602c      	str	r4, [r5, #0]
 8003104:	e7ec      	b.n	80030e0 <_free_r+0x28>
 8003106:	461a      	mov	r2, r3
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	b10b      	cbz	r3, 8003110 <_free_r+0x58>
 800310c:	42a3      	cmp	r3, r4
 800310e:	d9fa      	bls.n	8003106 <_free_r+0x4e>
 8003110:	6811      	ldr	r1, [r2, #0]
 8003112:	1855      	adds	r5, r2, r1
 8003114:	42a5      	cmp	r5, r4
 8003116:	d10b      	bne.n	8003130 <_free_r+0x78>
 8003118:	6824      	ldr	r4, [r4, #0]
 800311a:	4421      	add	r1, r4
 800311c:	1854      	adds	r4, r2, r1
 800311e:	42a3      	cmp	r3, r4
 8003120:	6011      	str	r1, [r2, #0]
 8003122:	d1dd      	bne.n	80030e0 <_free_r+0x28>
 8003124:	681c      	ldr	r4, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	6053      	str	r3, [r2, #4]
 800312a:	4421      	add	r1, r4
 800312c:	6011      	str	r1, [r2, #0]
 800312e:	e7d7      	b.n	80030e0 <_free_r+0x28>
 8003130:	d902      	bls.n	8003138 <_free_r+0x80>
 8003132:	230c      	movs	r3, #12
 8003134:	6003      	str	r3, [r0, #0]
 8003136:	e7d3      	b.n	80030e0 <_free_r+0x28>
 8003138:	6825      	ldr	r5, [r4, #0]
 800313a:	1961      	adds	r1, r4, r5
 800313c:	428b      	cmp	r3, r1
 800313e:	bf04      	itt	eq
 8003140:	6819      	ldreq	r1, [r3, #0]
 8003142:	685b      	ldreq	r3, [r3, #4]
 8003144:	6063      	str	r3, [r4, #4]
 8003146:	bf04      	itt	eq
 8003148:	1949      	addeq	r1, r1, r5
 800314a:	6021      	streq	r1, [r4, #0]
 800314c:	6054      	str	r4, [r2, #4]
 800314e:	e7c7      	b.n	80030e0 <_free_r+0x28>
 8003150:	b003      	add	sp, #12
 8003152:	bd30      	pop	{r4, r5, pc}
 8003154:	20000090 	.word	0x20000090

08003158 <_malloc_r>:
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	1ccd      	adds	r5, r1, #3
 800315c:	f025 0503 	bic.w	r5, r5, #3
 8003160:	3508      	adds	r5, #8
 8003162:	2d0c      	cmp	r5, #12
 8003164:	bf38      	it	cc
 8003166:	250c      	movcc	r5, #12
 8003168:	2d00      	cmp	r5, #0
 800316a:	4606      	mov	r6, r0
 800316c:	db01      	blt.n	8003172 <_malloc_r+0x1a>
 800316e:	42a9      	cmp	r1, r5
 8003170:	d903      	bls.n	800317a <_malloc_r+0x22>
 8003172:	230c      	movs	r3, #12
 8003174:	6033      	str	r3, [r6, #0]
 8003176:	2000      	movs	r0, #0
 8003178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800317a:	f000 f87d 	bl	8003278 <__malloc_lock>
 800317e:	4921      	ldr	r1, [pc, #132]	; (8003204 <_malloc_r+0xac>)
 8003180:	680a      	ldr	r2, [r1, #0]
 8003182:	4614      	mov	r4, r2
 8003184:	b99c      	cbnz	r4, 80031ae <_malloc_r+0x56>
 8003186:	4f20      	ldr	r7, [pc, #128]	; (8003208 <_malloc_r+0xb0>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	b923      	cbnz	r3, 8003196 <_malloc_r+0x3e>
 800318c:	4621      	mov	r1, r4
 800318e:	4630      	mov	r0, r6
 8003190:	f000 f862 	bl	8003258 <_sbrk_r>
 8003194:	6038      	str	r0, [r7, #0]
 8003196:	4629      	mov	r1, r5
 8003198:	4630      	mov	r0, r6
 800319a:	f000 f85d 	bl	8003258 <_sbrk_r>
 800319e:	1c43      	adds	r3, r0, #1
 80031a0:	d123      	bne.n	80031ea <_malloc_r+0x92>
 80031a2:	230c      	movs	r3, #12
 80031a4:	6033      	str	r3, [r6, #0]
 80031a6:	4630      	mov	r0, r6
 80031a8:	f000 f86c 	bl	8003284 <__malloc_unlock>
 80031ac:	e7e3      	b.n	8003176 <_malloc_r+0x1e>
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	1b5b      	subs	r3, r3, r5
 80031b2:	d417      	bmi.n	80031e4 <_malloc_r+0x8c>
 80031b4:	2b0b      	cmp	r3, #11
 80031b6:	d903      	bls.n	80031c0 <_malloc_r+0x68>
 80031b8:	6023      	str	r3, [r4, #0]
 80031ba:	441c      	add	r4, r3
 80031bc:	6025      	str	r5, [r4, #0]
 80031be:	e004      	b.n	80031ca <_malloc_r+0x72>
 80031c0:	6863      	ldr	r3, [r4, #4]
 80031c2:	42a2      	cmp	r2, r4
 80031c4:	bf0c      	ite	eq
 80031c6:	600b      	streq	r3, [r1, #0]
 80031c8:	6053      	strne	r3, [r2, #4]
 80031ca:	4630      	mov	r0, r6
 80031cc:	f000 f85a 	bl	8003284 <__malloc_unlock>
 80031d0:	f104 000b 	add.w	r0, r4, #11
 80031d4:	1d23      	adds	r3, r4, #4
 80031d6:	f020 0007 	bic.w	r0, r0, #7
 80031da:	1ac2      	subs	r2, r0, r3
 80031dc:	d0cc      	beq.n	8003178 <_malloc_r+0x20>
 80031de:	1a1b      	subs	r3, r3, r0
 80031e0:	50a3      	str	r3, [r4, r2]
 80031e2:	e7c9      	b.n	8003178 <_malloc_r+0x20>
 80031e4:	4622      	mov	r2, r4
 80031e6:	6864      	ldr	r4, [r4, #4]
 80031e8:	e7cc      	b.n	8003184 <_malloc_r+0x2c>
 80031ea:	1cc4      	adds	r4, r0, #3
 80031ec:	f024 0403 	bic.w	r4, r4, #3
 80031f0:	42a0      	cmp	r0, r4
 80031f2:	d0e3      	beq.n	80031bc <_malloc_r+0x64>
 80031f4:	1a21      	subs	r1, r4, r0
 80031f6:	4630      	mov	r0, r6
 80031f8:	f000 f82e 	bl	8003258 <_sbrk_r>
 80031fc:	3001      	adds	r0, #1
 80031fe:	d1dd      	bne.n	80031bc <_malloc_r+0x64>
 8003200:	e7cf      	b.n	80031a2 <_malloc_r+0x4a>
 8003202:	bf00      	nop
 8003204:	20000090 	.word	0x20000090
 8003208:	20000094 	.word	0x20000094

0800320c <_realloc_r>:
 800320c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320e:	4607      	mov	r7, r0
 8003210:	4614      	mov	r4, r2
 8003212:	460e      	mov	r6, r1
 8003214:	b921      	cbnz	r1, 8003220 <_realloc_r+0x14>
 8003216:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800321a:	4611      	mov	r1, r2
 800321c:	f7ff bf9c 	b.w	8003158 <_malloc_r>
 8003220:	b922      	cbnz	r2, 800322c <_realloc_r+0x20>
 8003222:	f7ff ff49 	bl	80030b8 <_free_r>
 8003226:	4625      	mov	r5, r4
 8003228:	4628      	mov	r0, r5
 800322a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800322c:	f000 f830 	bl	8003290 <_malloc_usable_size_r>
 8003230:	42a0      	cmp	r0, r4
 8003232:	d20f      	bcs.n	8003254 <_realloc_r+0x48>
 8003234:	4621      	mov	r1, r4
 8003236:	4638      	mov	r0, r7
 8003238:	f7ff ff8e 	bl	8003158 <_malloc_r>
 800323c:	4605      	mov	r5, r0
 800323e:	2800      	cmp	r0, #0
 8003240:	d0f2      	beq.n	8003228 <_realloc_r+0x1c>
 8003242:	4631      	mov	r1, r6
 8003244:	4622      	mov	r2, r4
 8003246:	f7ff ff0f 	bl	8003068 <memcpy>
 800324a:	4631      	mov	r1, r6
 800324c:	4638      	mov	r0, r7
 800324e:	f7ff ff33 	bl	80030b8 <_free_r>
 8003252:	e7e9      	b.n	8003228 <_realloc_r+0x1c>
 8003254:	4635      	mov	r5, r6
 8003256:	e7e7      	b.n	8003228 <_realloc_r+0x1c>

08003258 <_sbrk_r>:
 8003258:	b538      	push	{r3, r4, r5, lr}
 800325a:	4d06      	ldr	r5, [pc, #24]	; (8003274 <_sbrk_r+0x1c>)
 800325c:	2300      	movs	r3, #0
 800325e:	4604      	mov	r4, r0
 8003260:	4608      	mov	r0, r1
 8003262:	602b      	str	r3, [r5, #0]
 8003264:	f7fd fc2e 	bl	8000ac4 <_sbrk>
 8003268:	1c43      	adds	r3, r0, #1
 800326a:	d102      	bne.n	8003272 <_sbrk_r+0x1a>
 800326c:	682b      	ldr	r3, [r5, #0]
 800326e:	b103      	cbz	r3, 8003272 <_sbrk_r+0x1a>
 8003270:	6023      	str	r3, [r4, #0]
 8003272:	bd38      	pop	{r3, r4, r5, pc}
 8003274:	2000013c 	.word	0x2000013c

08003278 <__malloc_lock>:
 8003278:	4801      	ldr	r0, [pc, #4]	; (8003280 <__malloc_lock+0x8>)
 800327a:	f000 b811 	b.w	80032a0 <__retarget_lock_acquire_recursive>
 800327e:	bf00      	nop
 8003280:	20000144 	.word	0x20000144

08003284 <__malloc_unlock>:
 8003284:	4801      	ldr	r0, [pc, #4]	; (800328c <__malloc_unlock+0x8>)
 8003286:	f000 b80c 	b.w	80032a2 <__retarget_lock_release_recursive>
 800328a:	bf00      	nop
 800328c:	20000144 	.word	0x20000144

08003290 <_malloc_usable_size_r>:
 8003290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003294:	1f18      	subs	r0, r3, #4
 8003296:	2b00      	cmp	r3, #0
 8003298:	bfbc      	itt	lt
 800329a:	580b      	ldrlt	r3, [r1, r0]
 800329c:	18c0      	addlt	r0, r0, r3
 800329e:	4770      	bx	lr

080032a0 <__retarget_lock_acquire_recursive>:
 80032a0:	4770      	bx	lr

080032a2 <__retarget_lock_release_recursive>:
 80032a2:	4770      	bx	lr

080032a4 <_init>:
 80032a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a6:	bf00      	nop
 80032a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032aa:	bc08      	pop	{r3}
 80032ac:	469e      	mov	lr, r3
 80032ae:	4770      	bx	lr

080032b0 <_fini>:
 80032b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032b2:	bf00      	nop
 80032b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b6:	bc08      	pop	{r3}
 80032b8:	469e      	mov	lr, r3
 80032ba:	4770      	bx	lr
