|ad9238_test
clk50m => clk50m.IN2
reset_n => reset_n.IN1
rx => ~NO_FANOUT~
tx <= uart:u4.tx
ad1_in[0] => ad1_in[0].IN1
ad1_in[1] => ad1_in[1].IN1
ad1_in[2] => ad1_in[2].IN1
ad1_in[3] => ad1_in[3].IN1
ad1_in[4] => ad1_in[4].IN1
ad1_in[5] => ad1_in[5].IN1
ad1_in[6] => ad1_in[6].IN1
ad1_in[7] => ad1_in[7].IN1
ad1_in[8] => ad1_in[8].IN1
ad1_in[9] => ad1_in[9].IN1
ad1_in[10] => ad1_in[10].IN1
ad1_in[11] => ad1_in[11].IN1
ad1_clk <= clk65m.DB_MAX_OUTPUT_PORT_TYPE
ad2_in[0] => ad2_in[0].IN1
ad2_in[1] => ad2_in[1].IN1
ad2_in[2] => ad2_in[2].IN1
ad2_in[3] => ad2_in[3].IN1
ad2_in[4] => ad2_in[4].IN1
ad2_in[5] => ad2_in[5].IN1
ad2_in[6] => ad2_in[6].IN1
ad2_in[7] => ad2_in[7].IN1
ad2_in[8] => ad2_in[8].IN1
ad2_in[9] => ad2_in[9].IN1
ad2_in[10] => ad2_in[10].IN1
ad2_in[11] => ad2_in[11].IN1
ad2_clk <= clk65m.DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|pll:U1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ad9238_test|pll:U1|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ad9238_test|pll:U1|altpll:altpll_component|pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|ad:u2
ad_clk => ad_ch2[0]~reg0.CLK
ad_clk => ad_ch2[1]~reg0.CLK
ad_clk => ad_ch2[2]~reg0.CLK
ad_clk => ad_ch2[3]~reg0.CLK
ad_clk => ad_ch2[4]~reg0.CLK
ad_clk => ad_ch2[5]~reg0.CLK
ad_clk => ad_ch2[6]~reg0.CLK
ad_clk => ad_ch2[7]~reg0.CLK
ad_clk => ad_ch2[8]~reg0.CLK
ad_clk => ad_ch2[9]~reg0.CLK
ad_clk => ad_ch2[10]~reg0.CLK
ad_clk => ad_ch2[11]~reg0.CLK
ad_clk => ad_ch1[0]~reg0.CLK
ad_clk => ad_ch1[1]~reg0.CLK
ad_clk => ad_ch1[2]~reg0.CLK
ad_clk => ad_ch1[3]~reg0.CLK
ad_clk => ad_ch1[4]~reg0.CLK
ad_clk => ad_ch1[5]~reg0.CLK
ad_clk => ad_ch1[6]~reg0.CLK
ad_clk => ad_ch1[7]~reg0.CLK
ad_clk => ad_ch1[8]~reg0.CLK
ad_clk => ad_ch1[9]~reg0.CLK
ad_clk => ad_ch1[10]~reg0.CLK
ad_clk => ad_ch1[11]~reg0.CLK
ad1_in[0] => ad_ch1[0]~reg0.DATAIN
ad1_in[1] => ad_ch1[1]~reg0.DATAIN
ad1_in[2] => ad_ch1[2]~reg0.DATAIN
ad1_in[3] => ad_ch1[3]~reg0.DATAIN
ad1_in[4] => ad_ch1[4]~reg0.DATAIN
ad1_in[5] => ad_ch1[5]~reg0.DATAIN
ad1_in[6] => ad_ch1[6]~reg0.DATAIN
ad1_in[7] => ad_ch1[7]~reg0.DATAIN
ad1_in[8] => ad_ch1[8]~reg0.DATAIN
ad1_in[9] => ad_ch1[9]~reg0.DATAIN
ad1_in[10] => ad_ch1[10]~reg0.DATAIN
ad1_in[11] => ad_ch1[11]~reg0.DATAIN
ad2_in[0] => ad_ch2[0]~reg0.DATAIN
ad2_in[1] => ad_ch2[1]~reg0.DATAIN
ad2_in[2] => ad_ch2[2]~reg0.DATAIN
ad2_in[3] => ad_ch2[3]~reg0.DATAIN
ad2_in[4] => ad_ch2[4]~reg0.DATAIN
ad2_in[5] => ad_ch2[5]~reg0.DATAIN
ad2_in[6] => ad_ch2[6]~reg0.DATAIN
ad2_in[7] => ad_ch2[7]~reg0.DATAIN
ad2_in[8] => ad_ch2[8]~reg0.DATAIN
ad2_in[9] => ad_ch2[9]~reg0.DATAIN
ad2_in[10] => ad_ch2[10]~reg0.DATAIN
ad2_in[11] => ad_ch2[11]~reg0.DATAIN
ad_ch1[0] <= ad_ch1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[1] <= ad_ch1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[2] <= ad_ch1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[3] <= ad_ch1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[4] <= ad_ch1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[5] <= ad_ch1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[6] <= ad_ch1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[7] <= ad_ch1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[8] <= ad_ch1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[9] <= ad_ch1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[10] <= ad_ch1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch1[11] <= ad_ch1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[0] <= ad_ch2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[1] <= ad_ch2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[2] <= ad_ch2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[3] <= ad_ch2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[4] <= ad_ch2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[5] <= ad_ch2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[6] <= ad_ch2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[7] <= ad_ch2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[8] <= ad_ch2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[9] <= ad_ch2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[10] <= ad_ch2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ad_ch2[11] <= ad_ch2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|volt_cal:u3
ad_clk => ad_clk.IN2
ad_ch1[0] => ch1_reg.DATAB
ad_ch1[0] => Add1.IN12
ad_ch1[1] => ch1_reg.DATAB
ad_ch1[1] => Add1.IN11
ad_ch1[2] => ch1_reg.DATAB
ad_ch1[2] => Add1.IN10
ad_ch1[3] => ch1_reg.DATAB
ad_ch1[3] => Add1.IN9
ad_ch1[4] => ch1_reg.DATAB
ad_ch1[4] => Add1.IN8
ad_ch1[5] => ch1_reg.DATAB
ad_ch1[5] => Add1.IN7
ad_ch1[6] => ch1_reg.DATAB
ad_ch1[6] => Add1.IN6
ad_ch1[7] => ch1_reg.DATAB
ad_ch1[7] => Add1.IN5
ad_ch1[8] => ch1_reg.DATAB
ad_ch1[8] => Add1.IN4
ad_ch1[9] => ch1_reg.DATAB
ad_ch1[9] => Add1.IN3
ad_ch1[10] => ch1_reg.DATAB
ad_ch1[10] => Add1.IN2
ad_ch1[11] => Add0.IN2
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_reg.OUTPUTSELECT
ad_ch1[11] => ch1_sig[1]~reg0.DATAIN
ad_ch1[11] => ch1_sig[2]~reg0.DATAIN
ad_ch1[11] => Add1.IN1
ad_ch2[0] => ch2_reg.DATAB
ad_ch2[0] => Add3.IN12
ad_ch2[1] => ch2_reg.DATAB
ad_ch2[1] => Add3.IN11
ad_ch2[2] => ch2_reg.DATAB
ad_ch2[2] => Add3.IN10
ad_ch2[3] => ch2_reg.DATAB
ad_ch2[3] => Add3.IN9
ad_ch2[4] => ch2_reg.DATAB
ad_ch2[4] => Add3.IN8
ad_ch2[5] => ch2_reg.DATAB
ad_ch2[5] => Add3.IN7
ad_ch2[6] => ch2_reg.DATAB
ad_ch2[6] => Add3.IN6
ad_ch2[7] => ch2_reg.DATAB
ad_ch2[7] => Add3.IN5
ad_ch2[8] => ch2_reg.DATAB
ad_ch2[8] => Add3.IN4
ad_ch2[9] => ch2_reg.DATAB
ad_ch2[9] => Add3.IN3
ad_ch2[10] => ch2_reg.DATAB
ad_ch2[10] => Add3.IN2
ad_ch2[11] => Add2.IN2
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_reg.OUTPUTSELECT
ad_ch2[11] => ch2_sig[1]~reg0.DATAIN
ad_ch2[11] => ch2_sig[2]~reg0.DATAIN
ad_ch2[11] => Add3.IN1
ch1_dec[0] <= bcd:bcd1_ist.dec
ch1_dec[1] <= bcd:bcd1_ist.dec
ch1_dec[2] <= bcd:bcd1_ist.dec
ch1_dec[3] <= bcd:bcd1_ist.dec
ch1_dec[4] <= bcd:bcd1_ist.dec
ch1_dec[5] <= bcd:bcd1_ist.dec
ch1_dec[6] <= bcd:bcd1_ist.dec
ch1_dec[7] <= bcd:bcd1_ist.dec
ch1_dec[8] <= bcd:bcd1_ist.dec
ch1_dec[9] <= bcd:bcd1_ist.dec
ch1_dec[10] <= bcd:bcd1_ist.dec
ch1_dec[11] <= bcd:bcd1_ist.dec
ch1_dec[12] <= bcd:bcd1_ist.dec
ch1_dec[13] <= bcd:bcd1_ist.dec
ch1_dec[14] <= bcd:bcd1_ist.dec
ch1_dec[15] <= bcd:bcd1_ist.dec
ch1_dec[16] <= bcd:bcd1_ist.dec
ch1_dec[17] <= bcd:bcd1_ist.dec
ch1_dec[18] <= bcd:bcd1_ist.dec
ch1_dec[19] <= bcd:bcd1_ist.dec
ch2_dec[0] <= bcd:bcd2_ist.dec
ch2_dec[1] <= bcd:bcd2_ist.dec
ch2_dec[2] <= bcd:bcd2_ist.dec
ch2_dec[3] <= bcd:bcd2_ist.dec
ch2_dec[4] <= bcd:bcd2_ist.dec
ch2_dec[5] <= bcd:bcd2_ist.dec
ch2_dec[6] <= bcd:bcd2_ist.dec
ch2_dec[7] <= bcd:bcd2_ist.dec
ch2_dec[8] <= bcd:bcd2_ist.dec
ch2_dec[9] <= bcd:bcd2_ist.dec
ch2_dec[10] <= bcd:bcd2_ist.dec
ch2_dec[11] <= bcd:bcd2_ist.dec
ch2_dec[12] <= bcd:bcd2_ist.dec
ch2_dec[13] <= bcd:bcd2_ist.dec
ch2_dec[14] <= bcd:bcd2_ist.dec
ch2_dec[15] <= bcd:bcd2_ist.dec
ch2_dec[16] <= bcd:bcd2_ist.dec
ch2_dec[17] <= bcd:bcd2_ist.dec
ch2_dec[18] <= bcd:bcd2_ist.dec
ch2_dec[19] <= bcd:bcd2_ist.dec
ch1_sig[0] <= ch1_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[1] <= ch1_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[2] <= ch1_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[3] <= ch1_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[4] <= ch1_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[5] <= ch1_sig[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[6] <= ch1_sig[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch1_sig[7] <= ch1_sig[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[0] <= ch2_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[1] <= ch2_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[2] <= ch2_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[3] <= ch2_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[4] <= ch2_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[5] <= ch2_sig[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[6] <= ch2_sig[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ch2_sig[7] <= ch2_sig[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|volt_cal:u3|bcd:bcd1_ist
clk => rese[0].CLK
clk => rese[1].CLK
clk => rese[2].CLK
clk => rese[3].CLK
clk => resd[0].CLK
clk => resd[1].CLK
clk => resd[2].CLK
clk => resd[3].CLK
clk => resc[0].CLK
clk => resc[1].CLK
clk => resc[2].CLK
clk => resc[3].CLK
clk => resb[0].CLK
clk => resb[1].CLK
clk => resb[2].CLK
clk => resb[3].CLK
clk => resa[0].CLK
clk => resa[1].CLK
clk => resa[2].CLK
clk => resa[3].CLK
clk => rhexa[0].CLK
clk => rhexa[1].CLK
clk => rhexa[2].CLK
clk => rhexa[3].CLK
clk => rhexb[0].CLK
clk => rhexb[1].CLK
clk => rhexb[2].CLK
clk => rhexb[3].CLK
clk => rhexb[4].CLK
clk => rhexb[5].CLK
clk => rhexb[6].CLK
clk => rhexb[7].CLK
clk => rhexb[8].CLK
clk => rhexb[9].CLK
clk => rhexc[0].CLK
clk => rhexc[1].CLK
clk => rhexc[2].CLK
clk => rhexc[3].CLK
clk => rhexc[4].CLK
clk => rhexc[5].CLK
clk => rhexc[6].CLK
clk => rhexc[7].CLK
clk => rhexc[8].CLK
clk => rhexc[9].CLK
clk => rhexc[10].CLK
clk => rhexc[11].CLK
clk => rhexc[12].CLK
clk => rhexc[13].CLK
clk => rhexd[0].CLK
clk => rhexd[1].CLK
clk => rhexd[2].CLK
clk => rhexd[3].CLK
clk => rhexd[4].CLK
clk => rhexd[5].CLK
clk => rhexd[6].CLK
clk => rhexd[7].CLK
clk => rhexd[8].CLK
clk => rhexd[9].CLK
clk => rhexd[10].CLK
clk => rhexd[11].CLK
clk => rhexd[12].CLK
clk => rhexd[13].CLK
clk => rhexd[14].CLK
clk => rhexd[15].CLK
clk => rhexd[16].CLK
clk => rhexd[17].CLK
clk => rhex[0][0].CLK
clk => rhex[0][1].CLK
clk => rhex[0][2].CLK
clk => rhex[0][3].CLK
clk => rhex[1][0].CLK
clk => rhex[1][1].CLK
clk => rhex[1][2].CLK
clk => rhex[1][3].CLK
clk => rhex[2][0].CLK
clk => rhex[2][1].CLK
clk => rhex[2][2].CLK
clk => rhex[2][3].CLK
clk => rhex[3][0].CLK
clk => rhex[3][1].CLK
clk => rhex[3][2].CLK
clk => rhex[3][3].CLK
hex[0] => rhex[0][0].DATAIN
hex[1] => rhex[0][1].DATAIN
hex[2] => rhex[0][2].DATAIN
hex[3] => rhex[0][3].DATAIN
hex[4] => rhex[1][0].DATAIN
hex[5] => rhex[1][1].DATAIN
hex[6] => rhex[1][2].DATAIN
hex[7] => rhex[1][3].DATAIN
hex[8] => rhex[2][0].DATAIN
hex[9] => rhex[2][1].DATAIN
hex[10] => rhex[2][2].DATAIN
hex[11] => rhex[2][3].DATAIN
hex[12] => rhex[3][0].DATAIN
hex[13] => rhex[3][1].DATAIN
hex[14] => rhex[3][2].DATAIN
hex[15] => rhex[3][3].DATAIN
dec[0] <= resa[0].DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= resa[1].DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= resa[2].DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= resa[3].DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= resb[0].DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= resb[1].DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= resb[2].DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= resb[3].DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= resc[0].DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= resc[1].DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= resc[2].DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= resc[3].DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= resd[0].DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= resd[1].DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= resd[2].DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= resd[3].DB_MAX_OUTPUT_PORT_TYPE
dec[16] <= rese[0].DB_MAX_OUTPUT_PORT_TYPE
dec[17] <= rese[1].DB_MAX_OUTPUT_PORT_TYPE
dec[18] <= rese[2].DB_MAX_OUTPUT_PORT_TYPE
dec[19] <= rese[3].DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|volt_cal:u3|bcd:bcd2_ist
clk => rese[0].CLK
clk => rese[1].CLK
clk => rese[2].CLK
clk => rese[3].CLK
clk => resd[0].CLK
clk => resd[1].CLK
clk => resd[2].CLK
clk => resd[3].CLK
clk => resc[0].CLK
clk => resc[1].CLK
clk => resc[2].CLK
clk => resc[3].CLK
clk => resb[0].CLK
clk => resb[1].CLK
clk => resb[2].CLK
clk => resb[3].CLK
clk => resa[0].CLK
clk => resa[1].CLK
clk => resa[2].CLK
clk => resa[3].CLK
clk => rhexa[0].CLK
clk => rhexa[1].CLK
clk => rhexa[2].CLK
clk => rhexa[3].CLK
clk => rhexb[0].CLK
clk => rhexb[1].CLK
clk => rhexb[2].CLK
clk => rhexb[3].CLK
clk => rhexb[4].CLK
clk => rhexb[5].CLK
clk => rhexb[6].CLK
clk => rhexb[7].CLK
clk => rhexb[8].CLK
clk => rhexb[9].CLK
clk => rhexc[0].CLK
clk => rhexc[1].CLK
clk => rhexc[2].CLK
clk => rhexc[3].CLK
clk => rhexc[4].CLK
clk => rhexc[5].CLK
clk => rhexc[6].CLK
clk => rhexc[7].CLK
clk => rhexc[8].CLK
clk => rhexc[9].CLK
clk => rhexc[10].CLK
clk => rhexc[11].CLK
clk => rhexc[12].CLK
clk => rhexc[13].CLK
clk => rhexd[0].CLK
clk => rhexd[1].CLK
clk => rhexd[2].CLK
clk => rhexd[3].CLK
clk => rhexd[4].CLK
clk => rhexd[5].CLK
clk => rhexd[6].CLK
clk => rhexd[7].CLK
clk => rhexd[8].CLK
clk => rhexd[9].CLK
clk => rhexd[10].CLK
clk => rhexd[11].CLK
clk => rhexd[12].CLK
clk => rhexd[13].CLK
clk => rhexd[14].CLK
clk => rhexd[15].CLK
clk => rhexd[16].CLK
clk => rhexd[17].CLK
clk => rhex[0][0].CLK
clk => rhex[0][1].CLK
clk => rhex[0][2].CLK
clk => rhex[0][3].CLK
clk => rhex[1][0].CLK
clk => rhex[1][1].CLK
clk => rhex[1][2].CLK
clk => rhex[1][3].CLK
clk => rhex[2][0].CLK
clk => rhex[2][1].CLK
clk => rhex[2][2].CLK
clk => rhex[2][3].CLK
clk => rhex[3][0].CLK
clk => rhex[3][1].CLK
clk => rhex[3][2].CLK
clk => rhex[3][3].CLK
hex[0] => rhex[0][0].DATAIN
hex[1] => rhex[0][1].DATAIN
hex[2] => rhex[0][2].DATAIN
hex[3] => rhex[0][3].DATAIN
hex[4] => rhex[1][0].DATAIN
hex[5] => rhex[1][1].DATAIN
hex[6] => rhex[1][2].DATAIN
hex[7] => rhex[1][3].DATAIN
hex[8] => rhex[2][0].DATAIN
hex[9] => rhex[2][1].DATAIN
hex[10] => rhex[2][2].DATAIN
hex[11] => rhex[2][3].DATAIN
hex[12] => rhex[3][0].DATAIN
hex[13] => rhex[3][1].DATAIN
hex[14] => rhex[3][2].DATAIN
hex[15] => rhex[3][3].DATAIN
dec[0] <= resa[0].DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= resa[1].DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= resa[2].DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= resa[3].DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= resb[0].DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= resb[1].DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= resb[2].DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= resb[3].DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= resc[0].DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= resc[1].DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= resc[2].DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= resc[3].DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= resd[0].DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= resd[1].DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= resd[2].DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= resd[3].DB_MAX_OUTPUT_PORT_TYPE
dec[16] <= rese[0].DB_MAX_OUTPUT_PORT_TYPE
dec[17] <= rese[1].DB_MAX_OUTPUT_PORT_TYPE
dec[18] <= rese[2].DB_MAX_OUTPUT_PORT_TYPE
dec[19] <= rese[3].DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|uart:u4
clk50 => clk50.IN1
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_cnt.OUTPUTSELECT
reset_n => uart_stat.OUTPUTSELECT
reset_n => uart_stat.OUTPUTSELECT
reset_n => uart_stat.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => k.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => wrsig.OUTPUTSELECT
reset_n => Time_wait[0].ENA
reset_n => Time_wait[1].ENA
reset_n => Time_wait[2].ENA
reset_n => Time_wait[3].ENA
reset_n => Time_wait[4].ENA
reset_n => Time_wait[5].ENA
reset_n => Time_wait[6].ENA
reset_n => Time_wait[7].ENA
reset_n => Time_wait[8].ENA
reset_n => Time_wait[9].ENA
reset_n => Time_wait[10].ENA
reset_n => Time_wait[11].ENA
reset_n => Time_wait[12].ENA
reset_n => Time_wait[13].ENA
reset_n => Time_wait[14].ENA
reset_n => Time_wait[15].ENA
ch1_dec[0] => uart_ad[9][0].DATAIN
ch1_dec[1] => uart_ad[9][1].DATAIN
ch1_dec[2] => uart_ad[9][2].DATAIN
ch1_dec[3] => uart_ad[9][3].DATAIN
ch1_dec[4] => uart_ad[8][0].DATAIN
ch1_dec[5] => uart_ad[8][1].DATAIN
ch1_dec[6] => uart_ad[8][2].DATAIN
ch1_dec[7] => uart_ad[8][3].DATAIN
ch1_dec[8] => uart_ad[7][0].DATAIN
ch1_dec[9] => uart_ad[7][1].DATAIN
ch1_dec[10] => uart_ad[7][2].DATAIN
ch1_dec[11] => uart_ad[7][3].DATAIN
ch1_dec[12] => uart_ad[5][0].DATAIN
ch1_dec[13] => uart_ad[5][1].DATAIN
ch1_dec[14] => uart_ad[5][2].DATAIN
ch1_dec[15] => uart_ad[5][3].DATAIN
ch1_dec[16] => ~NO_FANOUT~
ch1_dec[17] => ~NO_FANOUT~
ch1_dec[18] => ~NO_FANOUT~
ch1_dec[19] => ~NO_FANOUT~
ch2_dec[0] => uart_ad[22][0].DATAIN
ch2_dec[1] => uart_ad[22][1].DATAIN
ch2_dec[2] => uart_ad[22][2].DATAIN
ch2_dec[3] => uart_ad[22][3].DATAIN
ch2_dec[4] => uart_ad[21][0].DATAIN
ch2_dec[5] => uart_ad[21][1].DATAIN
ch2_dec[6] => uart_ad[21][2].DATAIN
ch2_dec[7] => uart_ad[21][3].DATAIN
ch2_dec[8] => uart_ad[20][0].DATAIN
ch2_dec[9] => uart_ad[20][1].DATAIN
ch2_dec[10] => uart_ad[20][2].DATAIN
ch2_dec[11] => uart_ad[20][3].DATAIN
ch2_dec[12] => uart_ad[18][0].DATAIN
ch2_dec[13] => uart_ad[18][1].DATAIN
ch2_dec[14] => uart_ad[18][2].DATAIN
ch2_dec[15] => uart_ad[18][3].DATAIN
ch2_dec[16] => ~NO_FANOUT~
ch2_dec[17] => ~NO_FANOUT~
ch2_dec[18] => ~NO_FANOUT~
ch2_dec[19] => ~NO_FANOUT~
ch1_sig[0] => uart_ad[4][0].DATAIN
ch1_sig[1] => uart_ad[4][1].DATAIN
ch1_sig[2] => uart_ad[4][2].DATAIN
ch1_sig[3] => uart_ad[4][3].DATAIN
ch1_sig[4] => uart_ad[4][4].DATAIN
ch1_sig[5] => uart_ad[4][5].DATAIN
ch1_sig[6] => uart_ad[4][6].DATAIN
ch1_sig[7] => uart_ad[4][7].DATAIN
ch2_sig[0] => uart_ad[17][0].DATAIN
ch2_sig[1] => uart_ad[17][1].DATAIN
ch2_sig[2] => uart_ad[17][2].DATAIN
ch2_sig[3] => uart_ad[17][3].DATAIN
ch2_sig[4] => uart_ad[17][4].DATAIN
ch2_sig[5] => uart_ad[17][5].DATAIN
ch2_sig[6] => uart_ad[17][6].DATAIN
ch2_sig[7] => uart_ad[17][7].DATAIN
tx <= uarttx:u1.tx


|ad9238_test|uart:u4|clkdiv:u0
clk50 => cnt[0].CLK
clk50 => cnt[1].CLK
clk50 => cnt[2].CLK
clk50 => cnt[3].CLK
clk50 => cnt[4].CLK
clk50 => cnt[5].CLK
clk50 => cnt[6].CLK
clk50 => cnt[7].CLK
clk50 => cnt[8].CLK
clk50 => cnt[9].CLK
clk50 => cnt[10].CLK
clk50 => cnt[11].CLK
clk50 => cnt[12].CLK
clk50 => cnt[13].CLK
clk50 => cnt[14].CLK
clk50 => cnt[15].CLK
clk50 => clkout~reg0.CLK
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ad9238_test|uart:u4|uarttx:u1
clk => presult.CLK
clk => idle~reg0.CLK
clk => tx~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => send.CLK
clk => wrsigrise.CLK
clk => wrsigbuf.CLK
datain[0] => Selector5.IN21
datain[0] => Selector7.IN16
datain[1] => presult.IN1
datain[1] => Selector5.IN20
datain[2] => presult.IN1
datain[2] => Selector5.IN19
datain[3] => presult.IN1
datain[3] => Selector5.IN18
datain[4] => presult.IN1
datain[4] => Selector5.IN17
datain[5] => presult.IN1
datain[5] => Selector5.IN16
datain[6] => presult.IN1
datain[6] => Selector5.IN15
datain[7] => presult.IN1
datain[7] => Selector5.IN14
wrsig => wrsigrise.IN1
wrsig => wrsigbuf.DATAIN
idle <= idle~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx~reg0.DB_MAX_OUTPUT_PORT_TYPE


