// XROCKET1 I/O Spec File
//
// NOTES:
// This file only includes signals which are used by Austin's XROCKET1 testbench. 
// The only two tests in this file are Config Chain & Vtest, so we do not connect to
// signals like PreSamp, PostSamp, etc.

HARDWARE PXI1Slot16/NI6583/se_io BEGIN
// No Connects:
PreSamp,I,19
PostSamp,I,18
Force2b,I,17
Rst,I,16

// Signals Actually used by the testbench:
//configRst is active-low reset... by default should be high.
configRst,I,31,1
loadShadowReg,I,30
configIn,I,28
configClk,I,29
DACclr,I,27
soc,I,26
capClk,I,25
Qequal,I,24
CLK_d,I,23
CLK2,I,22
RangeLock,I,21
CLK,I,20
PwrGateb,I,15,1
Reset,I,14
DoneFull,O,7
configOut,O,6
DoneZS,O,4
END
HARDWARE PXI1Slot16/NI6583/lvds BEGIN
//Note that serialClk is connected directly to the DDC Clk Out pin.
serialOutTLP,O,8
serialOutTRP,O,5
END

