
SAM3X_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bcc  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080bcc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  20000434  00081000  00020434  2**2
                  ALLOC
  3 .stack        00000404  20000474  00081040  00020434  2**0
                  ALLOC
  4 .heap         00000200  20000878  00081444  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000037d0  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a97  00000000  00000000  00023c86  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000040e  00000000  00000000  0002471d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001d8  00000000  00000000  00024b2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000128  00000000  00000000  00024d03  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000121f7  00000000  00000000  00024e2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000044f0  00000000  00000000  00037022  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051726  00000000  00000000  0003b512  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000004c8  00000000  00000000  0008cc38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	78 08 00 20 65 01 08 00 61 01 08 00 61 01 08 00     x.. e...a...a...
   80010:	61 01 08 00 61 01 08 00 61 01 08 00 00 00 00 00     a...a...a.......
	...
   8002c:	61 01 08 00 61 01 08 00 00 00 00 00 61 01 08 00     a...a.......a...
   8003c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   8004c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   8005c:	61 01 08 00 61 01 08 00 61 01 08 00 00 00 00 00     a...a...a.......
   8006c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
	...
   80084:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   80094:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800a4:	00 00 00 00 61 01 08 00 61 01 08 00 61 01 08 00     ....a...a...a...
   800b4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800c4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800d4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800e4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080bcc 	.word	0x00080bcc

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080bcc 	.word	0x00080bcc
   80154:	20000438 	.word	0x20000438
   80158:	00080bcc 	.word	0x00080bcc
   8015c:	00000000 	.word	0x00000000

00080160 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80160:	e7fe      	b.n	80160 <Dummy_Handler>
	...

00080164 <Reset_Handler>:
{
   80164:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80166:	4b11      	ldr	r3, [pc, #68]	; (801ac <Reset_Handler+0x48>)
   80168:	4a11      	ldr	r2, [pc, #68]	; (801b0 <Reset_Handler+0x4c>)
   8016a:	429a      	cmp	r2, r3
   8016c:	d009      	beq.n	80182 <Reset_Handler+0x1e>
   8016e:	4b0f      	ldr	r3, [pc, #60]	; (801ac <Reset_Handler+0x48>)
   80170:	4a0f      	ldr	r2, [pc, #60]	; (801b0 <Reset_Handler+0x4c>)
   80172:	e003      	b.n	8017c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80174:	6811      	ldr	r1, [r2, #0]
   80176:	6019      	str	r1, [r3, #0]
   80178:	3304      	adds	r3, #4
   8017a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8017c:	490d      	ldr	r1, [pc, #52]	; (801b4 <Reset_Handler+0x50>)
   8017e:	428b      	cmp	r3, r1
   80180:	d3f8      	bcc.n	80174 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80182:	4b0d      	ldr	r3, [pc, #52]	; (801b8 <Reset_Handler+0x54>)
   80184:	e002      	b.n	8018c <Reset_Handler+0x28>
                *pDest++ = 0;
   80186:	2200      	movs	r2, #0
   80188:	601a      	str	r2, [r3, #0]
   8018a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8018c:	4a0b      	ldr	r2, [pc, #44]	; (801bc <Reset_Handler+0x58>)
   8018e:	4293      	cmp	r3, r2
   80190:	d3f9      	bcc.n	80186 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80192:	4b0b      	ldr	r3, [pc, #44]	; (801c0 <Reset_Handler+0x5c>)
   80194:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80198:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8019c:	4a09      	ldr	r2, [pc, #36]	; (801c4 <Reset_Handler+0x60>)
   8019e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   801a0:	4b09      	ldr	r3, [pc, #36]	; (801c8 <Reset_Handler+0x64>)
   801a2:	4798      	blx	r3
        main();
   801a4:	4b09      	ldr	r3, [pc, #36]	; (801cc <Reset_Handler+0x68>)
   801a6:	4798      	blx	r3
   801a8:	e7fe      	b.n	801a8 <Reset_Handler+0x44>
   801aa:	bf00      	nop
   801ac:	20000000 	.word	0x20000000
   801b0:	00080bcc 	.word	0x00080bcc
   801b4:	20000434 	.word	0x20000434
   801b8:	20000434 	.word	0x20000434
   801bc:	20000474 	.word	0x20000474
   801c0:	00080000 	.word	0x00080000
   801c4:	e000ed00 	.word	0xe000ed00
   801c8:	00080a35 	.word	0x00080a35
   801cc:	0008041d 	.word	0x0008041d

000801d0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   801d4:	4a20      	ldr	r2, [pc, #128]	; (80258 <SystemInit+0x88>)
   801d6:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   801dc:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801de:	4b1f      	ldr	r3, [pc, #124]	; (8025c <SystemInit+0x8c>)
   801e0:	6a1b      	ldr	r3, [r3, #32]
   801e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   801e6:	d107      	bne.n	801f8 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   801e8:	4a1d      	ldr	r2, [pc, #116]	; (80260 <SystemInit+0x90>)
   801ea:	4b1c      	ldr	r3, [pc, #112]	; (8025c <SystemInit+0x8c>)
   801ec:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   801ee:	4b1b      	ldr	r3, [pc, #108]	; (8025c <SystemInit+0x8c>)
   801f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   801f2:	f013 0f01 	tst.w	r3, #1
   801f6:	d0fa      	beq.n	801ee <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   801f8:	4a1a      	ldr	r2, [pc, #104]	; (80264 <SystemInit+0x94>)
   801fa:	4b18      	ldr	r3, [pc, #96]	; (8025c <SystemInit+0x8c>)
   801fc:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   801fe:	4b17      	ldr	r3, [pc, #92]	; (8025c <SystemInit+0x8c>)
   80200:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80202:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80206:	d0fa      	beq.n	801fe <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80208:	4a14      	ldr	r2, [pc, #80]	; (8025c <SystemInit+0x8c>)
   8020a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8020c:	f023 0303 	bic.w	r3, r3, #3
   80210:	f043 0301 	orr.w	r3, r3, #1
   80214:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80216:	4b11      	ldr	r3, [pc, #68]	; (8025c <SystemInit+0x8c>)
   80218:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8021a:	f013 0f08 	tst.w	r3, #8
   8021e:	d0fa      	beq.n	80216 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80220:	4a11      	ldr	r2, [pc, #68]	; (80268 <SystemInit+0x98>)
   80222:	4b0e      	ldr	r3, [pc, #56]	; (8025c <SystemInit+0x8c>)
   80224:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80226:	4b0d      	ldr	r3, [pc, #52]	; (8025c <SystemInit+0x8c>)
   80228:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8022a:	f013 0f02 	tst.w	r3, #2
   8022e:	d0fa      	beq.n	80226 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80230:	2211      	movs	r2, #17
   80232:	4b0a      	ldr	r3, [pc, #40]	; (8025c <SystemInit+0x8c>)
   80234:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80236:	4b09      	ldr	r3, [pc, #36]	; (8025c <SystemInit+0x8c>)
   80238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8023a:	f013 0f08 	tst.w	r3, #8
   8023e:	d0fa      	beq.n	80236 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80240:	2212      	movs	r2, #18
   80242:	4b06      	ldr	r3, [pc, #24]	; (8025c <SystemInit+0x8c>)
   80244:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80246:	4b05      	ldr	r3, [pc, #20]	; (8025c <SystemInit+0x8c>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f013 0f08 	tst.w	r3, #8
   8024e:	d0fa      	beq.n	80246 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80250:	4a06      	ldr	r2, [pc, #24]	; (8026c <SystemInit+0x9c>)
   80252:	4b07      	ldr	r3, [pc, #28]	; (80270 <SystemInit+0xa0>)
   80254:	601a      	str	r2, [r3, #0]
   80256:	4770      	bx	lr
   80258:	400e0a00 	.word	0x400e0a00
   8025c:	400e0600 	.word	0x400e0600
   80260:	00370809 	.word	0x00370809
   80264:	01370809 	.word	0x01370809
   80268:	20273f03 	.word	0x20273f03
   8026c:	0501bd00 	.word	0x0501bd00
   80270:	20000000 	.word	0x20000000

00080274 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch ( PMC->PMC_MCKR & PMC_MCKR_CSS_Msk )
   80274:	4b3e      	ldr	r3, [pc, #248]	; (80370 <SystemCoreClockUpdate+0xfc>)
   80276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80278:	f003 0303 	and.w	r3, r3, #3
   8027c:	2b03      	cmp	r3, #3
   8027e:	d83f      	bhi.n	80300 <SystemCoreClockUpdate+0x8c>
   80280:	e8df f003 	tbb	[pc, r3]
   80284:	2d2d1102 	.word	0x2d2d1102
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if (SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   80288:	4b3a      	ldr	r3, [pc, #232]	; (80374 <SystemCoreClockUpdate+0x100>)
   8028a:	695b      	ldr	r3, [r3, #20]
   8028c:	f013 0f80 	tst.w	r3, #128	; 0x80
   80290:	d004      	beq.n	8029c <SystemCoreClockUpdate+0x28>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80292:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80296:	4b38      	ldr	r3, [pc, #224]	; (80378 <SystemCoreClockUpdate+0x104>)
   80298:	601a      	str	r2, [r3, #0]
   8029a:	e031      	b.n	80300 <SystemCoreClockUpdate+0x8c>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8029c:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   802a0:	4b35      	ldr	r3, [pc, #212]	; (80378 <SystemCoreClockUpdate+0x104>)
   802a2:	601a      	str	r2, [r3, #0]
   802a4:	e02c      	b.n	80300 <SystemCoreClockUpdate+0x8c>
      }
    break;

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)
   802a6:	4b32      	ldr	r3, [pc, #200]	; (80370 <SystemCoreClockUpdate+0xfc>)
   802a8:	6a1b      	ldr	r3, [r3, #32]
   802aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   802ae:	d003      	beq.n	802b8 <SystemCoreClockUpdate+0x44>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
   802b0:	4a32      	ldr	r2, [pc, #200]	; (8037c <SystemCoreClockUpdate+0x108>)
   802b2:	4b31      	ldr	r3, [pc, #196]	; (80378 <SystemCoreClockUpdate+0x104>)
   802b4:	601a      	str	r2, [r3, #0]
   802b6:	e023      	b.n	80300 <SystemCoreClockUpdate+0x8c>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   802b8:	4a31      	ldr	r2, [pc, #196]	; (80380 <SystemCoreClockUpdate+0x10c>)
   802ba:	4b2f      	ldr	r3, [pc, #188]	; (80378 <SystemCoreClockUpdate+0x104>)
   802bc:	601a      	str	r2, [r3, #0]

        switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk)
   802be:	4b2c      	ldr	r3, [pc, #176]	; (80370 <SystemCoreClockUpdate+0xfc>)
   802c0:	6a1b      	ldr	r3, [r3, #32]
   802c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   802c6:	2b10      	cmp	r3, #16
   802c8:	d005      	beq.n	802d6 <SystemCoreClockUpdate+0x62>
   802ca:	2b20      	cmp	r3, #32
   802cc:	d118      	bne.n	80300 <SystemCoreClockUpdate+0x8c>
          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
          break;

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
   802ce:	4a2b      	ldr	r2, [pc, #172]	; (8037c <SystemCoreClockUpdate+0x108>)
   802d0:	4b29      	ldr	r3, [pc, #164]	; (80378 <SystemCoreClockUpdate+0x104>)
   802d2:	601a      	str	r2, [r3, #0]
          break;
   802d4:	e014      	b.n	80300 <SystemCoreClockUpdate+0x8c>
            SystemCoreClock *= 2U;
   802d6:	4a2b      	ldr	r2, [pc, #172]	; (80384 <SystemCoreClockUpdate+0x110>)
   802d8:	4b27      	ldr	r3, [pc, #156]	; (80378 <SystemCoreClockUpdate+0x104>)
   802da:	601a      	str	r2, [r3, #0]
          break;
   802dc:	e010      	b.n	80300 <SystemCoreClockUpdate+0x8c>
      }
    break;

    case PMC_MCKR_CSS_PLLA_CLK: /* PLLA clock */
    case PMC_MCKR_CSS_UPLL_CLK: /* UPLL clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
   802de:	4b24      	ldr	r3, [pc, #144]	; (80370 <SystemCoreClockUpdate+0xfc>)
   802e0:	6a1b      	ldr	r3, [r3, #32]
   802e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   802e6:	d01a      	beq.n	8031e <SystemCoreClockUpdate+0xaa>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
   802e8:	4a24      	ldr	r2, [pc, #144]	; (8037c <SystemCoreClockUpdate+0x108>)
   802ea:	4b23      	ldr	r3, [pc, #140]	; (80378 <SystemCoreClockUpdate+0x104>)
   802ec:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
      if ( (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
   802ee:	4b20      	ldr	r3, [pc, #128]	; (80370 <SystemCoreClockUpdate+0xfc>)
   802f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   802f2:	f003 0303 	and.w	r3, r3, #3
   802f6:	2b02      	cmp	r3, #2
   802f8:	d024      	beq.n	80344 <SystemCoreClockUpdate+0xd0>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_UTMIPLL / 2U;
   802fa:	4a23      	ldr	r2, [pc, #140]	; (80388 <SystemCoreClockUpdate+0x114>)
   802fc:	4b1e      	ldr	r3, [pc, #120]	; (80378 <SystemCoreClockUpdate+0x104>)
   802fe:	601a      	str	r2, [r3, #0]
      }
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
   80300:	4b1b      	ldr	r3, [pc, #108]	; (80370 <SystemCoreClockUpdate+0xfc>)
   80302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80304:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80308:	2b70      	cmp	r3, #112	; 0x70
   8030a:	d029      	beq.n	80360 <SystemCoreClockUpdate+0xec>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
   8030c:	4b18      	ldr	r3, [pc, #96]	; (80370 <SystemCoreClockUpdate+0xfc>)
   8030e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80310:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80314:	4918      	ldr	r1, [pc, #96]	; (80378 <SystemCoreClockUpdate+0x104>)
   80316:	680b      	ldr	r3, [r1, #0]
   80318:	40d3      	lsrs	r3, r2
   8031a:	600b      	str	r3, [r1, #0]
   8031c:	4770      	bx	lr
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8031e:	4a18      	ldr	r2, [pc, #96]	; (80380 <SystemCoreClockUpdate+0x10c>)
   80320:	4b15      	ldr	r3, [pc, #84]	; (80378 <SystemCoreClockUpdate+0x104>)
   80322:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
   80324:	4b12      	ldr	r3, [pc, #72]	; (80370 <SystemCoreClockUpdate+0xfc>)
   80326:	6a1b      	ldr	r3, [r3, #32]
   80328:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8032c:	2b10      	cmp	r3, #16
   8032e:	d005      	beq.n	8033c <SystemCoreClockUpdate+0xc8>
   80330:	2b20      	cmp	r3, #32
   80332:	d1dc      	bne.n	802ee <SystemCoreClockUpdate+0x7a>
            SystemCoreClock *= 3U;
   80334:	4a11      	ldr	r2, [pc, #68]	; (8037c <SystemCoreClockUpdate+0x108>)
   80336:	4b10      	ldr	r3, [pc, #64]	; (80378 <SystemCoreClockUpdate+0x104>)
   80338:	601a      	str	r2, [r3, #0]
          break;
   8033a:	e7d8      	b.n	802ee <SystemCoreClockUpdate+0x7a>
            SystemCoreClock *= 2U;
   8033c:	4a11      	ldr	r2, [pc, #68]	; (80384 <SystemCoreClockUpdate+0x110>)
   8033e:	4b0e      	ldr	r3, [pc, #56]	; (80378 <SystemCoreClockUpdate+0x104>)
   80340:	601a      	str	r2, [r3, #0]
          break;
   80342:	e7d4      	b.n	802ee <SystemCoreClockUpdate+0x7a>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
   80344:	480a      	ldr	r0, [pc, #40]	; (80370 <SystemCoreClockUpdate+0xfc>)
   80346:	6a82      	ldr	r2, [r0, #40]	; 0x28
   80348:	f3c2 420a 	ubfx	r2, r2, #16, #11
   8034c:	490a      	ldr	r1, [pc, #40]	; (80378 <SystemCoreClockUpdate+0x104>)
   8034e:	680b      	ldr	r3, [r1, #0]
   80350:	fb02 3303 	mla	r3, r2, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
   80354:	6a82      	ldr	r2, [r0, #40]	; 0x28
   80356:	b2d2      	uxtb	r2, r2
   80358:	fbb3 f3f2 	udiv	r3, r3, r2
   8035c:	600b      	str	r3, [r1, #0]
   8035e:	e7cf      	b.n	80300 <SystemCoreClockUpdate+0x8c>
    SystemCoreClock /= 3U;
   80360:	4a05      	ldr	r2, [pc, #20]	; (80378 <SystemCoreClockUpdate+0x104>)
   80362:	6813      	ldr	r3, [r2, #0]
   80364:	4909      	ldr	r1, [pc, #36]	; (8038c <SystemCoreClockUpdate+0x118>)
   80366:	fba1 1303 	umull	r1, r3, r1, r3
   8036a:	085b      	lsrs	r3, r3, #1
   8036c:	6013      	str	r3, [r2, #0]
   8036e:	4770      	bx	lr
   80370:	400e0600 	.word	0x400e0600
   80374:	400e1a10 	.word	0x400e1a10
   80378:	20000000 	.word	0x20000000
   8037c:	00b71b00 	.word	0x00b71b00
   80380:	003d0900 	.word	0x003d0900
   80384:	007a1200 	.word	0x007a1200
   80388:	0e4e1c00 	.word	0x0e4e1c00
   8038c:	aaaaaaab 	.word	0xaaaaaaab

00080390 <Set_Duty_Cycle_Synchronous_Channels>:
	PWM_sel->PWM_CDTYUPDx &= ~PWM_CDTYUPD_CDTYUPD_Msk;//reset
	PWM_sel->PWM_CDTYUPDx |= PWM_CDTYUPD_CDTYUPD(t);//set PWM
}

void Set_Duty_Cycle_Synchronous_Channels(uint8_t Duty_Cycle, PWMx *PWM_sel)
{
   80390:	b082      	sub	sp, #8
	volatile uint32_t t ;
	if (Duty_Cycle>100)
   80392:	2864      	cmp	r0, #100	; 0x64
   80394:	d900      	bls.n	80398 <Set_Duty_Cycle_Synchronous_Channels+0x8>
	{
		Duty_Cycle=100;
   80396:	2064      	movs	r0, #100	; 0x64
	}
	t=PWM0->PWM_CPRDx&0xFFF;//grab channel PWM period
   80398:	4b0d      	ldr	r3, [pc, #52]	; (803d0 <Set_Duty_Cycle_Synchronous_Channels+0x40>)
   8039a:	68db      	ldr	r3, [r3, #12]
   8039c:	f3c3 030b 	ubfx	r3, r3, #0, #12
   803a0:	9301      	str	r3, [sp, #4]
	t = (int)((long)Duty_Cycle*(long)t/100);//calculate Duty Cycle update value as ratio of channel period
   803a2:	9b01      	ldr	r3, [sp, #4]
   803a4:	fb03 f000 	mul.w	r0, r3, r0
   803a8:	4b0a      	ldr	r3, [pc, #40]	; (803d4 <Set_Duty_Cycle_Synchronous_Channels+0x44>)
   803aa:	fb83 2300 	smull	r2, r3, r3, r0
   803ae:	17c0      	asrs	r0, r0, #31
   803b0:	ebc0 1063 	rsb	r0, r0, r3, asr #5
   803b4:	9001      	str	r0, [sp, #4]
	PWM_sel->PWM_CDTYUPDx &= ~PWM_CDTYUPD_CDTYUPD_Msk;//reset
   803b6:	688b      	ldr	r3, [r1, #8]
   803b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
   803bc:	608b      	str	r3, [r1, #8]
	PWM_sel->PWM_CDTYUPDx |= PWM_CDTYUPD_CDTYUPD(t);//set PWM
   803be:	9b01      	ldr	r3, [sp, #4]
   803c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   803c4:	688a      	ldr	r2, [r1, #8]
   803c6:	4313      	orrs	r3, r2
   803c8:	608b      	str	r3, [r1, #8]
   803ca:	b002      	add	sp, #8
   803cc:	4770      	bx	lr
   803ce:	bf00      	nop
   803d0:	40094200 	.word	0x40094200
   803d4:	51eb851f 	.word	0x51eb851f

000803d8 <SPI_transfer>:
 *  Author: hanno
 */ 
#include "SPI_SAM.h"

void SPI_transfer(void)
{
   803d8:	b082      	sub	sp, #8
	volatile uint32_t temp;
	
	temp = (SPI0->SPI_SR>>1)&(0x0001);
   803da:	4b0f      	ldr	r3, [pc, #60]	; (80418 <SPI_transfer+0x40>)
   803dc:	691b      	ldr	r3, [r3, #16]
   803de:	f3c3 0340 	ubfx	r3, r3, #1, #1
   803e2:	9301      	str	r3, [sp, #4]
	if (temp==0)//tests data register is ready
   803e4:	9b01      	ldr	r3, [sp, #4]
   803e6:	b923      	cbnz	r3, 803f2 <SPI_transfer+0x1a>
	{
		temp = (SPI0->SPI_SR>>1)&(0x0001);//Data has been written to SPI_TDR and not yet transferred to the serializer		
   803e8:	4b0b      	ldr	r3, [pc, #44]	; (80418 <SPI_transfer+0x40>)
   803ea:	691b      	ldr	r3, [r3, #16]
   803ec:	f3c3 0340 	ubfx	r3, r3, #1, #1
   803f0:	9301      	str	r3, [sp, #4]
	}
	//set data to be transferred
	SPI0->SPI_TDR |= SPI_TDR_TD(0xA6);
   803f2:	4b09      	ldr	r3, [pc, #36]	; (80418 <SPI_transfer+0x40>)
   803f4:	68da      	ldr	r2, [r3, #12]
   803f6:	f042 02a6 	orr.w	r2, r2, #166	; 0xa6
   803fa:	60da      	str	r2, [r3, #12]
	temp = (SPI0->SPI_SR>>1)&(0x0001);
   803fc:	691b      	ldr	r3, [r3, #16]
   803fe:	f3c3 0340 	ubfx	r3, r3, #1, #1
   80402:	9301      	str	r3, [sp, #4]
	if (temp==0)//tests data register is ready
   80404:	9b01      	ldr	r3, [sp, #4]
   80406:	b923      	cbnz	r3, 80412 <SPI_transfer+0x3a>
	{
			temp = (SPI0->SPI_SR>>1)&(0x0001);//Data has been written to SPI_TDR and not yet transferred to the serializer		
   80408:	4b03      	ldr	r3, [pc, #12]	; (80418 <SPI_transfer+0x40>)
   8040a:	691b      	ldr	r3, [r3, #16]
   8040c:	f3c3 0340 	ubfx	r3, r3, #1, #1
   80410:	9301      	str	r3, [sp, #4]
	}
	
	
   80412:	b002      	add	sp, #8
   80414:	4770      	bx	lr
   80416:	bf00      	nop
   80418:	40008000 	.word	0x40008000

0008041c <main>:
#include "RTC_init_ISL12022M.h"
#include "RTC_ISL.h"
void DELAY(uint32_t delay);

int main(void)
{
   8041c:	b500      	push	{lr}
   8041e:	b083      	sub	sp, #12
	/* Initialize variables */
	struct time_RTC time; 
	volatile uint32_t a = 0;
   80420:	2300      	movs	r3, #0
   80422:	9301      	str	r3, [sp, #4]
    /* Initialize the SAM system */
    SystemInit();
   80424:	4b09      	ldr	r3, [pc, #36]	; (8044c <main+0x30>)
   80426:	4798      	blx	r3
	SystemCoreClockUpdate();
   80428:	4b09      	ldr	r3, [pc, #36]	; (80450 <main+0x34>)
   8042a:	4798      	blx	r3

	/* Initialize the peripherals */
	PIO_INIT();//works
   8042c:	4b09      	ldr	r3, [pc, #36]	; (80454 <main+0x38>)
   8042e:	4798      	blx	r3
	//TWI_init();
	USART0_init();//works
   80430:	4b09      	ldr	r3, [pc, #36]	; (80458 <main+0x3c>)
   80432:	4798      	blx	r3
	DAC_init();//works
   80434:	4b09      	ldr	r3, [pc, #36]	; (8045c <main+0x40>)
   80436:	4798      	blx	r3
	ADC_init();//works
   80438:	4b09      	ldr	r3, [pc, #36]	; (80460 <main+0x44>)
   8043a:	4798      	blx	r3
	PWM_init();//works  
   8043c:	4b09      	ldr	r3, [pc, #36]	; (80464 <main+0x48>)
   8043e:	4798      	blx	r3
	SPI_init();
   80440:	4b09      	ldr	r3, [pc, #36]	; (80468 <main+0x4c>)
   80442:	4798      	blx	r3
	// Continuously toggle LEDs
    while (1)
    {
		//DELAY(1);
		//Toggle_Output(RED_PB26_PORT,RED_PB27_PIN);
		SPI_transfer();
   80444:	4b09      	ldr	r3, [pc, #36]	; (8046c <main+0x50>)
   80446:	4798      	blx	r3
   80448:	e7fc      	b.n	80444 <main+0x28>
   8044a:	bf00      	nop
   8044c:	000801d1 	.word	0x000801d1
   80450:	00080275 	.word	0x00080275
   80454:	000807fd 	.word	0x000807fd
   80458:	00080995 	.word	0x00080995
   8045c:	000804b5 	.word	0x000804b5
   80460:	00080471 	.word	0x00080471
   80464:	00080851 	.word	0x00080851
   80468:	00080925 	.word	0x00080925
   8046c:	000803d9 	.word	0x000803d9

00080470 <ADC_init>:
#include "ADC_init_SAM.h"

void ADC_init(void)
{
	//Disable DAC Write Protect Mode Register
	ADC->ADC_WPMR =ADC_WPMR_WPKEY_PASSWD|~(ADC_WPMR_WPEN);
   80470:	4b0e      	ldr	r3, [pc, #56]	; (804ac <ADC_init+0x3c>)
   80472:	f06f 0201 	mvn.w	r2, #1
   80476:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER1 |= (PMC_PCER1_PID37);//enable clock for ADC
   8047a:	490d      	ldr	r1, [pc, #52]	; (804b0 <ADC_init+0x40>)
   8047c:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80480:	f042 0220 	orr.w	r2, r2, #32
   80484:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	// set sampling speed 100us
	ADC -> ADC_MR	&= ~(ADC_MR_PRESCAL_Msk);//reset
   80488:	685a      	ldr	r2, [r3, #4]
   8048a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
   8048e:	605a      	str	r2, [r3, #4]
	ADC -> ADC_MR	|= ADC_MR_PRESCAL(3999);// set
   80490:	685a      	ldr	r2, [r3, #4]
   80492:	f442 421f 	orr.w	r2, r2, #40704	; 0x9f00
   80496:	605a      	str	r2, [r3, #4]
	// enable AD channel 
	ADC -> ADC_CHDR &= ~(0xFF);//reset
   80498:	695a      	ldr	r2, [r3, #20]
   8049a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
   8049e:	615a      	str	r2, [r3, #20]
	ADC -> ADC_CHER |= ADC_CHER_CH0;//set AD0
   804a0:	691a      	ldr	r2, [r3, #16]
   804a2:	f042 0201 	orr.w	r2, r2, #1
   804a6:	611a      	str	r2, [r3, #16]
   804a8:	4770      	bx	lr
   804aa:	bf00      	nop
   804ac:	400c0000 	.word	0x400c0000
   804b0:	400e0600 	.word	0x400e0600

000804b4 <DAC_init>:
 *  Author: hanno
 */ 
#include "DAC_init_SAM.h"

void DAC_init(void)
{
   804b4:	b082      	sub	sp, #8
	volatile uint32_t temp;
	//Disable DAC Write Protect Mode Register
	DACC->DACC_WPMR =DACC_WPMR_WPKEY(0x444143)|~(DACC_WPMR_WPEN);
   804b6:	4b1d      	ldr	r3, [pc, #116]	; (8052c <DAC_init+0x78>)
   804b8:	f06f 0201 	mvn.w	r2, #1
   804bc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER1 |= (PMC_PCER1_PID38);//enable clock for DAC
   804c0:	491b      	ldr	r1, [pc, #108]	; (80530 <DAC_init+0x7c>)
   804c2:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   804c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   804ca:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	/*//Select Channel 1
	DACC->DACC_MR |= DACC_MR_USER_SEL_CHANNEL1;*/
	//set startup time
	DACC->DACC_MR &= ~(DACC_MR_STARTUP_Msk);
   804ce:	685a      	ldr	r2, [r3, #4]
   804d0:	f022 527c 	bic.w	r2, r2, #1056964608	; 0x3f000000
   804d4:	605a      	str	r2, [r3, #4]
	DACC->DACC_MR |= (DACC_MR_STARTUP_1344);
   804d6:	685a      	ldr	r2, [r3, #4]
   804d8:	f042 52a8 	orr.w	r2, r2, #352321536	; 0x15000000
   804dc:	605a      	str	r2, [r3, #4]
	/*//set refresh period
	DACC->DACC_MR &= ~(DACC_MR_REFRESH_Msk);
	DACC->DACC_MR |= (DACC_MR_REFRESH(0x30));*/
	// Disable channel 0 and enable channel 1
	DACC->DACC_CHDR|= DACC_CHER_CH0;
   804de:	695a      	ldr	r2, [r3, #20]
   804e0:	f042 0201 	orr.w	r2, r2, #1
   804e4:	615a      	str	r2, [r3, #20]
	DACC->DACC_CHER|= DACC_CHER_CH1;
   804e6:	691a      	ldr	r2, [r3, #16]
   804e8:	f042 0202 	orr.w	r2, r2, #2
   804ec:	611a      	str	r2, [r3, #16]
	
	// check if DACC is ready to accept new conversion requests
	temp = (DACC->DACC_ISR>>0)&(0x0001);
   804ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   804f0:	f003 0301 	and.w	r3, r3, #1
   804f4:	9301      	str	r3, [sp, #4]
	if (temp==0)//wait for DAC complete
   804f6:	9b01      	ldr	r3, [sp, #4]
   804f8:	b92b      	cbnz	r3, 80506 <DAC_init+0x52>
	{
		while (1)
		{
			temp = (DACC->DACC_ISR>>0)&(0x0001);//DAC not complete
   804fa:	4b0c      	ldr	r3, [pc, #48]	; (8052c <DAC_init+0x78>)
   804fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   804fe:	f003 0301 	and.w	r3, r3, #1
   80502:	9301      	str	r3, [sp, #4]
   80504:	e7f9      	b.n	804fa <DAC_init+0x46>
		}
	}
	
	// Set data to be converted
	DACC->DACC_CDR |= 0xFF/2; //Vref/2 
   80506:	4b09      	ldr	r3, [pc, #36]	; (8052c <DAC_init+0x78>)
   80508:	6a1a      	ldr	r2, [r3, #32]
   8050a:	f042 027f 	orr.w	r2, r2, #127	; 0x7f
   8050e:	621a      	str	r2, [r3, #32]
	
	// check EOC
	temp = (DACC->DACC_ISR>>0)&(0x0001);
   80510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80512:	f003 0301 	and.w	r3, r3, #1
   80516:	9301      	str	r3, [sp, #4]
	if (temp==0)//wait for DAC complete
   80518:	9b01      	ldr	r3, [sp, #4]
   8051a:	b92b      	cbnz	r3, 80528 <DAC_init+0x74>
	{
		while (1)
		{
			temp = (DACC->DACC_ISR>>0)&(0x0001);//DAC not complete
   8051c:	4b03      	ldr	r3, [pc, #12]	; (8052c <DAC_init+0x78>)
   8051e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80520:	f003 0301 	and.w	r3, r3, #1
   80524:	9301      	str	r3, [sp, #4]
   80526:	e7f9      	b.n	8051c <DAC_init+0x68>
		}
	} 
	
	
   80528:	b002      	add	sp, #8
   8052a:	4770      	bx	lr
   8052c:	400c8000 	.word	0x400c8000
   80530:	400e0600 	.word	0x400e0600

00080534 <PIO_IO_init>:
 */ 

#include "pio_init.h"

void PIO_IO_init(uint8_t IO, Pio *PORT, uint8_t PIN, uint8_t PIO)//initialize pin as Input (1) or Output(0); PIO -> 0=PIO control, 1=A peripheral, 2=B peripheral
{
   80534:	b430      	push	{r4, r5}
   80536:	b082      	sub	sp, #8
	volatile uint32_t t1;
	// Disables the Write Protect
	PORT ->PIO_WPMR =(PIO_WPMR_WPKEY(0x50494F))|~(PIO_WPMR_WPEN);
   80538:	f06f 0401 	mvn.w	r4, #1
   8053c:	f8c1 40e4 	str.w	r4, [r1, #228]	; 0xe4
	// Grabs PIO Write Protect Status
	t1 =  PORT->PIO_PSR;
   80540:	688c      	ldr	r4, [r1, #8]
   80542:	9401      	str	r4, [sp, #4]
	t1 = (t1>>(PIN))&(0x1);//
   80544:	9c01      	ldr	r4, [sp, #4]
   80546:	40d4      	lsrs	r4, r2
   80548:	f004 0401 	and.w	r4, r4, #1
   8054c:	9401      	str	r4, [sp, #4]
	t1=(~t1)&(0x1);
   8054e:	9c01      	ldr	r4, [sp, #4]
   80550:	f084 0401 	eor.w	r4, r4, #1
   80554:	f004 0401 	and.w	r4, r4, #1
   80558:	9401      	str	r4, [sp, #4]
	if (t1)//tests if PIO is active
   8055a:	9c01      	ldr	r4, [sp, #4]
   8055c:	b104      	cbz	r4, 80560 <PIO_IO_init+0x2c>
   8055e:	e7fe      	b.n	8055e <PIO_IO_init+0x2a>
		while (1)
		{
			//fault pins PIO is inactive
		}
	}
	if (PIO==0)
   80560:	b9a3      	cbnz	r3, 8058c <PIO_IO_init+0x58>
	{
		// Enables the PIO to control
		PORT->PIO_PER |=((0x1u << PIN));//set
   80562:	680c      	ldr	r4, [r1, #0]
   80564:	2501      	movs	r5, #1
   80566:	4095      	lsls	r5, r2
   80568:	432c      	orrs	r4, r5
   8056a:	600c      	str	r4, [r1, #0]
		
		// Grabs PIO Controller status for respective pins
		t1 =  PORT->PIO_PSR;
   8056c:	688c      	ldr	r4, [r1, #8]
   8056e:	9401      	str	r4, [sp, #4]
		t1 = (t1>>(PIN)&(0x1));//
   80570:	9c01      	ldr	r4, [sp, #4]
   80572:	40d4      	lsrs	r4, r2
   80574:	f004 0401 	and.w	r4, r4, #1
   80578:	9401      	str	r4, [sp, #4]
		t1=(~t1)&(0x1);
   8057a:	9c01      	ldr	r4, [sp, #4]
   8057c:	f084 0401 	eor.w	r4, r4, #1
   80580:	f004 0401 	and.w	r4, r4, #1
   80584:	9401      	str	r4, [sp, #4]
		if (t1)//tests if PIO is active
   80586:	9c01      	ldr	r4, [sp, #4]
   80588:	b1e4      	cbz	r4, 805c4 <PIO_IO_init+0x90>
   8058a:	e7fe      	b.n	8058a <PIO_IO_init+0x56>
		}
	}
	else
	{
		// Disables the PIO to control
		PORT->PIO_PDR |=((0x1u << PIN));//set
   8058c:	684c      	ldr	r4, [r1, #4]
   8058e:	2501      	movs	r5, #1
   80590:	4095      	lsls	r5, r2
   80592:	432c      	orrs	r4, r5
   80594:	604c      	str	r4, [r1, #4]
		// Grabs PIO Controller status for respective pin
		t1 = (PORT->PIO_PSR>>(PIN)&(0x1));//
   80596:	688c      	ldr	r4, [r1, #8]
   80598:	40d4      	lsrs	r4, r2
   8059a:	f004 0401 	and.w	r4, r4, #1
   8059e:	9401      	str	r4, [sp, #4]
		if (t1)//tests if PIO is active
   805a0:	9c01      	ldr	r4, [sp, #4]
   805a2:	b104      	cbz	r4, 805a6 <PIO_IO_init+0x72>
   805a4:	e7fe      	b.n	805a4 <PIO_IO_init+0x70>
			{
				//fault pins PIO is inactive
			}
		}
		
		if (PIO == 1)//PIO Peripheral AB
   805a6:	2b01      	cmp	r3, #1
   805a8:	d105      	bne.n	805b6 <PIO_IO_init+0x82>
		{
			PORT->PIO_ABSR&=(~0x1)<<PIN;//set peripheral to A
   805aa:	6f0c      	ldr	r4, [r1, #112]	; 0x70
   805ac:	f06f 0501 	mvn.w	r5, #1
   805b0:	4095      	lsls	r5, r2
   805b2:	402c      	ands	r4, r5
   805b4:	670c      	str	r4, [r1, #112]	; 0x70
		}
		if (PIO == 2)
   805b6:	2b02      	cmp	r3, #2
   805b8:	d104      	bne.n	805c4 <PIO_IO_init+0x90>
		{
			PORT->PIO_ABSR|=(0x1)<<PIN;//set peripheral to B
   805ba:	6f0c      	ldr	r4, [r1, #112]	; 0x70
   805bc:	2501      	movs	r5, #1
   805be:	4095      	lsls	r5, r2
   805c0:	432c      	orrs	r4, r5
   805c2:	670c      	str	r4, [r1, #112]	; 0x70
		}
	}
	
	
	if (IO)
   805c4:	b160      	cbz	r0, 805e0 <PIO_IO_init+0xac>
	{	// Disable the output line
		PORT->PIO_ODR |=(0x1u << PIN);//set
   805c6:	694c      	ldr	r4, [r1, #20]
   805c8:	2501      	movs	r5, #1
   805ca:	4095      	lsls	r5, r2
   805cc:	432c      	orrs	r4, r5
   805ce:	614c      	str	r4, [r1, #20]
		// Grabs PIO Controller Output Status for respective pins
		t1 = (PORT->PIO_OSR>>PIN)&(0x1);
   805d0:	698c      	ldr	r4, [r1, #24]
   805d2:	40d4      	lsrs	r4, r2
   805d4:	f004 0401 	and.w	r4, r4, #1
   805d8:	9401      	str	r4, [sp, #4]
		if (t1)//tests if I/O is set correctly
   805da:	9c01      	ldr	r4, [sp, #4]
   805dc:	b18c      	cbz	r4, 80602 <PIO_IO_init+0xce>
   805de:	e7fe      	b.n	805de <PIO_IO_init+0xaa>
			}
		}	
	} 
	else
	{	//Enable the output line
		PORT->PIO_OER |=((0x1u << PIN));//set
   805e0:	690c      	ldr	r4, [r1, #16]
   805e2:	2501      	movs	r5, #1
   805e4:	4095      	lsls	r5, r2
   805e6:	432c      	orrs	r4, r5
   805e8:	610c      	str	r4, [r1, #16]
		// Grabs PIO Controller Output Status for respective pins
		t1 = (PORT->PIO_OSR>>PIN);//
   805ea:	698c      	ldr	r4, [r1, #24]
   805ec:	40d4      	lsrs	r4, r2
   805ee:	9401      	str	r4, [sp, #4]
		t1=(~(t1&(0x1)))&(0x1);
   805f0:	9c01      	ldr	r4, [sp, #4]
   805f2:	f084 0401 	eor.w	r4, r4, #1
   805f6:	f004 0401 	and.w	r4, r4, #1
   805fa:	9401      	str	r4, [sp, #4]
		if (t1)//tests if I/O is set correctly
   805fc:	9c01      	ldr	r4, [sp, #4]
   805fe:	b104      	cbz	r4, 80602 <PIO_IO_init+0xce>
   80600:	e7fe      	b.n	80600 <PIO_IO_init+0xcc>
	}
	
	
	
	// Grabs PIO Controller Input Filter Status for respective pins
	t1 = (PORT->PIO_IFER>>(PIN)&(0x0001));
   80602:	6a0c      	ldr	r4, [r1, #32]
   80604:	40d4      	lsrs	r4, r2
   80606:	f004 0401 	and.w	r4, r4, #1
   8060a:	9401      	str	r4, [sp, #4]
	if (t1)//test if input glitch filter is disabled on the I/O line 
   8060c:	9c01      	ldr	r4, [sp, #4]
   8060e:	b104      	cbz	r4, 80612 <PIO_IO_init+0xde>
   80610:	e7fe      	b.n	80610 <PIO_IO_init+0xdc>
		{
			//fault input glitch filter is enabled on the I/O line
		}
	}
	
	if ((~IO)&(0x1)&(PIO==0))
   80612:	f080 0001 	eor.w	r0, r0, #1
   80616:	2b00      	cmp	r3, #0
   80618:	bf14      	ite	ne
   8061a:	2300      	movne	r3, #0
   8061c:	f000 0301 	andeq.w	r3, r0, #1
   80620:	b1a3      	cbz	r3, 8064c <PIO_IO_init+0x118>
	{
		// Enables Output Write Enable Register
		PORT->PIO_OWER |=((0x1u << PIN));//set
   80622:	f8d1 00a0 	ldr.w	r0, [r1, #160]	; 0xa0
   80626:	2401      	movs	r4, #1
   80628:	4094      	lsls	r4, r2
   8062a:	4320      	orrs	r0, r4
   8062c:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0

		// GrabsPIO Output Write Status Register for respective pins
		t1 = (PORT->PIO_OWSR>>(PIN))&(0x1);
   80630:	f8d1 10a8 	ldr.w	r1, [r1, #168]	; 0xa8
   80634:	fa21 f202 	lsr.w	r2, r1, r2
   80638:	f002 0201 	and.w	r2, r2, #1
   8063c:	9201      	str	r2, [sp, #4]
		if ((~t1)&(0x1))// Writing PIO_ODSR affects the I/O line. 
   8063e:	9a01      	ldr	r2, [sp, #4]
   80640:	f012 0f01 	tst.w	r2, #1
   80644:	d000      	beq.n	80648 <PIO_IO_init+0x114>
   80646:	2300      	movs	r3, #0
   80648:	b103      	cbz	r3, 8064c <PIO_IO_init+0x118>
   8064a:	e7fe      	b.n	8064a <PIO_IO_init+0x116>
				//fault Writing PIO_ODSR does not affect the I/O line 
			}
		}
	}	
	
}
   8064c:	b002      	add	sp, #8
   8064e:	bc30      	pop	{r4, r5}
   80650:	4770      	bx	lr
	...

00080654 <LED_PIO_init>:

void LED_PIO_init(void)
{
   80654:	b510      	push	{r4, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   80656:	4b0c      	ldr	r3, [pc, #48]	; (80688 <LED_PIO_init+0x34>)
   80658:	f06f 0201 	mvn.w	r2, #1
   8065c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER0_PID11);//enable clock for port A
   80660:	691a      	ldr	r2, [r3, #16]
   80662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   80666:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER0 |= (PMC_PCER0_PID12);//enable clock for port B
   80668:	691a      	ldr	r2, [r3, #16]
   8066a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   8066e:	611a      	str	r2, [r3, #16]
	
	PIO_IO_init(Output,RED_PB26_PORT,RED_PB27_PIN,PIO_control);
   80670:	2300      	movs	r3, #0
   80672:	221b      	movs	r2, #27
   80674:	4905      	ldr	r1, [pc, #20]	; (8068c <LED_PIO_init+0x38>)
   80676:	4618      	mov	r0, r3
   80678:	4c05      	ldr	r4, [pc, #20]	; (80690 <LED_PIO_init+0x3c>)
   8067a:	47a0      	blx	r4
	PIO_IO_init(Input,GREEN_PA15_PORT,GREEN_PA15_PIN,PIO_control);
   8067c:	2300      	movs	r3, #0
   8067e:	220f      	movs	r2, #15
   80680:	4904      	ldr	r1, [pc, #16]	; (80694 <LED_PIO_init+0x40>)
   80682:	2001      	movs	r0, #1
   80684:	47a0      	blx	r4
   80686:	bd10      	pop	{r4, pc}
   80688:	400e0600 	.word	0x400e0600
   8068c:	400e1000 	.word	0x400e1000
   80690:	00080535 	.word	0x00080535
   80694:	400e0e00 	.word	0x400e0e00

00080698 <USART_PIO_init>:
	
}

void USART_PIO_init(void)
{
   80698:	b538      	push	{r3, r4, r5, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   8069a:	4b0b      	ldr	r3, [pc, #44]	; (806c8 <USART_PIO_init+0x30>)
   8069c:	f06f 0201 	mvn.w	r2, #1
   806a0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER0_PID17);//enable clock for USART0
   806a4:	691a      	ldr	r2, [r3, #16]
   806a6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
   806aa:	611a      	str	r2, [r3, #16]
	
	PIO_IO_init(Output,TXD0_PA11_PORT,TXD0_PA11_PIN,Peripheral_A);
   806ac:	4d07      	ldr	r5, [pc, #28]	; (806cc <USART_PIO_init+0x34>)
   806ae:	2301      	movs	r3, #1
   806b0:	220b      	movs	r2, #11
   806b2:	4629      	mov	r1, r5
   806b4:	2000      	movs	r0, #0
   806b6:	4c06      	ldr	r4, [pc, #24]	; (806d0 <USART_PIO_init+0x38>)
   806b8:	47a0      	blx	r4
	PIO_IO_init(Input,RDX0_PA10_PORT,RDX0_PA10_PIN,Peripheral_A);
   806ba:	2301      	movs	r3, #1
   806bc:	220a      	movs	r2, #10
   806be:	4629      	mov	r1, r5
   806c0:	4618      	mov	r0, r3
   806c2:	47a0      	blx	r4
   806c4:	bd38      	pop	{r3, r4, r5, pc}
   806c6:	bf00      	nop
   806c8:	400e0600 	.word	0x400e0600
   806cc:	400e0e00 	.word	0x400e0e00
   806d0:	00080535 	.word	0x00080535

000806d4 <TWI0_PIO_init>:
	
}

void TWI0_PIO_init(void)
{
   806d4:	b538      	push	{r3, r4, r5, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   806d6:	4b0b      	ldr	r3, [pc, #44]	; (80704 <TWI0_PIO_init+0x30>)
   806d8:	f06f 0201 	mvn.w	r2, #1
   806dc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER0_PID22);//enable clock for TWI0
   806e0:	691a      	ldr	r2, [r3, #16]
   806e2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   806e6:	611a      	str	r2, [r3, #16]
	
	PIO_IO_init(Output,TWD0_SCL_PA18_PORT,TWD0_SCL_PA18_PIN,Peripheral_A);
   806e8:	4d07      	ldr	r5, [pc, #28]	; (80708 <TWI0_PIO_init+0x34>)
   806ea:	2301      	movs	r3, #1
   806ec:	2212      	movs	r2, #18
   806ee:	4629      	mov	r1, r5
   806f0:	2000      	movs	r0, #0
   806f2:	4c06      	ldr	r4, [pc, #24]	; (8070c <TWI0_PIO_init+0x38>)
   806f4:	47a0      	blx	r4
	PIO_IO_init(Output,TWD0_SDA_PA17_PORT,TWD0_SDA_PA17_PIN,Peripheral_A);
   806f6:	2301      	movs	r3, #1
   806f8:	2211      	movs	r2, #17
   806fa:	4629      	mov	r1, r5
   806fc:	2000      	movs	r0, #0
   806fe:	47a0      	blx	r4
   80700:	bd38      	pop	{r3, r4, r5, pc}
   80702:	bf00      	nop
   80704:	400e0600 	.word	0x400e0600
   80708:	400e0e00 	.word	0x400e0e00
   8070c:	00080535 	.word	0x00080535

00080710 <PWM_PIO_init>:

	
}

void PWM_PIO_init(void)
{
   80710:	b538      	push	{r3, r4, r5, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   80712:	4b0d      	ldr	r3, [pc, #52]	; (80748 <PWM_PIO_init+0x38>)
   80714:	f06f 0201 	mvn.w	r2, #1
   80718:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER1_PID36);//enable clock for PWM
   8071c:	691a      	ldr	r2, [r3, #16]
   8071e:	f042 0210 	orr.w	r2, r2, #16
   80722:	611a      	str	r2, [r3, #16]
	
	
	PIO_IO_init(Output,PWMH3_PB15_PORT,PWMH3_PB15_PIN,Peripheral_B);
   80724:	2302      	movs	r3, #2
   80726:	220f      	movs	r2, #15
   80728:	4908      	ldr	r1, [pc, #32]	; (8074c <PWM_PIO_init+0x3c>)
   8072a:	2000      	movs	r0, #0
   8072c:	4c08      	ldr	r4, [pc, #32]	; (80750 <PWM_PIO_init+0x40>)
   8072e:	47a0      	blx	r4
	PIO_IO_init(Output,PWML3_PA0_PORT,PWML3_PA0_PIN,Peripheral_B);
   80730:	4d08      	ldr	r5, [pc, #32]	; (80754 <PWM_PIO_init+0x44>)
   80732:	2302      	movs	r3, #2
   80734:	2200      	movs	r2, #0
   80736:	4629      	mov	r1, r5
   80738:	4610      	mov	r0, r2
   8073a:	47a0      	blx	r4
	//PIO_IO_init(Output,PWMH0_PB12_PORT,PWMH0_PB12_PIN,Peripheral_B);
	PIO_IO_init(Input,PWMFI1_PA3_PORT,PWMFI1_PA3_PIN,Peripheral_B);
   8073c:	2302      	movs	r3, #2
   8073e:	2205      	movs	r2, #5
   80740:	4629      	mov	r1, r5
   80742:	2001      	movs	r0, #1
   80744:	47a0      	blx	r4
   80746:	bd38      	pop	{r3, r4, r5, pc}
   80748:	400e0600 	.word	0x400e0600
   8074c:	400e1000 	.word	0x400e1000
   80750:	00080535 	.word	0x00080535
   80754:	400e0e00 	.word	0x400e0e00

00080758 <SPI_PIO_init>:
	
}

void SPI_PIO_init(void)
{
   80758:	b538      	push	{r3, r4, r5, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   8075a:	4b0d      	ldr	r3, [pc, #52]	; (80790 <SPI_PIO_init+0x38>)
   8075c:	f06f 0201 	mvn.w	r2, #1
   80760:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER0_PID24);//enable clock for SPI0
   80764:	691a      	ldr	r2, [r3, #16]
   80766:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   8076a:	611a      	str	r2, [r3, #16]
	
	PIO_IO_init(Output,SPI0_SPCK_PA27_PORT,SPI0_SPCK_PA27_PIN,Peripheral_A);
   8076c:	4d09      	ldr	r5, [pc, #36]	; (80794 <SPI_PIO_init+0x3c>)
   8076e:	2301      	movs	r3, #1
   80770:	221b      	movs	r2, #27
   80772:	4629      	mov	r1, r5
   80774:	2000      	movs	r0, #0
   80776:	4c08      	ldr	r4, [pc, #32]	; (80798 <SPI_PIO_init+0x40>)
   80778:	47a0      	blx	r4
	PIO_IO_init(Output,SPI0_MOSI_PA26_PORT,SPI0_MOSI_PA26_PIN,Peripheral_A);
   8077a:	2301      	movs	r3, #1
   8077c:	221a      	movs	r2, #26
   8077e:	4629      	mov	r1, r5
   80780:	2000      	movs	r0, #0
   80782:	47a0      	blx	r4
	PIO_IO_init(Input,SPI0_MISO_PA25_PORT,SPI0_MISO_PA25_PIN,Peripheral_A);
   80784:	2301      	movs	r3, #1
   80786:	2219      	movs	r2, #25
   80788:	4629      	mov	r1, r5
   8078a:	4618      	mov	r0, r3
   8078c:	47a0      	blx	r4
   8078e:	bd38      	pop	{r3, r4, r5, pc}
   80790:	400e0600 	.word	0x400e0600
   80794:	400e0e00 	.word	0x400e0e00
   80798:	00080535 	.word	0x00080535

0008079c <ADC_PIO_init>:
	
}


void ADC_PIO_init(void)
{
   8079c:	b510      	push	{r4, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   8079e:	4b08      	ldr	r3, [pc, #32]	; (807c0 <ADC_PIO_init+0x24>)
   807a0:	f06f 0201 	mvn.w	r2, #1
   807a4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER1_PID37);//enable clock for SPI0
   807a8:	691a      	ldr	r2, [r3, #16]
   807aa:	f042 0220 	orr.w	r2, r2, #32
   807ae:	611a      	str	r2, [r3, #16]
	
	PIO_IO_init(Input,REF1V65_AD0_PA2_PORT,REF1V65_AD0_PA2_PIN,Alternate_function);
   807b0:	2303      	movs	r3, #3
   807b2:	2202      	movs	r2, #2
   807b4:	4903      	ldr	r1, [pc, #12]	; (807c4 <ADC_PIO_init+0x28>)
   807b6:	2001      	movs	r0, #1
   807b8:	4c03      	ldr	r4, [pc, #12]	; (807c8 <ADC_PIO_init+0x2c>)
   807ba:	47a0      	blx	r4
   807bc:	bd10      	pop	{r4, pc}
   807be:	bf00      	nop
   807c0:	400e0600 	.word	0x400e0600
   807c4:	400e0e00 	.word	0x400e0e00
   807c8:	00080535 	.word	0x00080535

000807cc <DAC_PIO_init>:
}

void DAC_PIO_init(void)
{
   807cc:	b510      	push	{r4, lr}
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   807ce:	4b08      	ldr	r3, [pc, #32]	; (807f0 <DAC_PIO_init+0x24>)
   807d0:	f06f 0201 	mvn.w	r2, #1
   807d4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER1_PID38);//enable clock for SPI0
   807d8:	691a      	ldr	r2, [r3, #16]
   807da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   807de:	611a      	str	r2, [r3, #16]
	
	PIO_IO_init(Output,DAC1_PB16_PORT,DAC1_PB16_PIN,Alternate_function);
   807e0:	2303      	movs	r3, #3
   807e2:	2210      	movs	r2, #16
   807e4:	4903      	ldr	r1, [pc, #12]	; (807f4 <DAC_PIO_init+0x28>)
   807e6:	2000      	movs	r0, #0
   807e8:	4c03      	ldr	r4, [pc, #12]	; (807f8 <DAC_PIO_init+0x2c>)
   807ea:	47a0      	blx	r4
   807ec:	bd10      	pop	{r4, pc}
   807ee:	bf00      	nop
   807f0:	400e0600 	.word	0x400e0600
   807f4:	400e1000 	.word	0x400e1000
   807f8:	00080535 	.word	0x00080535

000807fc <PIO_INIT>:
	
}


void PIO_INIT(void)
{
   807fc:	b508      	push	{r3, lr}
	LED_PIO_init();
   807fe:	4b07      	ldr	r3, [pc, #28]	; (8081c <PIO_INIT+0x20>)
   80800:	4798      	blx	r3
	USART_PIO_init();
   80802:	4b07      	ldr	r3, [pc, #28]	; (80820 <PIO_INIT+0x24>)
   80804:	4798      	blx	r3
	TWI0_PIO_init();
   80806:	4b07      	ldr	r3, [pc, #28]	; (80824 <PIO_INIT+0x28>)
   80808:	4798      	blx	r3
	SPI_PIO_init();
   8080a:	4b07      	ldr	r3, [pc, #28]	; (80828 <PIO_INIT+0x2c>)
   8080c:	4798      	blx	r3
	ADC_PIO_init();
   8080e:	4b07      	ldr	r3, [pc, #28]	; (8082c <PIO_INIT+0x30>)
   80810:	4798      	blx	r3
	DAC_PIO_init();
   80812:	4b07      	ldr	r3, [pc, #28]	; (80830 <PIO_INIT+0x34>)
   80814:	4798      	blx	r3
	PWM_PIO_init();
   80816:	4b07      	ldr	r3, [pc, #28]	; (80834 <PIO_INIT+0x38>)
   80818:	4798      	blx	r3
   8081a:	bd08      	pop	{r3, pc}
   8081c:	00080655 	.word	0x00080655
   80820:	00080699 	.word	0x00080699
   80824:	000806d5 	.word	0x000806d5
   80828:	00080759 	.word	0x00080759
   8082c:	0008079d 	.word	0x0008079d
   80830:	000807cd 	.word	0x000807cd
   80834:	00080711 	.word	0x00080711

00080838 <PWM_init_FAULT>:
	
	}

void PWM_init_FAULT(void)
{
	PWM->PWM_FMR &= ~PWM_FMR_FPOL(0b1<<1);
   80838:	4b04      	ldr	r3, [pc, #16]	; (8084c <PWM_init_FAULT+0x14>)
   8083a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
   8083c:	f022 0202 	bic.w	r2, r2, #2
   80840:	65da      	str	r2, [r3, #92]	; 0x5c
	//PWM->PWM_FPE1 |= PWM_FPE1_FPE3(0b1<<1);//enable fault protection for channel 3
	PWM->PWM_FPE1 |= PWM_FPE1_FPE0(0b1<<1);//enable fault protection for channel 0
   80842:	6eda      	ldr	r2, [r3, #108]	; 0x6c
   80844:	f042 0202 	orr.w	r2, r2, #2
   80848:	66da      	str	r2, [r3, #108]	; 0x6c
   8084a:	4770      	bx	lr
   8084c:	40094000 	.word	0x40094000

00080850 <PWM_init>:
	//update synchronous channels
	//PWM ->PWM_SCUC |=PWM_SCUC_UPDULOCK;
}
	
void PWM_init(void)//synchronous mode
{
   80850:	b570      	push	{r4, r5, r6, lr}
	//select and divide PWM clock A and B.PWM_SCUC UPDULOCK
	//PWM ->PWM_CLK = PWM_CLK_DIVA(4)|PWM_CLK_DIVB(4)|PWM_CLK_PREA(0b1010)|PWM_CLK_PREB(0b1010); //0b1010 -> MCK/1024
	
	//Disable PMC Write Protect Mode Register
	PMC->PMC_WPMR =PMC_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   80852:	4b2e      	ldr	r3, [pc, #184]	; (8090c <PWM_init+0xbc>)
   80854:	f06f 0201 	mvn.w	r2, #1
   80858:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//Enable Peripheral Clock
	PMC->PMC_PCER1 |= (PMC_PCER1_PID36);//enable clock for PWM
   8085c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   80860:	f042 0210 	orr.w	r2, r2, #16
   80864:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	// select mode
	PWM ->PWM_SCM &= ~PWM_SCM_UPDM_Msk;
   80868:	4c29      	ldr	r4, [pc, #164]	; (80910 <PWM_init+0xc0>)
   8086a:	6a23      	ldr	r3, [r4, #32]
   8086c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
   80870:	6223      	str	r3, [r4, #32]
	PWM ->PWM_SCM |= PWM_SCM_UPDM_MODE0;
   80872:	6a23      	ldr	r3, [r4, #32]
   80874:	6223      	str	r3, [r4, #32]
	//set channels as synchronous channels
	PWM->PWM_SCM |= PWM_SCM_SYNC1;
   80876:	6a23      	ldr	r3, [r4, #32]
   80878:	f043 0302 	orr.w	r3, r3, #2
   8087c:	6223      	str	r3, [r4, #32]
	PWM->PWM_SCM |= PWM_SCM_SYNC2;
   8087e:	6a23      	ldr	r3, [r4, #32]
   80880:	f043 0304 	orr.w	r3, r3, #4
   80884:	6223      	str	r3, [r4, #32]
	PWM->PWM_SCM |= PWM_SCM_SYNC3;
   80886:	6a23      	ldr	r3, [r4, #32]
   80888:	f043 0308 	orr.w	r3, r3, #8
   8088c:	6223      	str	r3, [r4, #32]
	
	//Enable channel 0
	PWM->PWM_ENA |= PWM_ENA_CHID0;
   8088e:	6863      	ldr	r3, [r4, #4]
   80890:	f043 0301 	orr.w	r3, r3, #1
   80894:	6063      	str	r3, [r4, #4]
	//Enable channel 1
	PWM->PWM_ENA |= PWM_ENA_CHID1;
   80896:	6863      	ldr	r3, [r4, #4]
   80898:	f043 0302 	orr.w	r3, r3, #2
   8089c:	6063      	str	r3, [r4, #4]
	//Enable channel 2
	PWM->PWM_ENA |= PWM_ENA_CHID2;
   8089e:	6863      	ldr	r3, [r4, #4]
   808a0:	f043 0304 	orr.w	r3, r3, #4
   808a4:	6063      	str	r3, [r4, #4]
	//Enable channel 3
	PWM->PWM_ENA |= PWM_ENA_CHID3;
   808a6:	6863      	ldr	r3, [r4, #4]
   808a8:	f043 0308 	orr.w	r3, r3, #8
   808ac:	6063      	str	r3, [r4, #4]
	//set frequency of PWM channel
	/*
	(MCK_DIV_16)16*(PWM_CPRDUPD_CPRDUPD)0x1f4/(MCK)80e6 =10kHz 
	*/
	//PWM Channel Period Update Register
	PWM0->PWM_CPRDUPDx |= PWM_CPRDUPD_CPRDUPD(0x1f4);//*(uint32_t *)0x40094270
   808ae:	4919      	ldr	r1, [pc, #100]	; (80914 <PWM_init+0xc4>)
   808b0:	690b      	ldr	r3, [r1, #16]
   808b2:	f443 73fa 	orr.w	r3, r3, #500	; 0x1f4
   808b6:	610b      	str	r3, [r1, #16]
	//PWM Channel Prescaler
	PWM0->PWM_CMRx  &= ~PWM_CMR_CPRE_Msk;//*(uint32_t *)0x40094260
   808b8:	680b      	ldr	r3, [r1, #0]
   808ba:	f023 030f 	bic.w	r3, r3, #15
   808be:	600b      	str	r3, [r1, #0]
	PWM0->PWM_CMRx |= PWM_CMR_CPRE_MCK_DIV_16;
   808c0:	680b      	ldr	r3, [r1, #0]
   808c2:	f043 0304 	orr.w	r3, r3, #4
   808c6:	600b      	str	r3, [r1, #0]
	
	//Channel Alignment
	PWM0->PWM_CMRx |= PWM_CMR_CALG;
   808c8:	680b      	ldr	r3, [r1, #0]
   808ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   808ce:	600b      	str	r3, [r1, #0]
	// Universal Sync settings stop-------------------------------------------
	
	//PWM Channel Dead Time Update Register CPRD-CDTY
	PWM3->PWM_DTUPDx= PWM_DTUPD_DTHUPD(0xF)|PWM_DTUPD_DTLUPD(0xF);//*(uint32_t *)0x4009427C
   808d0:	4d11      	ldr	r5, [pc, #68]	; (80918 <PWM_init+0xc8>)
   808d2:	f04f 120f 	mov.w	r2, #983055	; 0xf000f
   808d6:	61ea      	str	r2, [r5, #28]
	// Dead Time Generator Enable
	PWM3->PWM_CMRx |= PWM_CMR_DTE; //*(uint32_t *)0x40094260
   808d8:	682b      	ldr	r3, [r5, #0]
   808da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   808de:	602b      	str	r3, [r5, #0]
	//Invert Low signal
	//PWM3->PWM_CMRx |= PWM_CMR_DTLI;

	//PWM Channel Dead Time Update Register CPRD-CDTY
	PWM0->PWM_DTUPDx= PWM_DTUPD_DTHUPD(0xF)|PWM_DTUPD_DTLUPD(0xF);//*(uint32_t *)0x4009427C
   808e0:	61ca      	str	r2, [r1, #28]
	// Dead Time Generator Enable
	PWM0->PWM_CMRx |= PWM_CMR_DTE; //*(uint32_t *)0x40094260
   808e2:	680b      	ldr	r3, [r1, #0]
   808e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   808e8:	600b      	str	r3, [r1, #0]
	
	//update synchronous channels
	PWM ->PWM_SCUC |=PWM_SCUC_UPDULOCK;
   808ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   808ec:	f043 0301 	orr.w	r3, r3, #1
   808f0:	62a3      	str	r3, [r4, #40]	; 0x28
	
	Set_Duty_Cycle_Synchronous_Channels(10,PWM0);
   808f2:	200a      	movs	r0, #10
   808f4:	4e09      	ldr	r6, [pc, #36]	; (8091c <PWM_init+0xcc>)
   808f6:	47b0      	blx	r6
	Set_Duty_Cycle_Synchronous_Channels(10,PWM3);
   808f8:	4629      	mov	r1, r5
   808fa:	200a      	movs	r0, #10
   808fc:	47b0      	blx	r6
	//update synchronous channels
	PWM ->PWM_SCUC |=PWM_SCUC_UPDULOCK;
   808fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80900:	f043 0301 	orr.w	r3, r3, #1
   80904:	62a3      	str	r3, [r4, #40]	; 0x28
	PWM_init_FAULT();
   80906:	4b06      	ldr	r3, [pc, #24]	; (80920 <PWM_init+0xd0>)
   80908:	4798      	blx	r3
   8090a:	bd70      	pop	{r4, r5, r6, pc}
   8090c:	400e0600 	.word	0x400e0600
   80910:	40094000 	.word	0x40094000
   80914:	40094200 	.word	0x40094200
   80918:	40094260 	.word	0x40094260
   8091c:	00080391 	.word	0x00080391
   80920:	00080839 	.word	0x00080839

00080924 <SPI_init>:
#include "SPI_init_SAM.h"

void SPI_init(void)
{
	//Enable Peripheral Clock
	PMC->PMC_PCER0 |= (PMC_PCER0_PID24);//enable clock for SPI0
   80924:	4a19      	ldr	r2, [pc, #100]	; (8098c <SPI_init+0x68>)
   80926:	6913      	ldr	r3, [r2, #16]
   80928:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
   8092c:	6113      	str	r3, [r2, #16]
	//Enable Peripheral SPI0
	SPI0->SPI_CR |= SPI_CR_SPIEN;
   8092e:	4b18      	ldr	r3, [pc, #96]	; (80990 <SPI_init+0x6c>)
   80930:	681a      	ldr	r2, [r3, #0]
   80932:	f042 0201 	orr.w	r2, r2, #1
   80936:	601a      	str	r2, [r3, #0]
	//SCBR: Serial Clock Baud Rate
	SPI0->SPI_CSR[1] &= ~(SPI_CSR_SCBR_Msk);
   80938:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   8093a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
   8093e:	635a      	str	r2, [r3, #52]	; 0x34
	SPI0->SPI_CSR[1] |= SPI_CSR_SCBR(16);
   80940:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   80942:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   80946:	635a      	str	r2, [r3, #52]	; 0x34
	//SPI is in Master mode
	SPI0->SPI_MR |= SPI_MR_MSTR;
   80948:	685a      	ldr	r2, [r3, #4]
   8094a:	f042 0201 	orr.w	r2, r2, #1
   8094e:	605a      	str	r2, [r3, #4]
	//The Peripheral Chip Select does not rise after the last transfer is achieved
	//It remains active until a new transfer is requested on a different chip select.
	SPI0->SPI_CSR[1] |= SPI_CSR_CSAAT;
   80950:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   80952:	f042 0208 	orr.w	r2, r2, #8
   80956:	635a      	str	r2, [r3, #52]	; 0x34
	//Fixed Peripheral Select.
	SPI0->SPI_MR &= ~SPI_MR_PS;
   80958:	685a      	ldr	r2, [r3, #4]
   8095a:	f022 0202 	bic.w	r2, r2, #2
   8095e:	605a      	str	r2, [r3, #4]
	//Delay Between Chip Selects
	SPI0->SPI_MR |= SPI_MR_PCS_Msk;//reset
   80960:	685a      	ldr	r2, [r3, #4]
   80962:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
   80966:	605a      	str	r2, [r3, #4]
	SPI0->SPI_MR &= ~SPI_MR_DLYBCS_Msk;//reset
   80968:	685a      	ldr	r2, [r3, #4]
   8096a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
   8096e:	605a      	str	r2, [r3, #4]
	SPI0->SPI_MR |= SPI_MR_DLYBCS(6);//set delay
   80970:	685a      	ldr	r2, [r3, #4]
   80972:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
   80976:	605a      	str	r2, [r3, #4]
	//Peripheral Chip Select
	SPI0->SPI_MR &= ~SPI_MR_PCS_Msk;//reset
   80978:	685a      	ldr	r2, [r3, #4]
   8097a:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
   8097e:	605a      	str	r2, [r3, #4]
	SPI0->SPI_MR |= SPI_MR_PCS(0b1101);//select
   80980:	685a      	ldr	r2, [r3, #4]
   80982:	f442 2250 	orr.w	r2, r2, #851968	; 0xd0000
   80986:	605a      	str	r2, [r3, #4]
   80988:	4770      	bx	lr
   8098a:	bf00      	nop
   8098c:	400e0600 	.word	0x400e0600
   80990:	40008000 	.word	0x40008000

00080994 <USART0_init>:
 */ 

#include "USART_init_SAM.h"

void USART0_init(void)//w
{
   80994:	b082      	sub	sp, #8
	volatile uint32_t t1;
	//clear write protect
	USART0->US_WPMR =US_WPMR_WPKEY_PASSWD|~(PMC_WPMR_WPEN);
   80996:	4b26      	ldr	r3, [pc, #152]	; (80a30 <USART0_init+0x9c>)
   80998:	f06f 0201 	mvn.w	r2, #1
   8099c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//select MCK as clock
	USART0->US_MR &= ~(US_MR_USCLKS_Msk);//reset
   809a0:	685a      	ldr	r2, [r3, #4]
   809a2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
   809a6:	605a      	str	r2, [r3, #4]
	USART0->US_MR |= (US_MR_USCLKS_MCK);//set
   809a8:	685a      	ldr	r2, [r3, #4]
   809aa:	605a      	str	r2, [r3, #4]
	//set usart to normal mode
	USART0->US_MR &=~(US_MR_USART_MODE_Msk);
   809ac:	685a      	ldr	r2, [r3, #4]
   809ae:	f022 020f 	bic.w	r2, r2, #15
   809b2:	605a      	str	r2, [r3, #4]
	USART0->US_MR |=US_MR_USART_MODE_NORMAL;
   809b4:	685a      	ldr	r2, [r3, #4]
   809b6:	605a      	str	r2, [r3, #4]
	//set character length to 8 bits
	USART0->US_MR &=~(US_MR_CHRL_Msk);
   809b8:	685a      	ldr	r2, [r3, #4]
   809ba:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
   809be:	605a      	str	r2, [r3, #4]
	USART0->US_MR |=US_MR_CHRL_8_BIT;
   809c0:	685a      	ldr	r2, [r3, #4]
   809c2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
   809c6:	605a      	str	r2, [r3, #4]
	//set parity type to no parity
	USART0->US_MR &=~(US_MR_PAR_Msk);
   809c8:	685a      	ldr	r2, [r3, #4]
   809ca:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
   809ce:	605a      	str	r2, [r3, #4]
	USART0->US_MR |=US_MR_PAR_NO;
   809d0:	685a      	ldr	r2, [r3, #4]
   809d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   809d6:	605a      	str	r2, [r3, #4]
	//set baud rate
	USART0->US_BRGR &=~(US_BRGR_CD_Msk);
   809d8:	6a1a      	ldr	r2, [r3, #32]
   809da:	0c12      	lsrs	r2, r2, #16
   809dc:	0412      	lsls	r2, r2, #16
   809de:	621a      	str	r2, [r3, #32]
	USART0->US_BRGR |=0x2B;//115200
   809e0:	6a1a      	ldr	r2, [r3, #32]
   809e2:	f042 022b 	orr.w	r2, r2, #43	; 0x2b
   809e6:	621a      	str	r2, [r3, #32]
	t1= USART0->US_BRGR ;
   809e8:	6a1a      	ldr	r2, [r3, #32]
   809ea:	9201      	str	r2, [sp, #4]
	//enable transmit and receive
	USART0->US_CR |=US_CR_RSTRX;//reset receive
   809ec:	681a      	ldr	r2, [r3, #0]
   809ee:	f042 0204 	orr.w	r2, r2, #4
   809f2:	601a      	str	r2, [r3, #0]
	USART0->US_CR &=~US_CR_RSTRX;
   809f4:	681a      	ldr	r2, [r3, #0]
   809f6:	f022 0204 	bic.w	r2, r2, #4
   809fa:	601a      	str	r2, [r3, #0]
	USART0->US_CR &=~US_CR_RXDIS;//reset disable
   809fc:	681a      	ldr	r2, [r3, #0]
   809fe:	f022 0220 	bic.w	r2, r2, #32
   80a02:	601a      	str	r2, [r3, #0]
	USART0->US_CR |=US_CR_RXEN;//enable receive
   80a04:	681a      	ldr	r2, [r3, #0]
   80a06:	f042 0210 	orr.w	r2, r2, #16
   80a0a:	601a      	str	r2, [r3, #0]
	USART0->US_CR |=US_CR_RSTTX;//reset transmit
   80a0c:	681a      	ldr	r2, [r3, #0]
   80a0e:	f042 0208 	orr.w	r2, r2, #8
   80a12:	601a      	str	r2, [r3, #0]
	USART0->US_CR &=~US_CR_RSTTX;
   80a14:	681a      	ldr	r2, [r3, #0]
   80a16:	f022 0208 	bic.w	r2, r2, #8
   80a1a:	601a      	str	r2, [r3, #0]
	USART0->US_CR &=~US_CR_TXDIS;//reset disable
   80a1c:	681a      	ldr	r2, [r3, #0]
   80a1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   80a22:	601a      	str	r2, [r3, #0]
	USART0->US_CR |=US_CR_TXEN;//enable transmit
   80a24:	681a      	ldr	r2, [r3, #0]
   80a26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   80a2a:	601a      	str	r2, [r3, #0]
	

}
   80a2c:	b002      	add	sp, #8
   80a2e:	4770      	bx	lr
   80a30:	40098000 	.word	0x40098000

00080a34 <__libc_init_array>:
   80a34:	b570      	push	{r4, r5, r6, lr}
   80a36:	4e0f      	ldr	r6, [pc, #60]	; (80a74 <__libc_init_array+0x40>)
   80a38:	4d0f      	ldr	r5, [pc, #60]	; (80a78 <__libc_init_array+0x44>)
   80a3a:	1b76      	subs	r6, r6, r5
   80a3c:	10b6      	asrs	r6, r6, #2
   80a3e:	bf18      	it	ne
   80a40:	2400      	movne	r4, #0
   80a42:	d005      	beq.n	80a50 <__libc_init_array+0x1c>
   80a44:	3401      	adds	r4, #1
   80a46:	f855 3b04 	ldr.w	r3, [r5], #4
   80a4a:	4798      	blx	r3
   80a4c:	42a6      	cmp	r6, r4
   80a4e:	d1f9      	bne.n	80a44 <__libc_init_array+0x10>
   80a50:	4e0a      	ldr	r6, [pc, #40]	; (80a7c <__libc_init_array+0x48>)
   80a52:	4d0b      	ldr	r5, [pc, #44]	; (80a80 <__libc_init_array+0x4c>)
   80a54:	f000 f8a8 	bl	80ba8 <_init>
   80a58:	1b76      	subs	r6, r6, r5
   80a5a:	10b6      	asrs	r6, r6, #2
   80a5c:	bf18      	it	ne
   80a5e:	2400      	movne	r4, #0
   80a60:	d006      	beq.n	80a70 <__libc_init_array+0x3c>
   80a62:	3401      	adds	r4, #1
   80a64:	f855 3b04 	ldr.w	r3, [r5], #4
   80a68:	4798      	blx	r3
   80a6a:	42a6      	cmp	r6, r4
   80a6c:	d1f9      	bne.n	80a62 <__libc_init_array+0x2e>
   80a6e:	bd70      	pop	{r4, r5, r6, pc}
   80a70:	bd70      	pop	{r4, r5, r6, pc}
   80a72:	bf00      	nop
   80a74:	00080bb4 	.word	0x00080bb4
   80a78:	00080bb4 	.word	0x00080bb4
   80a7c:	00080bbc 	.word	0x00080bbc
   80a80:	00080bb4 	.word	0x00080bb4

00080a84 <register_fini>:
   80a84:	4b02      	ldr	r3, [pc, #8]	; (80a90 <register_fini+0xc>)
   80a86:	b113      	cbz	r3, 80a8e <register_fini+0xa>
   80a88:	4802      	ldr	r0, [pc, #8]	; (80a94 <register_fini+0x10>)
   80a8a:	f000 b805 	b.w	80a98 <atexit>
   80a8e:	4770      	bx	lr
   80a90:	00000000 	.word	0x00000000
   80a94:	00080aa5 	.word	0x00080aa5

00080a98 <atexit>:
   80a98:	2300      	movs	r3, #0
   80a9a:	4601      	mov	r1, r0
   80a9c:	461a      	mov	r2, r3
   80a9e:	4618      	mov	r0, r3
   80aa0:	f000 b81e 	b.w	80ae0 <__register_exitproc>

00080aa4 <__libc_fini_array>:
   80aa4:	b538      	push	{r3, r4, r5, lr}
   80aa6:	4c0a      	ldr	r4, [pc, #40]	; (80ad0 <__libc_fini_array+0x2c>)
   80aa8:	4d0a      	ldr	r5, [pc, #40]	; (80ad4 <__libc_fini_array+0x30>)
   80aaa:	1b64      	subs	r4, r4, r5
   80aac:	10a4      	asrs	r4, r4, #2
   80aae:	d00a      	beq.n	80ac6 <__libc_fini_array+0x22>
   80ab0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80ab4:	3b01      	subs	r3, #1
   80ab6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80aba:	3c01      	subs	r4, #1
   80abc:	f855 3904 	ldr.w	r3, [r5], #-4
   80ac0:	4798      	blx	r3
   80ac2:	2c00      	cmp	r4, #0
   80ac4:	d1f9      	bne.n	80aba <__libc_fini_array+0x16>
   80ac6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80aca:	f000 b877 	b.w	80bbc <_fini>
   80ace:	bf00      	nop
   80ad0:	00080bcc 	.word	0x00080bcc
   80ad4:	00080bc8 	.word	0x00080bc8

00080ad8 <__retarget_lock_acquire_recursive>:
   80ad8:	4770      	bx	lr
   80ada:	bf00      	nop

00080adc <__retarget_lock_release_recursive>:
   80adc:	4770      	bx	lr
   80ade:	bf00      	nop

00080ae0 <__register_exitproc>:
   80ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80ae4:	4d2c      	ldr	r5, [pc, #176]	; (80b98 <__register_exitproc+0xb8>)
   80ae6:	4606      	mov	r6, r0
   80ae8:	6828      	ldr	r0, [r5, #0]
   80aea:	4698      	mov	r8, r3
   80aec:	460f      	mov	r7, r1
   80aee:	4691      	mov	r9, r2
   80af0:	f7ff fff2 	bl	80ad8 <__retarget_lock_acquire_recursive>
   80af4:	4b29      	ldr	r3, [pc, #164]	; (80b9c <__register_exitproc+0xbc>)
   80af6:	681c      	ldr	r4, [r3, #0]
   80af8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80afc:	2b00      	cmp	r3, #0
   80afe:	d03e      	beq.n	80b7e <__register_exitproc+0x9e>
   80b00:	685a      	ldr	r2, [r3, #4]
   80b02:	2a1f      	cmp	r2, #31
   80b04:	dc1c      	bgt.n	80b40 <__register_exitproc+0x60>
   80b06:	f102 0e01 	add.w	lr, r2, #1
   80b0a:	b176      	cbz	r6, 80b2a <__register_exitproc+0x4a>
   80b0c:	2101      	movs	r1, #1
   80b0e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80b12:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80b16:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80b1a:	4091      	lsls	r1, r2
   80b1c:	4308      	orrs	r0, r1
   80b1e:	2e02      	cmp	r6, #2
   80b20:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b24:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80b28:	d023      	beq.n	80b72 <__register_exitproc+0x92>
   80b2a:	3202      	adds	r2, #2
   80b2c:	f8c3 e004 	str.w	lr, [r3, #4]
   80b30:	6828      	ldr	r0, [r5, #0]
   80b32:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80b36:	f7ff ffd1 	bl	80adc <__retarget_lock_release_recursive>
   80b3a:	2000      	movs	r0, #0
   80b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b40:	4b17      	ldr	r3, [pc, #92]	; (80ba0 <__register_exitproc+0xc0>)
   80b42:	b30b      	cbz	r3, 80b88 <__register_exitproc+0xa8>
   80b44:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80b48:	f3af 8000 	nop.w
   80b4c:	4603      	mov	r3, r0
   80b4e:	b1d8      	cbz	r0, 80b88 <__register_exitproc+0xa8>
   80b50:	2000      	movs	r0, #0
   80b52:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80b56:	f04f 0e01 	mov.w	lr, #1
   80b5a:	6058      	str	r0, [r3, #4]
   80b5c:	6019      	str	r1, [r3, #0]
   80b5e:	4602      	mov	r2, r0
   80b60:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b64:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b68:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80b6c:	2e00      	cmp	r6, #0
   80b6e:	d0dc      	beq.n	80b2a <__register_exitproc+0x4a>
   80b70:	e7cc      	b.n	80b0c <__register_exitproc+0x2c>
   80b72:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80b76:	4301      	orrs	r1, r0
   80b78:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80b7c:	e7d5      	b.n	80b2a <__register_exitproc+0x4a>
   80b7e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80b82:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b86:	e7bb      	b.n	80b00 <__register_exitproc+0x20>
   80b88:	6828      	ldr	r0, [r5, #0]
   80b8a:	f7ff ffa7 	bl	80adc <__retarget_lock_release_recursive>
   80b8e:	f04f 30ff 	mov.w	r0, #4294967295
   80b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b96:	bf00      	nop
   80b98:	20000430 	.word	0x20000430
   80b9c:	00080ba4 	.word	0x00080ba4
   80ba0:	00000000 	.word	0x00000000

00080ba4 <_global_impure_ptr>:
   80ba4:	20000008                                ... 

00080ba8 <_init>:
   80ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80baa:	bf00      	nop
   80bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80bae:	bc08      	pop	{r3}
   80bb0:	469e      	mov	lr, r3
   80bb2:	4770      	bx	lr

00080bb4 <__init_array_start>:
   80bb4:	00080a85 	.word	0x00080a85

00080bb8 <__frame_dummy_init_array_entry>:
   80bb8:	00080119                                ....

00080bbc <_fini>:
   80bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80bbe:	bf00      	nop
   80bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80bc2:	bc08      	pop	{r3}
   80bc4:	469e      	mov	lr, r3
   80bc6:	4770      	bx	lr

00080bc8 <__fini_array_start>:
   80bc8:	000800f5 	.word	0x000800f5
