// Seed: 1582915296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign module_1.type_17 = 0;
  id_5(
      .id_0(1'b0), .id_1(id_1), .id_2(1), .id_3(id_1), .id_4(1), .id_5(1'd0)
  );
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    output tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input logic id_7,
    input wire id_8
);
  wire id_10;
  final begin : LABEL_0
    @(id_7 or posedge 1) begin : LABEL_0
      @(posedge 1 or posedge 1'd0)
      #id_11 begin : LABEL_0
        id_1 <= 1 <-> 1;
      end
    end
  end
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_10
  );
endmodule
