verilog work "add1b.vf"
verilog work "alu_1b.vf"
verilog work "alu_4b.vf"
verilog work "../testalu_4b.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
