# Generated by Yosys 0.9+4081 (git sha1 UNKNOWN, gcc 12.0.0 -fPIC -Os)

.model circuit
.inputs g0
.outputs g4
.names $false
.names $true
1

.names $undef
.subckt $not A=g0 Y=g1
.subckt $assign A=g0 Y=g2
.subckt $and A=g1 B=g2 Y=g3
.subckt $assign A=g3 Y=g4
.end