
lab06_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000533c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080054dc  080054dc  000154dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005630  08005630  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08005630  08005630  00015630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005638  08005638  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005638  08005638  00015638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800563c  0800563c  0001563c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005640  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000419c  20000060  080056a0  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200041fc  080056a0  000241fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000da89  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000258c  00000000  00000000  0002db5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c28  00000000  00000000  000300e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000946  00000000  00000000  00030d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016958  00000000  00000000  00031656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dcce  00000000  00000000  00047fae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e3e6  00000000  00000000  00055c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000035b8  00000000  00000000  000e4064  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000e761c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080054c4 	.word	0x080054c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	080054c4 	.word	0x080054c4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	60f8      	str	r0, [r7, #12]
 8000594:	60b9      	str	r1, [r7, #8]
 8000596:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	4a07      	ldr	r2, [pc, #28]	; (80005b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800059c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	4a06      	ldr	r2, [pc, #24]	; (80005bc <vApplicationGetIdleTaskMemory+0x30>)
 80005a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005aa:	bf00      	nop
 80005ac:	3714      	adds	r7, #20
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	2000007c 	.word	0x2000007c
 80005bc:	200000d0 	.word	0x200000d0

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b5b0      	push	{r4, r5, r7, lr}
 80005c2:	b0ac      	sub	sp, #176	; 0xb0
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fb59 	bl	8000c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f89f 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 f931 	bl	8000834 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d2:	f000 f905 	bl	80007e0 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutex01 */
  osMutexDef(myMutex01);
 80005d6:	2300      	movs	r3, #0
 80005d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80005dc:	2300      	movs	r3, #0
 80005de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  myMutex01Handle = osMutexCreate(osMutex(myMutex01));
 80005e2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 ff8d 	bl	8002506 <osMutexCreate>
 80005ec:	4603      	mov	r3, r0
 80005ee:	4a3a      	ldr	r2, [pc, #232]	; (80006d8 <main+0x118>)
 80005f0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005f2:	4b3a      	ldr	r3, [pc, #232]	; (80006dc <main+0x11c>)
 80005f4:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80005f8:	461d      	mov	r5, r3
 80005fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000602:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000606:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f001 ff1a 	bl	8002446 <osThreadCreate>
 8000612:	4603      	mov	r3, r0
 8000614:	4a32      	ldr	r2, [pc, #200]	; (80006e0 <main+0x120>)
 8000616:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityLow, 0, 128);
 8000618:	4b32      	ldr	r3, [pc, #200]	; (80006e4 <main+0x124>)
 800061a:	f107 0470 	add.w	r4, r7, #112	; 0x70
 800061e:	461d      	mov	r5, r3
 8000620:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000622:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000624:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000628:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800062c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f001 ff07 	bl	8002446 <osThreadCreate>
 8000638:	4603      	mov	r3, r0
 800063a:	4a2b      	ldr	r2, [pc, #172]	; (80006e8 <main+0x128>)
 800063c:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityLow, 0, 128);
 800063e:	4b2b      	ldr	r3, [pc, #172]	; (80006ec <main+0x12c>)
 8000640:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000644:	461d      	mov	r5, r3
 8000646:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000648:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000652:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000656:	2100      	movs	r1, #0
 8000658:	4618      	mov	r0, r3
 800065a:	f001 fef4 	bl	8002446 <osThreadCreate>
 800065e:	4603      	mov	r3, r0
 8000660:	4a23      	ldr	r2, [pc, #140]	; (80006f0 <main+0x130>)
 8000662:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, StartTask04, osPriorityLow, 0, 128);
 8000664:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <main+0x134>)
 8000666:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800066a:	461d      	mov	r5, r3
 800066c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000670:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000674:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 8000678:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f001 fee1 	bl	8002446 <osThreadCreate>
 8000684:	4603      	mov	r3, r0
 8000686:	4a1c      	ldr	r2, [pc, #112]	; (80006f8 <main+0x138>)
 8000688:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask05 */
  osThreadDef(myTask05, uart1, osPriorityLow, 0, 128);
 800068a:	4b1c      	ldr	r3, [pc, #112]	; (80006fc <main+0x13c>)
 800068c:	f107 041c 	add.w	r4, r7, #28
 8000690:	461d      	mov	r5, r3
 8000692:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000694:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000696:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800069a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask05Handle = osThreadCreate(osThread(myTask05), NULL);
 800069e:	f107 031c 	add.w	r3, r7, #28
 80006a2:	2100      	movs	r1, #0
 80006a4:	4618      	mov	r0, r3
 80006a6:	f001 fece 	bl	8002446 <osThreadCreate>
 80006aa:	4603      	mov	r3, r0
 80006ac:	4a14      	ldr	r2, [pc, #80]	; (8000700 <main+0x140>)
 80006ae:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask06 */
  osThreadDef(myTask06, uart2, osPriorityLow, 0, 128);
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <main+0x144>)
 80006b2:	463c      	mov	r4, r7
 80006b4:	461d      	mov	r5, r3
 80006b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask06Handle = osThreadCreate(osThread(myTask06), NULL);
 80006c2:	463b      	mov	r3, r7
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 febd 	bl	8002446 <osThreadCreate>
 80006cc:	4603      	mov	r3, r0
 80006ce:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <main+0x148>)
 80006d0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006d2:	f001 feb1 	bl	8002438 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d6:	e7fe      	b.n	80006d6 <main+0x116>
 80006d8:	20000354 	.word	0x20000354
 80006dc:	080054e8 	.word	0x080054e8
 80006e0:	2000033c 	.word	0x2000033c
 80006e4:	08005510 	.word	0x08005510
 80006e8:	20000340 	.word	0x20000340
 80006ec:	08005538 	.word	0x08005538
 80006f0:	20000344 	.word	0x20000344
 80006f4:	08005560 	.word	0x08005560
 80006f8:	20000348 	.word	0x20000348
 80006fc:	08005588 	.word	0x08005588
 8000700:	2000034c 	.word	0x2000034c
 8000704:	080055b0 	.word	0x080055b0
 8000708:	20000350 	.word	0x20000350

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b094      	sub	sp, #80	; 0x50
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2230      	movs	r2, #48	; 0x30
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f004 fa4e 	bl	8004bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000730:	2300      	movs	r3, #0
 8000732:	60bb      	str	r3, [r7, #8]
 8000734:	4b28      	ldr	r3, [pc, #160]	; (80007d8 <SystemClock_Config+0xcc>)
 8000736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000738:	4a27      	ldr	r2, [pc, #156]	; (80007d8 <SystemClock_Config+0xcc>)
 800073a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800073e:	6413      	str	r3, [r2, #64]	; 0x40
 8000740:	4b25      	ldr	r3, [pc, #148]	; (80007d8 <SystemClock_Config+0xcc>)
 8000742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800074c:	2300      	movs	r3, #0
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	4b22      	ldr	r3, [pc, #136]	; (80007dc <SystemClock_Config+0xd0>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a21      	ldr	r2, [pc, #132]	; (80007dc <SystemClock_Config+0xd0>)
 8000756:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <SystemClock_Config+0xd0>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000764:	607b      	str	r3, [r7, #4]
 8000766:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000768:	2302      	movs	r3, #2
 800076a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800076c:	2301      	movs	r3, #1
 800076e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000770:	2310      	movs	r3, #16
 8000772:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000774:	2302      	movs	r3, #2
 8000776:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000778:	2300      	movs	r3, #0
 800077a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800077c:	2310      	movs	r3, #16
 800077e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000780:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000784:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000786:	2304      	movs	r3, #4
 8000788:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800078a:	2304      	movs	r3, #4
 800078c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800078e:	f107 0320 	add.w	r3, r7, #32
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fd82 	bl	800129c <HAL_RCC_OscConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800079e:	f000 f95d 	bl	8000a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a2:	230f      	movs	r3, #15
 80007a4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a6:	2302      	movs	r3, #2
 80007a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b8:	f107 030c 	add.w	r3, r7, #12
 80007bc:	2102      	movs	r1, #2
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 ffe4 	bl	800178c <HAL_RCC_ClockConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007ca:	f000 f947 	bl	8000a5c <Error_Handler>
  }
}
 80007ce:	bf00      	nop
 80007d0:	3750      	adds	r7, #80	; 0x50
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <MX_USART2_UART_Init+0x4c>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	; (8000830 <MX_USART2_UART_Init+0x50>)
 80007e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <MX_USART2_UART_Init+0x4c>)
 80007ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	; (800082c <MX_USART2_UART_Init+0x4c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f8:	4b0c      	ldr	r3, [pc, #48]	; (800082c <MX_USART2_UART_Init+0x4c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fe:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_USART2_UART_Init+0x4c>)
 8000800:	2200      	movs	r2, #0
 8000802:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000804:	4b09      	ldr	r3, [pc, #36]	; (800082c <MX_USART2_UART_Init+0x4c>)
 8000806:	220c      	movs	r2, #12
 8000808:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080a:	4b08      	ldr	r3, [pc, #32]	; (800082c <MX_USART2_UART_Init+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <MX_USART2_UART_Init+0x4c>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_USART2_UART_Init+0x4c>)
 8000818:	f001 f9d8 	bl	8001bcc <HAL_UART_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000822:	f000 f91b 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000826:	bf00      	nop
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200002f4 	.word	0x200002f4
 8000830:	40004400 	.word	0x40004400

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	; 0x28
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b2e      	ldr	r3, [pc, #184]	; (8000908 <MX_GPIO_Init+0xd4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a2d      	ldr	r2, [pc, #180]	; (8000908 <MX_GPIO_Init+0xd4>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b2b      	ldr	r3, [pc, #172]	; (8000908 <MX_GPIO_Init+0xd4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b27      	ldr	r3, [pc, #156]	; (8000908 <MX_GPIO_Init+0xd4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a26      	ldr	r2, [pc, #152]	; (8000908 <MX_GPIO_Init+0xd4>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b24      	ldr	r3, [pc, #144]	; (8000908 <MX_GPIO_Init+0xd4>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b20      	ldr	r3, [pc, #128]	; (8000908 <MX_GPIO_Init+0xd4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a1f      	ldr	r2, [pc, #124]	; (8000908 <MX_GPIO_Init+0xd4>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b1d      	ldr	r3, [pc, #116]	; (8000908 <MX_GPIO_Init+0xd4>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b19      	ldr	r3, [pc, #100]	; (8000908 <MX_GPIO_Init+0xd4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a18      	ldr	r2, [pc, #96]	; (8000908 <MX_GPIO_Init+0xd4>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b16      	ldr	r3, [pc, #88]	; (8000908 <MX_GPIO_Init+0xd4>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 61cc 	mov.w	r1, #1632	; 0x660
 80008c0:	4812      	ldr	r0, [pc, #72]	; (800090c <MX_GPIO_Init+0xd8>)
 80008c2:	f000 fcb7 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008cc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 0314 	add.w	r3, r7, #20
 80008da:	4619      	mov	r1, r3
 80008dc:	480c      	ldr	r0, [pc, #48]	; (8000910 <MX_GPIO_Init+0xdc>)
 80008de:	f000 fb25 	bl	8000f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA9 PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_9|GPIO_PIN_10;
 80008e2:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 80008e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f4:	f107 0314 	add.w	r3, r7, #20
 80008f8:	4619      	mov	r1, r3
 80008fa:	4804      	ldr	r0, [pc, #16]	; (800090c <MX_GPIO_Init+0xd8>)
 80008fc:	f000 fb16 	bl	8000f2c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000900:	bf00      	nop
 8000902:	3728      	adds	r7, #40	; 0x28
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40020000 	.word	0x40020000
 8000910:	40020800 	.word	0x40020800

08000914 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 800091c:	2140      	movs	r1, #64	; 0x40
 800091e:	4803      	ldr	r0, [pc, #12]	; (800092c <StartDefaultTask+0x18>)
 8000920:	f000 fca1 	bl	8001266 <HAL_GPIO_TogglePin>
    osDelay(50);
 8000924:	2032      	movs	r0, #50	; 0x32
 8000926:	f001 fdda 	bl	80024de <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 800092a:	e7f7      	b.n	800091c <StartDefaultTask+0x8>
 800092c:	40020000 	.word	0x40020000

08000930 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000938:	2120      	movs	r1, #32
 800093a:	4803      	ldr	r0, [pc, #12]	; (8000948 <StartTask02+0x18>)
 800093c:	f000 fc93 	bl	8001266 <HAL_GPIO_TogglePin>
    osDelay(18);
 8000940:	2012      	movs	r0, #18
 8000942:	f001 fdcc 	bl	80024de <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000946:	e7f7      	b.n	8000938 <StartTask02+0x8>
 8000948:	40020000 	.word	0x40020000

0800094c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000954:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000958:	4803      	ldr	r0, [pc, #12]	; (8000968 <StartTask03+0x1c>)
 800095a:	f000 fc84 	bl	8001266 <HAL_GPIO_TogglePin>
    osDelay(128);
 800095e:	2080      	movs	r0, #128	; 0x80
 8000960:	f001 fdbd 	bl	80024de <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000964:	e7f6      	b.n	8000954 <StartTask03+0x8>
 8000966:	bf00      	nop
 8000968:	40020000 	.word	0x40020000

0800096c <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000974:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000978:	4803      	ldr	r0, [pc, #12]	; (8000988 <StartTask04+0x1c>)
 800097a:	f000 fc74 	bl	8001266 <HAL_GPIO_TogglePin>
    osDelay(64);
 800097e:	2040      	movs	r0, #64	; 0x40
 8000980:	f001 fdad 	bl	80024de <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000984:	e7f6      	b.n	8000974 <StartTask04+0x8>
 8000986:	bf00      	nop
 8000988:	40020000 	.word	0x40020000

0800098c <uart1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart1 */
void uart1(void const * argument)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart1 */
  /* Infinite loop */
	int threadID = 0; // threadID is 0 for one thread and 1 for another
 8000994:	2300      	movs	r3, #0
 8000996:	60fb      	str	r3, [r7, #12]
	while(1) {
		sprintf(buffer, "TID: %d %d\r\n", threadID, idx);
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <uart1+0x54>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	68fa      	ldr	r2, [r7, #12]
 800099e:	4911      	ldr	r1, [pc, #68]	; (80009e4 <uart1+0x58>)
 80009a0:	4811      	ldr	r0, [pc, #68]	; (80009e8 <uart1+0x5c>)
 80009a2:	f004 f8eb 	bl	8004b7c <siprintf>
		idx ++;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <uart1+0x54>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	3301      	adds	r3, #1
 80009ac:	4a0c      	ldr	r2, [pc, #48]	; (80009e0 <uart1+0x54>)
 80009ae:	6013      	str	r3, [r2, #0]
		osMutexWait(myMutex01Handle, osWaitForever);
 80009b0:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <uart1+0x60>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009b8:	4618      	mov	r0, r3
 80009ba:	f001 fdbd 	bl	8002538 <osMutexWait>
		HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 80009be:	480a      	ldr	r0, [pc, #40]	; (80009e8 <uart1+0x5c>)
 80009c0:	f7ff fc0e 	bl	80001e0 <strlen>
 80009c4:	4603      	mov	r3, r0
 80009c6:	b29a      	uxth	r2, r3
 80009c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009cc:	4906      	ldr	r1, [pc, #24]	; (80009e8 <uart1+0x5c>)
 80009ce:	4808      	ldr	r0, [pc, #32]	; (80009f0 <uart1+0x64>)
 80009d0:	f001 f94c 	bl	8001c6c <HAL_UART_Transmit>
		osMutexRelease(myMutex01Handle);
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <uart1+0x60>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f001 fdfb 	bl	80025d4 <osMutexRelease>
	while(1) {
 80009de:	e7db      	b.n	8000998 <uart1+0xc>
 80009e0:	200002d0 	.word	0x200002d0
 80009e4:	080055cc 	.word	0x080055cc
 80009e8:	200002d4 	.word	0x200002d4
 80009ec:	20000354 	.word	0x20000354
 80009f0:	200002f4 	.word	0x200002f4

080009f4 <uart2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart2 */
void uart2(void const * argument)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart2 */
  /* Infinite loop */
	int threadID = 1; // threadID is 0 for one thread and 1 for another
 80009fc:	2301      	movs	r3, #1
 80009fe:	60fb      	str	r3, [r7, #12]
		while(1) {
			sprintf(buffer, "TID: %d %d\r\n", threadID, idx);
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <uart2+0x54>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	68fa      	ldr	r2, [r7, #12]
 8000a06:	4911      	ldr	r1, [pc, #68]	; (8000a4c <uart2+0x58>)
 8000a08:	4811      	ldr	r0, [pc, #68]	; (8000a50 <uart2+0x5c>)
 8000a0a:	f004 f8b7 	bl	8004b7c <siprintf>
			idx ++;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <uart2+0x54>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	3301      	adds	r3, #1
 8000a14:	4a0c      	ldr	r2, [pc, #48]	; (8000a48 <uart2+0x54>)
 8000a16:	6013      	str	r3, [r2, #0]
			osMutexWait(myMutex01Handle, osWaitForever);
 8000a18:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <uart2+0x60>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 fd89 	bl	8002538 <osMutexWait>
			HAL_UART_Transmit(&huart2, buffer, strlen(buffer), 1000);
 8000a26:	480a      	ldr	r0, [pc, #40]	; (8000a50 <uart2+0x5c>)
 8000a28:	f7ff fbda 	bl	80001e0 <strlen>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a34:	4906      	ldr	r1, [pc, #24]	; (8000a50 <uart2+0x5c>)
 8000a36:	4808      	ldr	r0, [pc, #32]	; (8000a58 <uart2+0x64>)
 8000a38:	f001 f918 	bl	8001c6c <HAL_UART_Transmit>
			osMutexRelease(myMutex01Handle);
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <uart2+0x60>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f001 fdc7 	bl	80025d4 <osMutexRelease>
		while(1) {
 8000a46:	e7db      	b.n	8000a00 <uart2+0xc>
 8000a48:	200002d0 	.word	0x200002d0
 8000a4c:	080055cc 	.word	0x080055cc
 8000a50:	200002d4 	.word	0x200002d4
 8000a54:	20000354 	.word	0x20000354
 8000a58:	200002f4 	.word	0x200002f4

08000a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a60:	b672      	cpsid	i
}
 8000a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a64:	e7fe      	b.n	8000a64 <Error_Handler+0x8>
	...

08000a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	4b12      	ldr	r3, [pc, #72]	; (8000abc <HAL_MspInit+0x54>)
 8000a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a76:	4a11      	ldr	r2, [pc, #68]	; (8000abc <HAL_MspInit+0x54>)
 8000a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <HAL_MspInit+0x54>)
 8000a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <HAL_MspInit+0x54>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a92:	4a0a      	ldr	r2, [pc, #40]	; (8000abc <HAL_MspInit+0x54>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	; 0x40
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <HAL_MspInit+0x54>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	f06f 0001 	mvn.w	r0, #1
 8000aae:	f000 fa14 	bl	8000eda <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800

08000ac0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	; 0x28
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a19      	ldr	r2, [pc, #100]	; (8000b44 <HAL_UART_MspInit+0x84>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d12b      	bne.n	8000b3a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]
 8000ae6:	4b18      	ldr	r3, [pc, #96]	; (8000b48 <HAL_UART_MspInit+0x88>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	4a17      	ldr	r2, [pc, #92]	; (8000b48 <HAL_UART_MspInit+0x88>)
 8000aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af0:	6413      	str	r3, [r2, #64]	; 0x40
 8000af2:	4b15      	ldr	r3, [pc, #84]	; (8000b48 <HAL_UART_MspInit+0x88>)
 8000af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000afa:	613b      	str	r3, [r7, #16]
 8000afc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	4b11      	ldr	r3, [pc, #68]	; (8000b48 <HAL_UART_MspInit+0x88>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	4a10      	ldr	r2, [pc, #64]	; (8000b48 <HAL_UART_MspInit+0x88>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <HAL_UART_MspInit+0x88>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b1a:	230c      	movs	r3, #12
 8000b1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b26:	2303      	movs	r3, #3
 8000b28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b2a:	2307      	movs	r3, #7
 8000b2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2e:	f107 0314 	add.w	r3, r7, #20
 8000b32:	4619      	mov	r1, r3
 8000b34:	4805      	ldr	r0, [pc, #20]	; (8000b4c <HAL_UART_MspInit+0x8c>)
 8000b36:	f000 f9f9 	bl	8000f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b3a:	bf00      	nop
 8000b3c:	3728      	adds	r7, #40	; 0x28
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40004400 	.word	0x40004400
 8000b48:	40023800 	.word	0x40023800
 8000b4c:	40020000 	.word	0x40020000

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b54:	e7fe      	b.n	8000b54 <NMI_Handler+0x4>

08000b56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <HardFault_Handler+0x4>

08000b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <MemManage_Handler+0x4>

08000b62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <BusFault_Handler+0x4>

08000b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <UsageFault_Handler+0x4>

08000b6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 f8ce 	bl	8000d20 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b84:	f003 f99c 	bl	8003ec0 <xTaskGetSchedulerState>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d001      	beq.n	8000b92 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b8e:	f003 fd7b 	bl	8004688 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba0:	4a14      	ldr	r2, [pc, #80]	; (8000bf4 <_sbrk+0x5c>)
 8000ba2:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <_sbrk+0x60>)
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bac:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb4:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <_sbrk+0x64>)
 8000bb6:	4a12      	ldr	r2, [pc, #72]	; (8000c00 <_sbrk+0x68>)
 8000bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bba:	4b10      	ldr	r3, [pc, #64]	; (8000bfc <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d207      	bcs.n	8000bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc8:	f004 f800 	bl	8004bcc <__errno>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	220c      	movs	r2, #12
 8000bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bd6:	e009      	b.n	8000bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd8:	4b08      	ldr	r3, [pc, #32]	; (8000bfc <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bde:	4b07      	ldr	r3, [pc, #28]	; (8000bfc <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <_sbrk+0x64>)
 8000be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bea:	68fb      	ldr	r3, [r7, #12]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20020000 	.word	0x20020000
 8000bf8:	00000400 	.word	0x00000400
 8000bfc:	20000358 	.word	0x20000358
 8000c00:	20004200 	.word	0x20004200

08000c04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <SystemInit+0x20>)
 8000c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c0e:	4a05      	ldr	r2, [pc, #20]	; (8000c24 <SystemInit+0x20>)
 8000c10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	e000ed00 	.word	0xe000ed00

08000c28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c60 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c2c:	f7ff ffea 	bl	8000c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c30:	480c      	ldr	r0, [pc, #48]	; (8000c64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c32:	490d      	ldr	r1, [pc, #52]	; (8000c68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c34:	4a0d      	ldr	r2, [pc, #52]	; (8000c6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c38:	e002      	b.n	8000c40 <LoopCopyDataInit>

08000c3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c3e:	3304      	adds	r3, #4

08000c40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c44:	d3f9      	bcc.n	8000c3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c46:	4a0a      	ldr	r2, [pc, #40]	; (8000c70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c48:	4c0a      	ldr	r4, [pc, #40]	; (8000c74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c4c:	e001      	b.n	8000c52 <LoopFillZerobss>

08000c4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c50:	3204      	adds	r2, #4

08000c52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c54:	d3fb      	bcc.n	8000c4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c56:	f003 ffbf 	bl	8004bd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c5a:	f7ff fcb1 	bl	80005c0 <main>
  bx  lr    
 8000c5e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c68:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c6c:	08005640 	.word	0x08005640
  ldr r2, =_sbss
 8000c70:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c74:	200041fc 	.word	0x200041fc

08000c78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c78:	e7fe      	b.n	8000c78 <ADC_IRQHandler>
	...

08000c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c80:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <HAL_Init+0x40>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0d      	ldr	r2, [pc, #52]	; (8000cbc <HAL_Init+0x40>)
 8000c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c8c:	4b0b      	ldr	r3, [pc, #44]	; (8000cbc <HAL_Init+0x40>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0a      	ldr	r2, [pc, #40]	; (8000cbc <HAL_Init+0x40>)
 8000c92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <HAL_Init+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a07      	ldr	r2, [pc, #28]	; (8000cbc <HAL_Init+0x40>)
 8000c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca4:	2003      	movs	r0, #3
 8000ca6:	f000 f90d 	bl	8000ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000caa:	200f      	movs	r0, #15
 8000cac:	f000 f808 	bl	8000cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cb0:	f7ff feda 	bl	8000a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb4:	2300      	movs	r3, #0
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40023c00 	.word	0x40023c00

08000cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cc8:	4b12      	ldr	r3, [pc, #72]	; (8000d14 <HAL_InitTick+0x54>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <HAL_InitTick+0x58>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 f917 	bl	8000f12 <HAL_SYSTICK_Config>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e00e      	b.n	8000d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2b0f      	cmp	r3, #15
 8000cf2:	d80a      	bhi.n	8000d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cfc:	f000 f8ed 	bl	8000eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d00:	4a06      	ldr	r2, [pc, #24]	; (8000d1c <HAL_InitTick+0x5c>)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d06:	2300      	movs	r3, #0
 8000d08:	e000      	b.n	8000d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20000000 	.word	0x20000000
 8000d18:	20000008 	.word	0x20000008
 8000d1c:	20000004 	.word	0x20000004

08000d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d24:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <HAL_IncTick+0x20>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	461a      	mov	r2, r3
 8000d2a:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <HAL_IncTick+0x24>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4413      	add	r3, r2
 8000d30:	4a04      	ldr	r2, [pc, #16]	; (8000d44 <HAL_IncTick+0x24>)
 8000d32:	6013      	str	r3, [r2, #0]
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000008 	.word	0x20000008
 8000d44:	2000035c 	.word	0x2000035c

08000d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <HAL_GetTick+0x14>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	2000035c 	.word	0x2000035c

08000d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d76:	68ba      	ldr	r2, [r7, #8]
 8000d78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d92:	4a04      	ldr	r2, [pc, #16]	; (8000da4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	60d3      	str	r3, [r2, #12]
}
 8000d98:	bf00      	nop
 8000d9a:	3714      	adds	r7, #20
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dac:	4b04      	ldr	r3, [pc, #16]	; (8000dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	0a1b      	lsrs	r3, r3, #8
 8000db2:	f003 0307 	and.w	r3, r3, #7
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	db0a      	blt.n	8000dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	490c      	ldr	r1, [pc, #48]	; (8000e10 <__NVIC_SetPriority+0x4c>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	440b      	add	r3, r1
 8000de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dec:	e00a      	b.n	8000e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <__NVIC_SetPriority+0x50>)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	3b04      	subs	r3, #4
 8000dfc:	0112      	lsls	r2, r2, #4
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	440b      	add	r3, r1
 8000e02:	761a      	strb	r2, [r3, #24]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000e100 	.word	0xe000e100
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b089      	sub	sp, #36	; 0x24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f1c3 0307 	rsb	r3, r3, #7
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	bf28      	it	cs
 8000e36:	2304      	movcs	r3, #4
 8000e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	2b06      	cmp	r3, #6
 8000e40:	d902      	bls.n	8000e48 <NVIC_EncodePriority+0x30>
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3b03      	subs	r3, #3
 8000e46:	e000      	b.n	8000e4a <NVIC_EncodePriority+0x32>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43da      	mvns	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	401a      	ands	r2, r3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	43d9      	mvns	r1, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e70:	4313      	orrs	r3, r2
         );
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3724      	adds	r7, #36	; 0x24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
	...

08000e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	3b01      	subs	r3, #1
 8000e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e90:	d301      	bcc.n	8000e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00f      	b.n	8000eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e96:	4a0a      	ldr	r2, [pc, #40]	; (8000ec0 <SysTick_Config+0x40>)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea4:	f7ff ff8e 	bl	8000dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <SysTick_Config+0x40>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <SysTick_Config+0x40>)
 8000eb0:	2207      	movs	r2, #7
 8000eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	e000e010 	.word	0xe000e010

08000ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff ff47 	bl	8000d60 <__NVIC_SetPriorityGrouping>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b086      	sub	sp, #24
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	60b9      	str	r1, [r7, #8]
 8000ee4:	607a      	str	r2, [r7, #4]
 8000ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eec:	f7ff ff5c 	bl	8000da8 <__NVIC_GetPriorityGrouping>
 8000ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	68b9      	ldr	r1, [r7, #8]
 8000ef6:	6978      	ldr	r0, [r7, #20]
 8000ef8:	f7ff ff8e 	bl	8000e18 <NVIC_EncodePriority>
 8000efc:	4602      	mov	r2, r0
 8000efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f02:	4611      	mov	r1, r2
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff ff5d 	bl	8000dc4 <__NVIC_SetPriority>
}
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff ffb0 	bl	8000e80 <SysTick_Config>
 8000f20:	4603      	mov	r3, r0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	; 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f42:	2300      	movs	r3, #0
 8000f44:	61fb      	str	r3, [r7, #28]
 8000f46:	e159      	b.n	80011fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f48:	2201      	movs	r2, #1
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	f040 8148 	bne.w	80011f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0303 	and.w	r3, r3, #3
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d005      	beq.n	8000f7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d130      	bne.n	8000fe0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f84:	69fb      	ldr	r3, [r7, #28]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4013      	ands	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	68da      	ldr	r2, [r3, #12]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	f003 0201 	and.w	r2, r3, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	2b03      	cmp	r3, #3
 8000fea:	d017      	beq.n	800101c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	689a      	ldr	r2, [r3, #8]
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4313      	orrs	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0303 	and.w	r3, r3, #3
 8001024:	2b02      	cmp	r3, #2
 8001026:	d123      	bne.n	8001070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	08da      	lsrs	r2, r3, #3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3208      	adds	r2, #8
 8001030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	f003 0307 	and.w	r3, r3, #7
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	220f      	movs	r2, #15
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	691a      	ldr	r2, [r3, #16]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	08da      	lsrs	r2, r3, #3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3208      	adds	r2, #8
 800106a:	69b9      	ldr	r1, [r7, #24]
 800106c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	2203      	movs	r2, #3
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0203 	and.w	r2, r3, #3
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f000 80a2 	beq.w	80011f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	4b57      	ldr	r3, [pc, #348]	; (8001214 <HAL_GPIO_Init+0x2e8>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	4a56      	ldr	r2, [pc, #344]	; (8001214 <HAL_GPIO_Init+0x2e8>)
 80010bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c0:	6453      	str	r3, [r2, #68]	; 0x44
 80010c2:	4b54      	ldr	r3, [pc, #336]	; (8001214 <HAL_GPIO_Init+0x2e8>)
 80010c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ce:	4a52      	ldr	r2, [pc, #328]	; (8001218 <HAL_GPIO_Init+0x2ec>)
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	089b      	lsrs	r3, r3, #2
 80010d4:	3302      	adds	r3, #2
 80010d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	f003 0303 	and.w	r3, r3, #3
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	220f      	movs	r2, #15
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4013      	ands	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a49      	ldr	r2, [pc, #292]	; (800121c <HAL_GPIO_Init+0x2f0>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d019      	beq.n	800112e <HAL_GPIO_Init+0x202>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a48      	ldr	r2, [pc, #288]	; (8001220 <HAL_GPIO_Init+0x2f4>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d013      	beq.n	800112a <HAL_GPIO_Init+0x1fe>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a47      	ldr	r2, [pc, #284]	; (8001224 <HAL_GPIO_Init+0x2f8>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d00d      	beq.n	8001126 <HAL_GPIO_Init+0x1fa>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a46      	ldr	r2, [pc, #280]	; (8001228 <HAL_GPIO_Init+0x2fc>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d007      	beq.n	8001122 <HAL_GPIO_Init+0x1f6>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a45      	ldr	r2, [pc, #276]	; (800122c <HAL_GPIO_Init+0x300>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d101      	bne.n	800111e <HAL_GPIO_Init+0x1f2>
 800111a:	2304      	movs	r3, #4
 800111c:	e008      	b.n	8001130 <HAL_GPIO_Init+0x204>
 800111e:	2307      	movs	r3, #7
 8001120:	e006      	b.n	8001130 <HAL_GPIO_Init+0x204>
 8001122:	2303      	movs	r3, #3
 8001124:	e004      	b.n	8001130 <HAL_GPIO_Init+0x204>
 8001126:	2302      	movs	r3, #2
 8001128:	e002      	b.n	8001130 <HAL_GPIO_Init+0x204>
 800112a:	2301      	movs	r3, #1
 800112c:	e000      	b.n	8001130 <HAL_GPIO_Init+0x204>
 800112e:	2300      	movs	r3, #0
 8001130:	69fa      	ldr	r2, [r7, #28]
 8001132:	f002 0203 	and.w	r2, r2, #3
 8001136:	0092      	lsls	r2, r2, #2
 8001138:	4093      	lsls	r3, r2
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4313      	orrs	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001140:	4935      	ldr	r1, [pc, #212]	; (8001218 <HAL_GPIO_Init+0x2ec>)
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	089b      	lsrs	r3, r3, #2
 8001146:	3302      	adds	r3, #2
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800114e:	4b38      	ldr	r3, [pc, #224]	; (8001230 <HAL_GPIO_Init+0x304>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001172:	4a2f      	ldr	r2, [pc, #188]	; (8001230 <HAL_GPIO_Init+0x304>)
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001178:	4b2d      	ldr	r3, [pc, #180]	; (8001230 <HAL_GPIO_Init+0x304>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d003      	beq.n	800119c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800119c:	4a24      	ldr	r2, [pc, #144]	; (8001230 <HAL_GPIO_Init+0x304>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011a2:	4b23      	ldr	r3, [pc, #140]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	43db      	mvns	r3, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4013      	ands	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011c6:	4a1a      	ldr	r2, [pc, #104]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011c8:	69bb      	ldr	r3, [r7, #24]
 80011ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011cc:	4b18      	ldr	r3, [pc, #96]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011f0:	4a0f      	ldr	r2, [pc, #60]	; (8001230 <HAL_GPIO_Init+0x304>)
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	3301      	adds	r3, #1
 80011fa:	61fb      	str	r3, [r7, #28]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	2b0f      	cmp	r3, #15
 8001200:	f67f aea2 	bls.w	8000f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001204:	bf00      	nop
 8001206:	bf00      	nop
 8001208:	3724      	adds	r7, #36	; 0x24
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800
 8001218:	40013800 	.word	0x40013800
 800121c:	40020000 	.word	0x40020000
 8001220:	40020400 	.word	0x40020400
 8001224:	40020800 	.word	0x40020800
 8001228:	40020c00 	.word	0x40020c00
 800122c:	40021000 	.word	0x40021000
 8001230:	40013c00 	.word	0x40013c00

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	619a      	str	r2, [r3, #24]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001266:	b480      	push	{r7}
 8001268:	b085      	sub	sp, #20
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	460b      	mov	r3, r1
 8001270:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001278:	887a      	ldrh	r2, [r7, #2]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4013      	ands	r3, r2
 800127e:	041a      	lsls	r2, r3, #16
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	43d9      	mvns	r1, r3
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	400b      	ands	r3, r1
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	619a      	str	r2, [r3, #24]
}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e267      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d075      	beq.n	80013a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ba:	4b88      	ldr	r3, [pc, #544]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	f003 030c 	and.w	r3, r3, #12
 80012c2:	2b04      	cmp	r3, #4
 80012c4:	d00c      	beq.n	80012e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c6:	4b85      	ldr	r3, [pc, #532]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012ce:	2b08      	cmp	r3, #8
 80012d0:	d112      	bne.n	80012f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012d2:	4b82      	ldr	r3, [pc, #520]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012de:	d10b      	bne.n	80012f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e0:	4b7e      	ldr	r3, [pc, #504]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d05b      	beq.n	80013a4 <HAL_RCC_OscConfig+0x108>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d157      	bne.n	80013a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e242      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001300:	d106      	bne.n	8001310 <HAL_RCC_OscConfig+0x74>
 8001302:	4b76      	ldr	r3, [pc, #472]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a75      	ldr	r2, [pc, #468]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800130c:	6013      	str	r3, [r2, #0]
 800130e:	e01d      	b.n	800134c <HAL_RCC_OscConfig+0xb0>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0x98>
 800131a:	4b70      	ldr	r3, [pc, #448]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a6f      	ldr	r2, [pc, #444]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	4b6d      	ldr	r3, [pc, #436]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a6c      	ldr	r2, [pc, #432]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800132c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	e00b      	b.n	800134c <HAL_RCC_OscConfig+0xb0>
 8001334:	4b69      	ldr	r3, [pc, #420]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a68      	ldr	r2, [pc, #416]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800133a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800133e:	6013      	str	r3, [r2, #0]
 8001340:	4b66      	ldr	r3, [pc, #408]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a65      	ldr	r2, [pc, #404]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800134a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d013      	beq.n	800137c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001354:	f7ff fcf8 	bl	8000d48 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800135c:	f7ff fcf4 	bl	8000d48 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b64      	cmp	r3, #100	; 0x64
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e207      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136e:	4b5b      	ldr	r3, [pc, #364]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0xc0>
 800137a:	e014      	b.n	80013a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137c:	f7ff fce4 	bl	8000d48 <HAL_GetTick>
 8001380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001382:	e008      	b.n	8001396 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001384:	f7ff fce0 	bl	8000d48 <HAL_GetTick>
 8001388:	4602      	mov	r2, r0
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	2b64      	cmp	r3, #100	; 0x64
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e1f3      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001396:	4b51      	ldr	r3, [pc, #324]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0xe8>
 80013a2:	e000      	b.n	80013a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d063      	beq.n	800147a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013b2:	4b4a      	ldr	r3, [pc, #296]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 030c 	and.w	r3, r3, #12
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00b      	beq.n	80013d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013be:	4b47      	ldr	r3, [pc, #284]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013c6:	2b08      	cmp	r3, #8
 80013c8:	d11c      	bne.n	8001404 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ca:	4b44      	ldr	r3, [pc, #272]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d116      	bne.n	8001404 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013d6:	4b41      	ldr	r3, [pc, #260]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d005      	beq.n	80013ee <HAL_RCC_OscConfig+0x152>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d001      	beq.n	80013ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e1c7      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ee:	4b3b      	ldr	r3, [pc, #236]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	00db      	lsls	r3, r3, #3
 80013fc:	4937      	ldr	r1, [pc, #220]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	e03a      	b.n	800147a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d020      	beq.n	800144e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800140c:	4b34      	ldr	r3, [pc, #208]	; (80014e0 <HAL_RCC_OscConfig+0x244>)
 800140e:	2201      	movs	r2, #1
 8001410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001412:	f7ff fc99 	bl	8000d48 <HAL_GetTick>
 8001416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001418:	e008      	b.n	800142c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800141a:	f7ff fc95 	bl	8000d48 <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	2b02      	cmp	r3, #2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e1a8      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142c:	4b2b      	ldr	r3, [pc, #172]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d0f0      	beq.n	800141a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001438:	4b28      	ldr	r3, [pc, #160]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	691b      	ldr	r3, [r3, #16]
 8001444:	00db      	lsls	r3, r3, #3
 8001446:	4925      	ldr	r1, [pc, #148]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001448:	4313      	orrs	r3, r2
 800144a:	600b      	str	r3, [r1, #0]
 800144c:	e015      	b.n	800147a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800144e:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <HAL_RCC_OscConfig+0x244>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001454:	f7ff fc78 	bl	8000d48 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145c:	f7ff fc74 	bl	8000d48 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e187      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1f0      	bne.n	800145c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 0308 	and.w	r3, r3, #8
 8001482:	2b00      	cmp	r3, #0
 8001484:	d036      	beq.n	80014f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	695b      	ldr	r3, [r3, #20]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d016      	beq.n	80014bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <HAL_RCC_OscConfig+0x248>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001494:	f7ff fc58 	bl	8000d48 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800149c:	f7ff fc54 	bl	8000d48 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e167      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ae:	4b0b      	ldr	r3, [pc, #44]	; (80014dc <HAL_RCC_OscConfig+0x240>)
 80014b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x200>
 80014ba:	e01b      	b.n	80014f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <HAL_RCC_OscConfig+0x248>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c2:	f7ff fc41 	bl	8000d48 <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	e00e      	b.n	80014e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ca:	f7ff fc3d 	bl	8000d48 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d907      	bls.n	80014e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e150      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
 80014dc:	40023800 	.word	0x40023800
 80014e0:	42470000 	.word	0x42470000
 80014e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e8:	4b88      	ldr	r3, [pc, #544]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80014ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ea      	bne.n	80014ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0304 	and.w	r3, r3, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 8097 	beq.w	8001630 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001502:	2300      	movs	r3, #0
 8001504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001506:	4b81      	ldr	r3, [pc, #516]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10f      	bne.n	8001532 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	4b7d      	ldr	r3, [pc, #500]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	4a7c      	ldr	r2, [pc, #496]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800151c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	; 0x40
 8001522:	4b7a      	ldr	r3, [pc, #488]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800152e:	2301      	movs	r3, #1
 8001530:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001532:	4b77      	ldr	r3, [pc, #476]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800153e:	4b74      	ldr	r3, [pc, #464]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a73      	ldr	r2, [pc, #460]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001548:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800154a:	f7ff fbfd 	bl	8000d48 <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001552:	f7ff fbf9 	bl	8000d48 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e10c      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001564:	4b6a      	ldr	r3, [pc, #424]	; (8001710 <HAL_RCC_OscConfig+0x474>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d106      	bne.n	8001586 <HAL_RCC_OscConfig+0x2ea>
 8001578:	4b64      	ldr	r3, [pc, #400]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800157a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800157c:	4a63      	ldr	r2, [pc, #396]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6713      	str	r3, [r2, #112]	; 0x70
 8001584:	e01c      	b.n	80015c0 <HAL_RCC_OscConfig+0x324>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	2b05      	cmp	r3, #5
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x30c>
 800158e:	4b5f      	ldr	r3, [pc, #380]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	4a5e      	ldr	r2, [pc, #376]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6713      	str	r3, [r2, #112]	; 0x70
 800159a:	4b5c      	ldr	r3, [pc, #368]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800159c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800159e:	4a5b      	ldr	r2, [pc, #364]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6713      	str	r3, [r2, #112]	; 0x70
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0x324>
 80015a8:	4b58      	ldr	r3, [pc, #352]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ac:	4a57      	ldr	r2, [pc, #348]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6713      	str	r3, [r2, #112]	; 0x70
 80015b4:	4b55      	ldr	r3, [pc, #340]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015b8:	4a54      	ldr	r2, [pc, #336]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015ba:	f023 0304 	bic.w	r3, r3, #4
 80015be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d015      	beq.n	80015f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff fbbe 	bl	8000d48 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ce:	e00a      	b.n	80015e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015d0:	f7ff fbba 	bl	8000d48 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	f241 3288 	movw	r2, #5000	; 0x1388
 80015de:	4293      	cmp	r3, r2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e0cb      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e6:	4b49      	ldr	r3, [pc, #292]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80015e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0ee      	beq.n	80015d0 <HAL_RCC_OscConfig+0x334>
 80015f2:	e014      	b.n	800161e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f4:	f7ff fba8 	bl	8000d48 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015fa:	e00a      	b.n	8001612 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015fc:	f7ff fba4 	bl	8000d48 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	f241 3288 	movw	r2, #5000	; 0x1388
 800160a:	4293      	cmp	r3, r2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e0b5      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001616:	f003 0302 	and.w	r3, r3, #2
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1ee      	bne.n	80015fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800161e:	7dfb      	ldrb	r3, [r7, #23]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d105      	bne.n	8001630 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001624:	4b39      	ldr	r3, [pc, #228]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	4a38      	ldr	r2, [pc, #224]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800162a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800162e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 80a1 	beq.w	800177c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800163a:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_RCC_OscConfig+0x470>)
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	f003 030c 	and.w	r3, r3, #12
 8001642:	2b08      	cmp	r3, #8
 8001644:	d05c      	beq.n	8001700 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	2b02      	cmp	r3, #2
 800164c:	d141      	bne.n	80016d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164e:	4b31      	ldr	r3, [pc, #196]	; (8001714 <HAL_RCC_OscConfig+0x478>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff fb78 	bl	8000d48 <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800165c:	f7ff fb74 	bl	8000d48 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e087      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800166e:	4b27      	ldr	r3, [pc, #156]	; (800170c <HAL_RCC_OscConfig+0x470>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69da      	ldr	r2, [r3, #28]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6a1b      	ldr	r3, [r3, #32]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001688:	019b      	lsls	r3, r3, #6
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001690:	085b      	lsrs	r3, r3, #1
 8001692:	3b01      	subs	r3, #1
 8001694:	041b      	lsls	r3, r3, #16
 8001696:	431a      	orrs	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800169c:	061b      	lsls	r3, r3, #24
 800169e:	491b      	ldr	r1, [pc, #108]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a4:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_RCC_OscConfig+0x478>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016aa:	f7ff fb4d 	bl	8000d48 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff fb49 	bl	8000d48 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e05c      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0f0      	beq.n	80016b2 <HAL_RCC_OscConfig+0x416>
 80016d0:	e054      	b.n	800177c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_RCC_OscConfig+0x478>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d8:	f7ff fb36 	bl	8000d48 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e0:	f7ff fb32 	bl	8000d48 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e045      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f2:	4b06      	ldr	r3, [pc, #24]	; (800170c <HAL_RCC_OscConfig+0x470>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x444>
 80016fe:	e03d      	b.n	800177c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d107      	bne.n	8001718 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e038      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
 800170c:	40023800 	.word	0x40023800
 8001710:	40007000 	.word	0x40007000
 8001714:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001718:	4b1b      	ldr	r3, [pc, #108]	; (8001788 <HAL_RCC_OscConfig+0x4ec>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d028      	beq.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001730:	429a      	cmp	r2, r3
 8001732:	d121      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d11a      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001748:	4013      	ands	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800174e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001750:	4293      	cmp	r3, r2
 8001752:	d111      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	085b      	lsrs	r3, r3, #1
 8001760:	3b01      	subs	r3, #1
 8001762:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001764:	429a      	cmp	r2, r3
 8001766:	d107      	bne.n	8001778 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001772:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d001      	beq.n	800177c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	e000      	b.n	800177e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40023800 	.word	0x40023800

0800178c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e0cc      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017a0:	4b68      	ldr	r3, [pc, #416]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d90c      	bls.n	80017c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ae:	4b65      	ldr	r3, [pc, #404]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b6:	4b63      	ldr	r3, [pc, #396]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d001      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e0b8      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d020      	beq.n	8001816 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017e0:	4b59      	ldr	r3, [pc, #356]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	4a58      	ldr	r2, [pc, #352]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0308 	and.w	r3, r3, #8
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	4a52      	ldr	r2, [pc, #328]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80017fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001802:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001804:	4b50      	ldr	r3, [pc, #320]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	494d      	ldr	r1, [pc, #308]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	4313      	orrs	r3, r2
 8001814:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b00      	cmp	r3, #0
 8001820:	d044      	beq.n	80018ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800182a:	4b47      	ldr	r3, [pc, #284]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d119      	bne.n	800186a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e07f      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b02      	cmp	r3, #2
 8001840:	d003      	beq.n	800184a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001846:	2b03      	cmp	r3, #3
 8001848:	d107      	bne.n	800185a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800184a:	4b3f      	ldr	r3, [pc, #252]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d109      	bne.n	800186a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e06f      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185a:	4b3b      	ldr	r3, [pc, #236]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e067      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800186a:	4b37      	ldr	r3, [pc, #220]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f023 0203 	bic.w	r2, r3, #3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	4934      	ldr	r1, [pc, #208]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	4313      	orrs	r3, r2
 800187a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800187c:	f7ff fa64 	bl	8000d48 <HAL_GetTick>
 8001880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	e00a      	b.n	800189a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001884:	f7ff fa60 	bl	8000d48 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001892:	4293      	cmp	r3, r2
 8001894:	d901      	bls.n	800189a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e04f      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189a:	4b2b      	ldr	r3, [pc, #172]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 020c 	and.w	r2, r3, #12
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d1eb      	bne.n	8001884 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018ac:	4b25      	ldr	r3, [pc, #148]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d20c      	bcs.n	80018d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	4b22      	ldr	r3, [pc, #136]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c2:	4b20      	ldr	r3, [pc, #128]	; (8001944 <HAL_RCC_ClockConfig+0x1b8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e032      	b.n	800193a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d008      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018e0:	4b19      	ldr	r3, [pc, #100]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	4916      	ldr	r1, [pc, #88]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d009      	beq.n	8001912 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	691b      	ldr	r3, [r3, #16]
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	490e      	ldr	r1, [pc, #56]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	4313      	orrs	r3, r2
 8001910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001912:	f000 f821 	bl	8001958 <HAL_RCC_GetSysClockFreq>
 8001916:	4602      	mov	r2, r0
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	091b      	lsrs	r3, r3, #4
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	490a      	ldr	r1, [pc, #40]	; (800194c <HAL_RCC_ClockConfig+0x1c0>)
 8001924:	5ccb      	ldrb	r3, [r1, r3]
 8001926:	fa22 f303 	lsr.w	r3, r2, r3
 800192a:	4a09      	ldr	r2, [pc, #36]	; (8001950 <HAL_RCC_ClockConfig+0x1c4>)
 800192c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800192e:	4b09      	ldr	r3, [pc, #36]	; (8001954 <HAL_RCC_ClockConfig+0x1c8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff f9c4 	bl	8000cc0 <HAL_InitTick>

  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40023c00 	.word	0x40023c00
 8001948:	40023800 	.word	0x40023800
 800194c:	080055e4 	.word	0x080055e4
 8001950:	20000000 	.word	0x20000000
 8001954:	20000004 	.word	0x20000004

08001958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800195c:	b094      	sub	sp, #80	; 0x50
 800195e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	647b      	str	r3, [r7, #68]	; 0x44
 8001964:	2300      	movs	r3, #0
 8001966:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001968:	2300      	movs	r3, #0
 800196a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800196c:	2300      	movs	r3, #0
 800196e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001970:	4b79      	ldr	r3, [pc, #484]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x200>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f003 030c 	and.w	r3, r3, #12
 8001978:	2b08      	cmp	r3, #8
 800197a:	d00d      	beq.n	8001998 <HAL_RCC_GetSysClockFreq+0x40>
 800197c:	2b08      	cmp	r3, #8
 800197e:	f200 80e1 	bhi.w	8001b44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001982:	2b00      	cmp	r3, #0
 8001984:	d002      	beq.n	800198c <HAL_RCC_GetSysClockFreq+0x34>
 8001986:	2b04      	cmp	r3, #4
 8001988:	d003      	beq.n	8001992 <HAL_RCC_GetSysClockFreq+0x3a>
 800198a:	e0db      	b.n	8001b44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800198c:	4b73      	ldr	r3, [pc, #460]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x204>)
 800198e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001990:	e0db      	b.n	8001b4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001992:	4b73      	ldr	r3, [pc, #460]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x208>)
 8001994:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001996:	e0d8      	b.n	8001b4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001998:	4b6f      	ldr	r3, [pc, #444]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x200>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019a0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019a2:	4b6d      	ldr	r3, [pc, #436]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x200>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d063      	beq.n	8001a76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ae:	4b6a      	ldr	r3, [pc, #424]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x200>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	099b      	lsrs	r3, r3, #6
 80019b4:	2200      	movs	r2, #0
 80019b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80019b8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019c0:	633b      	str	r3, [r7, #48]	; 0x30
 80019c2:	2300      	movs	r3, #0
 80019c4:	637b      	str	r3, [r7, #52]	; 0x34
 80019c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80019ca:	4622      	mov	r2, r4
 80019cc:	462b      	mov	r3, r5
 80019ce:	f04f 0000 	mov.w	r0, #0
 80019d2:	f04f 0100 	mov.w	r1, #0
 80019d6:	0159      	lsls	r1, r3, #5
 80019d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019dc:	0150      	lsls	r0, r2, #5
 80019de:	4602      	mov	r2, r0
 80019e0:	460b      	mov	r3, r1
 80019e2:	4621      	mov	r1, r4
 80019e4:	1a51      	subs	r1, r2, r1
 80019e6:	6139      	str	r1, [r7, #16]
 80019e8:	4629      	mov	r1, r5
 80019ea:	eb63 0301 	sbc.w	r3, r3, r1
 80019ee:	617b      	str	r3, [r7, #20]
 80019f0:	f04f 0200 	mov.w	r2, #0
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019fc:	4659      	mov	r1, fp
 80019fe:	018b      	lsls	r3, r1, #6
 8001a00:	4651      	mov	r1, sl
 8001a02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a06:	4651      	mov	r1, sl
 8001a08:	018a      	lsls	r2, r1, #6
 8001a0a:	4651      	mov	r1, sl
 8001a0c:	ebb2 0801 	subs.w	r8, r2, r1
 8001a10:	4659      	mov	r1, fp
 8001a12:	eb63 0901 	sbc.w	r9, r3, r1
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a2a:	4690      	mov	r8, r2
 8001a2c:	4699      	mov	r9, r3
 8001a2e:	4623      	mov	r3, r4
 8001a30:	eb18 0303 	adds.w	r3, r8, r3
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	462b      	mov	r3, r5
 8001a38:	eb49 0303 	adc.w	r3, r9, r3
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a4a:	4629      	mov	r1, r5
 8001a4c:	024b      	lsls	r3, r1, #9
 8001a4e:	4621      	mov	r1, r4
 8001a50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a54:	4621      	mov	r1, r4
 8001a56:	024a      	lsls	r2, r1, #9
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a5e:	2200      	movs	r2, #0
 8001a60:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a68:	f7fe fc12 	bl	8000290 <__aeabi_uldivmod>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4613      	mov	r3, r2
 8001a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a74:	e058      	b.n	8001b28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a76:	4b38      	ldr	r3, [pc, #224]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	099b      	lsrs	r3, r3, #6
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	4611      	mov	r1, r2
 8001a82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a86:	623b      	str	r3, [r7, #32]
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a90:	4642      	mov	r2, r8
 8001a92:	464b      	mov	r3, r9
 8001a94:	f04f 0000 	mov.w	r0, #0
 8001a98:	f04f 0100 	mov.w	r1, #0
 8001a9c:	0159      	lsls	r1, r3, #5
 8001a9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aa2:	0150      	lsls	r0, r2, #5
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4641      	mov	r1, r8
 8001aaa:	ebb2 0a01 	subs.w	sl, r2, r1
 8001aae:	4649      	mov	r1, r9
 8001ab0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001ab4:	f04f 0200 	mov.w	r2, #0
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ac0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001ac4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ac8:	ebb2 040a 	subs.w	r4, r2, sl
 8001acc:	eb63 050b 	sbc.w	r5, r3, fp
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	f04f 0300 	mov.w	r3, #0
 8001ad8:	00eb      	lsls	r3, r5, #3
 8001ada:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ade:	00e2      	lsls	r2, r4, #3
 8001ae0:	4614      	mov	r4, r2
 8001ae2:	461d      	mov	r5, r3
 8001ae4:	4643      	mov	r3, r8
 8001ae6:	18e3      	adds	r3, r4, r3
 8001ae8:	603b      	str	r3, [r7, #0]
 8001aea:	464b      	mov	r3, r9
 8001aec:	eb45 0303 	adc.w	r3, r5, r3
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	f04f 0200 	mov.w	r2, #0
 8001af6:	f04f 0300 	mov.w	r3, #0
 8001afa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001afe:	4629      	mov	r1, r5
 8001b00:	028b      	lsls	r3, r1, #10
 8001b02:	4621      	mov	r1, r4
 8001b04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b08:	4621      	mov	r1, r4
 8001b0a:	028a      	lsls	r2, r1, #10
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	4619      	mov	r1, r3
 8001b10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b12:	2200      	movs	r2, #0
 8001b14:	61bb      	str	r3, [r7, #24]
 8001b16:	61fa      	str	r2, [r7, #28]
 8001b18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b1c:	f7fe fbb8 	bl	8000290 <__aeabi_uldivmod>
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4613      	mov	r3, r2
 8001b26:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	0c1b      	lsrs	r3, r3, #16
 8001b2e:	f003 0303 	and.w	r3, r3, #3
 8001b32:	3301      	adds	r3, #1
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001b38:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b40:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b42:	e002      	b.n	8001b4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b44:	4b05      	ldr	r3, [pc, #20]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x204>)
 8001b46:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3750      	adds	r7, #80	; 0x50
 8001b50:	46bd      	mov	sp, r7
 8001b52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	00f42400 	.word	0x00f42400
 8001b60:	007a1200 	.word	0x007a1200

08001b64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b68:	4b03      	ldr	r3, [pc, #12]	; (8001b78 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	20000000 	.word	0x20000000

08001b7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b80:	f7ff fff0 	bl	8001b64 <HAL_RCC_GetHCLKFreq>
 8001b84:	4602      	mov	r2, r0
 8001b86:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	0a9b      	lsrs	r3, r3, #10
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	4903      	ldr	r1, [pc, #12]	; (8001ba0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b92:	5ccb      	ldrb	r3, [r1, r3]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	080055f4 	.word	0x080055f4

08001ba4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ba8:	f7ff ffdc 	bl	8001b64 <HAL_RCC_GetHCLKFreq>
 8001bac:	4602      	mov	r2, r0
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	0b5b      	lsrs	r3, r3, #13
 8001bb4:	f003 0307 	and.w	r3, r3, #7
 8001bb8:	4903      	ldr	r1, [pc, #12]	; (8001bc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bba:	5ccb      	ldrb	r3, [r1, r3]
 8001bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	080055f4 	.word	0x080055f4

08001bcc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d101      	bne.n	8001bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e042      	b.n	8001c64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d106      	bne.n	8001bf8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7fe ff64 	bl	8000ac0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2224      	movs	r2, #36	; 0x24
 8001bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68da      	ldr	r2, [r3, #12]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 f973 	bl	8001efc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	691a      	ldr	r2, [r3, #16]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	695a      	ldr	r2, [r3, #20]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2220      	movs	r2, #32
 8001c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2220      	movs	r2, #32
 8001c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	; 0x28
 8001c70:	af02      	add	r7, sp, #8
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	2b20      	cmp	r3, #32
 8001c8a:	d175      	bne.n	8001d78 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <HAL_UART_Transmit+0x2c>
 8001c92:	88fb      	ldrh	r3, [r7, #6]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d101      	bne.n	8001c9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e06e      	b.n	8001d7a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2221      	movs	r2, #33	; 0x21
 8001ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001caa:	f7ff f84d 	bl	8000d48 <HAL_GetTick>
 8001cae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	88fa      	ldrh	r2, [r7, #6]
 8001cb4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	88fa      	ldrh	r2, [r7, #6]
 8001cba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cc4:	d108      	bne.n	8001cd8 <HAL_UART_Transmit+0x6c>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d104      	bne.n	8001cd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	61bb      	str	r3, [r7, #24]
 8001cd6:	e003      	b.n	8001ce0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ce0:	e02e      	b.n	8001d40 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	9300      	str	r3, [sp, #0]
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	2180      	movs	r1, #128	; 0x80
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f000 f848 	bl	8001d82 <UART_WaitOnFlagUntilTimeout>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2220      	movs	r2, #32
 8001cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e03a      	b.n	8001d7a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d10b      	bne.n	8001d22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	3302      	adds	r3, #2
 8001d1e:	61bb      	str	r3, [r7, #24]
 8001d20:	e007      	b.n	8001d32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d22:	69fb      	ldr	r3, [r7, #28]
 8001d24:	781a      	ldrb	r2, [r3, #0]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1cb      	bne.n	8001ce2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	2200      	movs	r2, #0
 8001d52:	2140      	movs	r1, #64	; 0x40
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f000 f814 	bl	8001d82 <UART_WaitOnFlagUntilTimeout>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d005      	beq.n	8001d6c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2220      	movs	r2, #32
 8001d64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e006      	b.n	8001d7a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001d74:	2300      	movs	r3, #0
 8001d76:	e000      	b.n	8001d7a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d78:	2302      	movs	r3, #2
  }
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3720      	adds	r7, #32
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b086      	sub	sp, #24
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	60b9      	str	r1, [r7, #8]
 8001d8c:	603b      	str	r3, [r7, #0]
 8001d8e:	4613      	mov	r3, r2
 8001d90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d92:	e03b      	b.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d94:	6a3b      	ldr	r3, [r7, #32]
 8001d96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d9a:	d037      	beq.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d9c:	f7fe ffd4 	bl	8000d48 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	6a3a      	ldr	r2, [r7, #32]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d302      	bcc.n	8001db2 <UART_WaitOnFlagUntilTimeout+0x30>
 8001dac:	6a3b      	ldr	r3, [r7, #32]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e03a      	b.n	8001e2c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d023      	beq.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x8a>
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	2b80      	cmp	r3, #128	; 0x80
 8001dc8:	d020      	beq.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x8a>
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2b40      	cmp	r3, #64	; 0x40
 8001dce:	d01d      	beq.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0308 	and.w	r3, r3, #8
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d116      	bne.n	8001e0c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 f81d 	bl	8001e34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e00f      	b.n	8001e2c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	4013      	ands	r3, r2
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	bf0c      	ite	eq
 8001e1c:	2301      	moveq	r3, #1
 8001e1e:	2300      	movne	r3, #0
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d0b4      	beq.n	8001d94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b095      	sub	sp, #84	; 0x54
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	330c      	adds	r3, #12
 8001e42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e46:	e853 3f00 	ldrex	r3, [r3]
 8001e4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001e52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	330c      	adds	r3, #12
 8001e5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e5c:	643a      	str	r2, [r7, #64]	; 0x40
 8001e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001e62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001e64:	e841 2300 	strex	r3, r2, [r1]
 8001e68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1e5      	bne.n	8001e3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	3314      	adds	r3, #20
 8001e76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e78:	6a3b      	ldr	r3, [r7, #32]
 8001e7a:	e853 3f00 	ldrex	r3, [r3]
 8001e7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f023 0301 	bic.w	r3, r3, #1
 8001e86:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	3314      	adds	r3, #20
 8001e8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001e92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e98:	e841 2300 	strex	r3, r2, [r1]
 8001e9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d1e5      	bne.n	8001e70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d119      	bne.n	8001ee0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	330c      	adds	r3, #12
 8001eb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	e853 3f00 	ldrex	r3, [r3]
 8001eba:	60bb      	str	r3, [r7, #8]
   return(result);
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	f023 0310 	bic.w	r3, r3, #16
 8001ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	330c      	adds	r3, #12
 8001eca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001ecc:	61ba      	str	r2, [r7, #24]
 8001ece:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ed0:	6979      	ldr	r1, [r7, #20]
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	e841 2300 	strex	r3, r2, [r1]
 8001ed8:	613b      	str	r3, [r7, #16]
   return(result);
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1e5      	bne.n	8001eac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001eee:	bf00      	nop
 8001ef0:	3754      	adds	r7, #84	; 0x54
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f00:	b0c0      	sub	sp, #256	; 0x100
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f18:	68d9      	ldr	r1, [r3, #12]
 8001f1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	ea40 0301 	orr.w	r3, r0, r1
 8001f24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f2a:	689a      	ldr	r2, [r3, #8]
 8001f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f38:	695b      	ldr	r3, [r3, #20]
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f40:	69db      	ldr	r3, [r3, #28]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001f54:	f021 010c 	bic.w	r1, r1, #12
 8001f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001f62:	430b      	orrs	r3, r1
 8001f64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f76:	6999      	ldr	r1, [r3, #24]
 8001f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	ea40 0301 	orr.w	r3, r0, r1
 8001f82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	4b8f      	ldr	r3, [pc, #572]	; (80021c8 <UART_SetConfig+0x2cc>)
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d005      	beq.n	8001f9c <UART_SetConfig+0xa0>
 8001f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	4b8d      	ldr	r3, [pc, #564]	; (80021cc <UART_SetConfig+0x2d0>)
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d104      	bne.n	8001fa6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f9c:	f7ff fe02 	bl	8001ba4 <HAL_RCC_GetPCLK2Freq>
 8001fa0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001fa4:	e003      	b.n	8001fae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001fa6:	f7ff fde9 	bl	8001b7c <HAL_RCC_GetPCLK1Freq>
 8001faa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fb8:	f040 810c 	bne.w	80021d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001fbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001fc6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001fca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001fce:	4622      	mov	r2, r4
 8001fd0:	462b      	mov	r3, r5
 8001fd2:	1891      	adds	r1, r2, r2
 8001fd4:	65b9      	str	r1, [r7, #88]	; 0x58
 8001fd6:	415b      	adcs	r3, r3
 8001fd8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001fde:	4621      	mov	r1, r4
 8001fe0:	eb12 0801 	adds.w	r8, r2, r1
 8001fe4:	4629      	mov	r1, r5
 8001fe6:	eb43 0901 	adc.w	r9, r3, r1
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ff6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ffa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ffe:	4690      	mov	r8, r2
 8002000:	4699      	mov	r9, r3
 8002002:	4623      	mov	r3, r4
 8002004:	eb18 0303 	adds.w	r3, r8, r3
 8002008:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800200c:	462b      	mov	r3, r5
 800200e:	eb49 0303 	adc.w	r3, r9, r3
 8002012:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002022:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002026:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800202a:	460b      	mov	r3, r1
 800202c:	18db      	adds	r3, r3, r3
 800202e:	653b      	str	r3, [r7, #80]	; 0x50
 8002030:	4613      	mov	r3, r2
 8002032:	eb42 0303 	adc.w	r3, r2, r3
 8002036:	657b      	str	r3, [r7, #84]	; 0x54
 8002038:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800203c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002040:	f7fe f926 	bl	8000290 <__aeabi_uldivmod>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4b61      	ldr	r3, [pc, #388]	; (80021d0 <UART_SetConfig+0x2d4>)
 800204a:	fba3 2302 	umull	r2, r3, r3, r2
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	011c      	lsls	r4, r3, #4
 8002052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002056:	2200      	movs	r2, #0
 8002058:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800205c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002060:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002064:	4642      	mov	r2, r8
 8002066:	464b      	mov	r3, r9
 8002068:	1891      	adds	r1, r2, r2
 800206a:	64b9      	str	r1, [r7, #72]	; 0x48
 800206c:	415b      	adcs	r3, r3
 800206e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002070:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002074:	4641      	mov	r1, r8
 8002076:	eb12 0a01 	adds.w	sl, r2, r1
 800207a:	4649      	mov	r1, r9
 800207c:	eb43 0b01 	adc.w	fp, r3, r1
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	f04f 0300 	mov.w	r3, #0
 8002088:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800208c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002090:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002094:	4692      	mov	sl, r2
 8002096:	469b      	mov	fp, r3
 8002098:	4643      	mov	r3, r8
 800209a:	eb1a 0303 	adds.w	r3, sl, r3
 800209e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80020a2:	464b      	mov	r3, r9
 80020a4:	eb4b 0303 	adc.w	r3, fp, r3
 80020a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	2200      	movs	r2, #0
 80020b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80020b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80020bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80020c0:	460b      	mov	r3, r1
 80020c2:	18db      	adds	r3, r3, r3
 80020c4:	643b      	str	r3, [r7, #64]	; 0x40
 80020c6:	4613      	mov	r3, r2
 80020c8:	eb42 0303 	adc.w	r3, r2, r3
 80020cc:	647b      	str	r3, [r7, #68]	; 0x44
 80020ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80020d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80020d6:	f7fe f8db 	bl	8000290 <__aeabi_uldivmod>
 80020da:	4602      	mov	r2, r0
 80020dc:	460b      	mov	r3, r1
 80020de:	4611      	mov	r1, r2
 80020e0:	4b3b      	ldr	r3, [pc, #236]	; (80021d0 <UART_SetConfig+0x2d4>)
 80020e2:	fba3 2301 	umull	r2, r3, r3, r1
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2264      	movs	r2, #100	; 0x64
 80020ea:	fb02 f303 	mul.w	r3, r2, r3
 80020ee:	1acb      	subs	r3, r1, r3
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80020f6:	4b36      	ldr	r3, [pc, #216]	; (80021d0 <UART_SetConfig+0x2d4>)
 80020f8:	fba3 2302 	umull	r2, r3, r3, r2
 80020fc:	095b      	lsrs	r3, r3, #5
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002104:	441c      	add	r4, r3
 8002106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800210a:	2200      	movs	r2, #0
 800210c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002110:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002114:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002118:	4642      	mov	r2, r8
 800211a:	464b      	mov	r3, r9
 800211c:	1891      	adds	r1, r2, r2
 800211e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002120:	415b      	adcs	r3, r3
 8002122:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002124:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002128:	4641      	mov	r1, r8
 800212a:	1851      	adds	r1, r2, r1
 800212c:	6339      	str	r1, [r7, #48]	; 0x30
 800212e:	4649      	mov	r1, r9
 8002130:	414b      	adcs	r3, r1
 8002132:	637b      	str	r3, [r7, #52]	; 0x34
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	f04f 0300 	mov.w	r3, #0
 800213c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002140:	4659      	mov	r1, fp
 8002142:	00cb      	lsls	r3, r1, #3
 8002144:	4651      	mov	r1, sl
 8002146:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800214a:	4651      	mov	r1, sl
 800214c:	00ca      	lsls	r2, r1, #3
 800214e:	4610      	mov	r0, r2
 8002150:	4619      	mov	r1, r3
 8002152:	4603      	mov	r3, r0
 8002154:	4642      	mov	r2, r8
 8002156:	189b      	adds	r3, r3, r2
 8002158:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800215c:	464b      	mov	r3, r9
 800215e:	460a      	mov	r2, r1
 8002160:	eb42 0303 	adc.w	r3, r2, r3
 8002164:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002174:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002178:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800217c:	460b      	mov	r3, r1
 800217e:	18db      	adds	r3, r3, r3
 8002180:	62bb      	str	r3, [r7, #40]	; 0x28
 8002182:	4613      	mov	r3, r2
 8002184:	eb42 0303 	adc.w	r3, r2, r3
 8002188:	62fb      	str	r3, [r7, #44]	; 0x2c
 800218a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800218e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002192:	f7fe f87d 	bl	8000290 <__aeabi_uldivmod>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4b0d      	ldr	r3, [pc, #52]	; (80021d0 <UART_SetConfig+0x2d4>)
 800219c:	fba3 1302 	umull	r1, r3, r3, r2
 80021a0:	095b      	lsrs	r3, r3, #5
 80021a2:	2164      	movs	r1, #100	; 0x64
 80021a4:	fb01 f303 	mul.w	r3, r1, r3
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	3332      	adds	r3, #50	; 0x32
 80021ae:	4a08      	ldr	r2, [pc, #32]	; (80021d0 <UART_SetConfig+0x2d4>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	095b      	lsrs	r3, r3, #5
 80021b6:	f003 0207 	and.w	r2, r3, #7
 80021ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4422      	add	r2, r4
 80021c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80021c4:	e106      	b.n	80023d4 <UART_SetConfig+0x4d8>
 80021c6:	bf00      	nop
 80021c8:	40011000 	.word	0x40011000
 80021cc:	40011400 	.word	0x40011400
 80021d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80021d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021d8:	2200      	movs	r2, #0
 80021da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80021de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80021e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80021e6:	4642      	mov	r2, r8
 80021e8:	464b      	mov	r3, r9
 80021ea:	1891      	adds	r1, r2, r2
 80021ec:	6239      	str	r1, [r7, #32]
 80021ee:	415b      	adcs	r3, r3
 80021f0:	627b      	str	r3, [r7, #36]	; 0x24
 80021f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021f6:	4641      	mov	r1, r8
 80021f8:	1854      	adds	r4, r2, r1
 80021fa:	4649      	mov	r1, r9
 80021fc:	eb43 0501 	adc.w	r5, r3, r1
 8002200:	f04f 0200 	mov.w	r2, #0
 8002204:	f04f 0300 	mov.w	r3, #0
 8002208:	00eb      	lsls	r3, r5, #3
 800220a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800220e:	00e2      	lsls	r2, r4, #3
 8002210:	4614      	mov	r4, r2
 8002212:	461d      	mov	r5, r3
 8002214:	4643      	mov	r3, r8
 8002216:	18e3      	adds	r3, r4, r3
 8002218:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800221c:	464b      	mov	r3, r9
 800221e:	eb45 0303 	adc.w	r3, r5, r3
 8002222:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002232:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	f04f 0300 	mov.w	r3, #0
 800223e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002242:	4629      	mov	r1, r5
 8002244:	008b      	lsls	r3, r1, #2
 8002246:	4621      	mov	r1, r4
 8002248:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800224c:	4621      	mov	r1, r4
 800224e:	008a      	lsls	r2, r1, #2
 8002250:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002254:	f7fe f81c 	bl	8000290 <__aeabi_uldivmod>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4b60      	ldr	r3, [pc, #384]	; (80023e0 <UART_SetConfig+0x4e4>)
 800225e:	fba3 2302 	umull	r2, r3, r3, r2
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	011c      	lsls	r4, r3, #4
 8002266:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800226a:	2200      	movs	r2, #0
 800226c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002270:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002274:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002278:	4642      	mov	r2, r8
 800227a:	464b      	mov	r3, r9
 800227c:	1891      	adds	r1, r2, r2
 800227e:	61b9      	str	r1, [r7, #24]
 8002280:	415b      	adcs	r3, r3
 8002282:	61fb      	str	r3, [r7, #28]
 8002284:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002288:	4641      	mov	r1, r8
 800228a:	1851      	adds	r1, r2, r1
 800228c:	6139      	str	r1, [r7, #16]
 800228e:	4649      	mov	r1, r9
 8002290:	414b      	adcs	r3, r1
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022a0:	4659      	mov	r1, fp
 80022a2:	00cb      	lsls	r3, r1, #3
 80022a4:	4651      	mov	r1, sl
 80022a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80022aa:	4651      	mov	r1, sl
 80022ac:	00ca      	lsls	r2, r1, #3
 80022ae:	4610      	mov	r0, r2
 80022b0:	4619      	mov	r1, r3
 80022b2:	4603      	mov	r3, r0
 80022b4:	4642      	mov	r2, r8
 80022b6:	189b      	adds	r3, r3, r2
 80022b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80022bc:	464b      	mov	r3, r9
 80022be:	460a      	mov	r2, r1
 80022c0:	eb42 0303 	adc.w	r3, r2, r3
 80022c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80022c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80022d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80022d4:	f04f 0200 	mov.w	r2, #0
 80022d8:	f04f 0300 	mov.w	r3, #0
 80022dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80022e0:	4649      	mov	r1, r9
 80022e2:	008b      	lsls	r3, r1, #2
 80022e4:	4641      	mov	r1, r8
 80022e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022ea:	4641      	mov	r1, r8
 80022ec:	008a      	lsls	r2, r1, #2
 80022ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80022f2:	f7fd ffcd 	bl	8000290 <__aeabi_uldivmod>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	4611      	mov	r1, r2
 80022fc:	4b38      	ldr	r3, [pc, #224]	; (80023e0 <UART_SetConfig+0x4e4>)
 80022fe:	fba3 2301 	umull	r2, r3, r3, r1
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	2264      	movs	r2, #100	; 0x64
 8002306:	fb02 f303 	mul.w	r3, r2, r3
 800230a:	1acb      	subs	r3, r1, r3
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	3332      	adds	r3, #50	; 0x32
 8002310:	4a33      	ldr	r2, [pc, #204]	; (80023e0 <UART_SetConfig+0x4e4>)
 8002312:	fba2 2303 	umull	r2, r3, r2, r3
 8002316:	095b      	lsrs	r3, r3, #5
 8002318:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800231c:	441c      	add	r4, r3
 800231e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002322:	2200      	movs	r2, #0
 8002324:	673b      	str	r3, [r7, #112]	; 0x70
 8002326:	677a      	str	r2, [r7, #116]	; 0x74
 8002328:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800232c:	4642      	mov	r2, r8
 800232e:	464b      	mov	r3, r9
 8002330:	1891      	adds	r1, r2, r2
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	415b      	adcs	r3, r3
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800233c:	4641      	mov	r1, r8
 800233e:	1851      	adds	r1, r2, r1
 8002340:	6039      	str	r1, [r7, #0]
 8002342:	4649      	mov	r1, r9
 8002344:	414b      	adcs	r3, r1
 8002346:	607b      	str	r3, [r7, #4]
 8002348:	f04f 0200 	mov.w	r2, #0
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002354:	4659      	mov	r1, fp
 8002356:	00cb      	lsls	r3, r1, #3
 8002358:	4651      	mov	r1, sl
 800235a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800235e:	4651      	mov	r1, sl
 8002360:	00ca      	lsls	r2, r1, #3
 8002362:	4610      	mov	r0, r2
 8002364:	4619      	mov	r1, r3
 8002366:	4603      	mov	r3, r0
 8002368:	4642      	mov	r2, r8
 800236a:	189b      	adds	r3, r3, r2
 800236c:	66bb      	str	r3, [r7, #104]	; 0x68
 800236e:	464b      	mov	r3, r9
 8002370:	460a      	mov	r2, r1
 8002372:	eb42 0303 	adc.w	r3, r2, r3
 8002376:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	663b      	str	r3, [r7, #96]	; 0x60
 8002382:	667a      	str	r2, [r7, #100]	; 0x64
 8002384:	f04f 0200 	mov.w	r2, #0
 8002388:	f04f 0300 	mov.w	r3, #0
 800238c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002390:	4649      	mov	r1, r9
 8002392:	008b      	lsls	r3, r1, #2
 8002394:	4641      	mov	r1, r8
 8002396:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800239a:	4641      	mov	r1, r8
 800239c:	008a      	lsls	r2, r1, #2
 800239e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80023a2:	f7fd ff75 	bl	8000290 <__aeabi_uldivmod>
 80023a6:	4602      	mov	r2, r0
 80023a8:	460b      	mov	r3, r1
 80023aa:	4b0d      	ldr	r3, [pc, #52]	; (80023e0 <UART_SetConfig+0x4e4>)
 80023ac:	fba3 1302 	umull	r1, r3, r3, r2
 80023b0:	095b      	lsrs	r3, r3, #5
 80023b2:	2164      	movs	r1, #100	; 0x64
 80023b4:	fb01 f303 	mul.w	r3, r1, r3
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	3332      	adds	r3, #50	; 0x32
 80023be:	4a08      	ldr	r2, [pc, #32]	; (80023e0 <UART_SetConfig+0x4e4>)
 80023c0:	fba2 2303 	umull	r2, r3, r2, r3
 80023c4:	095b      	lsrs	r3, r3, #5
 80023c6:	f003 020f 	and.w	r2, r3, #15
 80023ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4422      	add	r2, r4
 80023d2:	609a      	str	r2, [r3, #8]
}
 80023d4:	bf00      	nop
 80023d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80023da:	46bd      	mov	sp, r7
 80023dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023e0:	51eb851f 	.word	0x51eb851f

080023e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80023ee:	2300      	movs	r3, #0
 80023f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80023f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023f6:	2b84      	cmp	r3, #132	; 0x84
 80023f8:	d005      	beq.n	8002406 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80023fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4413      	add	r3, r2
 8002402:	3303      	adds	r3, #3
 8002404:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002406:	68fb      	ldr	r3, [r7, #12]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800241a:	f3ef 8305 	mrs	r3, IPSR
 800241e:	607b      	str	r3, [r7, #4]
  return(result);
 8002420:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002422:	2b00      	cmp	r3, #0
 8002424:	bf14      	ite	ne
 8002426:	2301      	movne	r3, #1
 8002428:	2300      	moveq	r3, #0
 800242a:	b2db      	uxtb	r3, r3
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800243c:	f001 f942 	bl	80036c4 <vTaskStartScheduler>
  
  return osOK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	bd80      	pop	{r7, pc}

08002446 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002446:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002448:	b089      	sub	sp, #36	; 0x24
 800244a:	af04      	add	r7, sp, #16
 800244c:	6078      	str	r0, [r7, #4]
 800244e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d020      	beq.n	800249a <osThreadCreate+0x54>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d01c      	beq.n	800249a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685c      	ldr	r4, [r3, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	691e      	ldr	r6, [r3, #16]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff ffb6 	bl	80023e4 <makeFreeRtosPriority>
 8002478:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002482:	9202      	str	r2, [sp, #8]
 8002484:	9301      	str	r3, [sp, #4]
 8002486:	9100      	str	r1, [sp, #0]
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	4632      	mov	r2, r6
 800248c:	4629      	mov	r1, r5
 800248e:	4620      	mov	r0, r4
 8002490:	f000 ff50 	bl	8003334 <xTaskCreateStatic>
 8002494:	4603      	mov	r3, r0
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	e01c      	b.n	80024d4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685c      	ldr	r4, [r3, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024a6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff ff98 	bl	80023e4 <makeFreeRtosPriority>
 80024b4:	4602      	mov	r2, r0
 80024b6:	f107 030c 	add.w	r3, r7, #12
 80024ba:	9301      	str	r3, [sp, #4]
 80024bc:	9200      	str	r2, [sp, #0]
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	4632      	mov	r2, r6
 80024c2:	4629      	mov	r1, r5
 80024c4:	4620      	mov	r0, r4
 80024c6:	f000 ff92 	bl	80033ee <xTaskCreate>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d001      	beq.n	80024d4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	e000      	b.n	80024d6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80024d4:	68fb      	ldr	r3, [r7, #12]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3714      	adds	r7, #20
 80024da:	46bd      	mov	sp, r7
 80024dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024de <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80024de:	b580      	push	{r7, lr}
 80024e0:	b084      	sub	sp, #16
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <osDelay+0x16>
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	e000      	b.n	80024f6 <osDelay+0x18>
 80024f4:	2301      	movs	r3, #1
 80024f6:	4618      	mov	r0, r3
 80024f8:	f001 f8b0 	bl	800365c <vTaskDelay>
  
  return osOK;
 80024fc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b082      	sub	sp, #8
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d007      	beq.n	8002526 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	4619      	mov	r1, r3
 800251c:	2001      	movs	r0, #1
 800251e:	f000 faae 	bl	8002a7e <xQueueCreateMutexStatic>
 8002522:	4603      	mov	r3, r0
 8002524:	e003      	b.n	800252e <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8002526:	2001      	movs	r0, #1
 8002528:	f000 fa91 	bl	8002a4e <xQueueCreateMutex>
 800252c:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800252e:	4618      	mov	r0, r3
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
	...

08002538 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8002542:	2300      	movs	r3, #0
 8002544:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d101      	bne.n	8002550 <osMutexWait+0x18>
    return osErrorParameter;
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	e03a      	b.n	80025c6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8002550:	2300      	movs	r3, #0
 8002552:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800255a:	d103      	bne.n	8002564 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800255c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	e009      	b.n	8002578 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d006      	beq.n	8002578 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <osMutexWait+0x40>
      ticks = 1;
 8002574:	2301      	movs	r3, #1
 8002576:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8002578:	f7ff ff4c 	bl	8002414 <inHandlerMode>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d017      	beq.n	80025b2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8002582:	f107 0308 	add.w	r3, r7, #8
 8002586:	461a      	mov	r2, r3
 8002588:	2100      	movs	r1, #0
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fd2a 	bl	8002fe4 <xQueueReceiveFromISR>
 8002590:	4603      	mov	r3, r0
 8002592:	2b01      	cmp	r3, #1
 8002594:	d001      	beq.n	800259a <osMutexWait+0x62>
      return osErrorOS;
 8002596:	23ff      	movs	r3, #255	; 0xff
 8002598:	e015      	b.n	80025c6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d011      	beq.n	80025c4 <osMutexWait+0x8c>
 80025a0:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <osMutexWait+0x98>)
 80025a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	f3bf 8f4f 	dsb	sy
 80025ac:	f3bf 8f6f 	isb	sy
 80025b0:	e008      	b.n	80025c4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80025b2:	68f9      	ldr	r1, [r7, #12]
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fc09 	bl	8002dcc <xQueueSemaphoreTake>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d001      	beq.n	80025c4 <osMutexWait+0x8c>
    return osErrorOS;
 80025c0:	23ff      	movs	r3, #255	; 0xff
 80025c2:	e000      	b.n	80025c6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	e000ed04 	.word	0xe000ed04

080025d4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80025dc:	2300      	movs	r3, #0
 80025de:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80025e4:	f7ff ff16 	bl	8002414 <inHandlerMode>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d016      	beq.n	800261c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80025ee:	f107 0308 	add.w	r3, r7, #8
 80025f2:	4619      	mov	r1, r3
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 fb5b 	bl	8002cb0 <xQueueGiveFromISR>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d001      	beq.n	8002604 <osMutexRelease+0x30>
      return osErrorOS;
 8002600:	23ff      	movs	r3, #255	; 0xff
 8002602:	e017      	b.n	8002634 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d013      	beq.n	8002632 <osMutexRelease+0x5e>
 800260a:	4b0c      	ldr	r3, [pc, #48]	; (800263c <osMutexRelease+0x68>)
 800260c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	f3bf 8f4f 	dsb	sy
 8002616:	f3bf 8f6f 	isb	sy
 800261a:	e00a      	b.n	8002632 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800261c:	2300      	movs	r3, #0
 800261e:	2200      	movs	r2, #0
 8002620:	2100      	movs	r1, #0
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fa46 	bl	8002ab4 <xQueueGenericSend>
 8002628:	4603      	mov	r3, r0
 800262a:	2b01      	cmp	r3, #1
 800262c:	d001      	beq.n	8002632 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800262e:	23ff      	movs	r3, #255	; 0xff
 8002630:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8002632:	68fb      	ldr	r3, [r7, #12]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	e000ed04 	.word	0xe000ed04

08002640 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f103 0208 	add.w	r2, r3, #8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002658:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f103 0208 	add.w	r2, r3, #8
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f103 0208 	add.w	r2, r3, #8
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800269a:	b480      	push	{r7}
 800269c:	b085      	sub	sp, #20
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	683a      	ldr	r2, [r7, #0]
 80026be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	683a      	ldr	r2, [r7, #0]
 80026c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	601a      	str	r2, [r3, #0]
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026e2:	b480      	push	{r7}
 80026e4:	b085      	sub	sp, #20
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
 80026ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026f8:	d103      	bne.n	8002702 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	60fb      	str	r3, [r7, #12]
 8002700:	e00c      	b.n	800271c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3308      	adds	r3, #8
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	e002      	b.n	8002710 <vListInsert+0x2e>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	429a      	cmp	r2, r3
 800271a:	d2f6      	bcs.n	800270a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	601a      	str	r2, [r3, #0]
}
 8002748:	bf00      	nop
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	691b      	ldr	r3, [r3, #16]
 8002760:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6892      	ldr	r2, [r2, #8]
 800276a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6852      	ldr	r2, [r2, #4]
 8002774:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	429a      	cmp	r2, r3
 800277e:	d103      	bne.n	8002788 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689a      	ldr	r2, [r3, #8]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	1e5a      	subs	r2, r3, #1
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10a      	bne.n	80027d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80027bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027c0:	f383 8811 	msr	BASEPRI, r3
 80027c4:	f3bf 8f6f 	isb	sy
 80027c8:	f3bf 8f4f 	dsb	sy
 80027cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80027ce:	bf00      	nop
 80027d0:	e7fe      	b.n	80027d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80027d2:	f001 fec7 	bl	8004564 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027de:	68f9      	ldr	r1, [r7, #12]
 80027e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80027e2:	fb01 f303 	mul.w	r3, r1, r3
 80027e6:	441a      	add	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002802:	3b01      	subs	r3, #1
 8002804:	68f9      	ldr	r1, [r7, #12]
 8002806:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002808:	fb01 f303 	mul.w	r3, r1, r3
 800280c:	441a      	add	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	22ff      	movs	r2, #255	; 0xff
 8002816:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	22ff      	movs	r2, #255	; 0xff
 800281e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d114      	bne.n	8002852 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	691b      	ldr	r3, [r3, #16]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d01a      	beq.n	8002866 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	3310      	adds	r3, #16
 8002834:	4618      	mov	r0, r3
 8002836:	f001 f987 	bl	8003b48 <xTaskRemoveFromEventList>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d012      	beq.n	8002866 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002840:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <xQueueGenericReset+0xcc>)
 8002842:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	f3bf 8f4f 	dsb	sy
 800284c:	f3bf 8f6f 	isb	sy
 8002850:	e009      	b.n	8002866 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3310      	adds	r3, #16
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff fef2 	bl	8002640 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	3324      	adds	r3, #36	; 0x24
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff feed 	bl	8002640 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002866:	f001 fead 	bl	80045c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800286a:	2301      	movs	r3, #1
}
 800286c:	4618      	mov	r0, r3
 800286e:	3710      	adds	r7, #16
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	e000ed04 	.word	0xe000ed04

08002878 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08e      	sub	sp, #56	; 0x38
 800287c:	af02      	add	r7, sp, #8
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d10a      	bne.n	80028a2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800288c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002890:	f383 8811 	msr	BASEPRI, r3
 8002894:	f3bf 8f6f 	isb	sy
 8002898:	f3bf 8f4f 	dsb	sy
 800289c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800289e:	bf00      	nop
 80028a0:	e7fe      	b.n	80028a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10a      	bne.n	80028be <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80028a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ac:	f383 8811 	msr	BASEPRI, r3
 80028b0:	f3bf 8f6f 	isb	sy
 80028b4:	f3bf 8f4f 	dsb	sy
 80028b8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80028ba:	bf00      	nop
 80028bc:	e7fe      	b.n	80028bc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d002      	beq.n	80028ca <xQueueGenericCreateStatic+0x52>
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <xQueueGenericCreateStatic+0x56>
 80028ca:	2301      	movs	r3, #1
 80028cc:	e000      	b.n	80028d0 <xQueueGenericCreateStatic+0x58>
 80028ce:	2300      	movs	r3, #0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d10a      	bne.n	80028ea <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80028d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d8:	f383 8811 	msr	BASEPRI, r3
 80028dc:	f3bf 8f6f 	isb	sy
 80028e0:	f3bf 8f4f 	dsb	sy
 80028e4:	623b      	str	r3, [r7, #32]
}
 80028e6:	bf00      	nop
 80028e8:	e7fe      	b.n	80028e8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d102      	bne.n	80028f6 <xQueueGenericCreateStatic+0x7e>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <xQueueGenericCreateStatic+0x82>
 80028f6:	2301      	movs	r3, #1
 80028f8:	e000      	b.n	80028fc <xQueueGenericCreateStatic+0x84>
 80028fa:	2300      	movs	r3, #0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d10a      	bne.n	8002916 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002904:	f383 8811 	msr	BASEPRI, r3
 8002908:	f3bf 8f6f 	isb	sy
 800290c:	f3bf 8f4f 	dsb	sy
 8002910:	61fb      	str	r3, [r7, #28]
}
 8002912:	bf00      	nop
 8002914:	e7fe      	b.n	8002914 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002916:	2348      	movs	r3, #72	; 0x48
 8002918:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	2b48      	cmp	r3, #72	; 0x48
 800291e:	d00a      	beq.n	8002936 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002924:	f383 8811 	msr	BASEPRI, r3
 8002928:	f3bf 8f6f 	isb	sy
 800292c:	f3bf 8f4f 	dsb	sy
 8002930:	61bb      	str	r3, [r7, #24]
}
 8002932:	bf00      	nop
 8002934:	e7fe      	b.n	8002934 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002936:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800293c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00d      	beq.n	800295e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002944:	2201      	movs	r2, #1
 8002946:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800294a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800294e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	4613      	mov	r3, r2
 8002954:	687a      	ldr	r2, [r7, #4]
 8002956:	68b9      	ldr	r1, [r7, #8]
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 f83f 	bl	80029dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800295e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002960:	4618      	mov	r0, r3
 8002962:	3730      	adds	r7, #48	; 0x30
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	; 0x28
 800296c:	af02      	add	r7, sp, #8
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	4613      	mov	r3, r2
 8002974:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d10a      	bne.n	8002992 <xQueueGenericCreate+0x2a>
	__asm volatile
 800297c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002980:	f383 8811 	msr	BASEPRI, r3
 8002984:	f3bf 8f6f 	isb	sy
 8002988:	f3bf 8f4f 	dsb	sy
 800298c:	613b      	str	r3, [r7, #16]
}
 800298e:	bf00      	nop
 8002990:	e7fe      	b.n	8002990 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	68ba      	ldr	r2, [r7, #8]
 8002996:	fb02 f303 	mul.w	r3, r2, r3
 800299a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	3348      	adds	r3, #72	; 0x48
 80029a0:	4618      	mov	r0, r3
 80029a2:	f001 ff01 	bl	80047a8 <pvPortMalloc>
 80029a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d011      	beq.n	80029d2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	3348      	adds	r3, #72	; 0x48
 80029b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029c0:	79fa      	ldrb	r2, [r7, #7]
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	4613      	mov	r3, r2
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	68b9      	ldr	r1, [r7, #8]
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f000 f805 	bl	80029dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029d2:	69bb      	ldr	r3, [r7, #24]
	}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3720      	adds	r7, #32
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	60b9      	str	r1, [r7, #8]
 80029e6:	607a      	str	r2, [r7, #4]
 80029e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d103      	bne.n	80029f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	e002      	b.n	80029fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	69b8      	ldr	r0, [r7, #24]
 8002a0e:	f7ff fecb 	bl	80027a8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a12:	bf00      	nop
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00e      	beq.n	8002a46 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	2100      	movs	r1, #0
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f837 	bl	8002ab4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b086      	sub	sp, #24
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	4603      	mov	r3, r0
 8002a56:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	461a      	mov	r2, r3
 8002a64:	6939      	ldr	r1, [r7, #16]
 8002a66:	6978      	ldr	r0, [r7, #20]
 8002a68:	f7ff ff7e 	bl	8002968 <xQueueGenericCreate>
 8002a6c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff ffd3 	bl	8002a1a <prvInitialiseMutex>

		return xNewQueue;
 8002a74:	68fb      	ldr	r3, [r7, #12]
	}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b088      	sub	sp, #32
 8002a82:	af02      	add	r7, sp, #8
 8002a84:	4603      	mov	r3, r0
 8002a86:	6039      	str	r1, [r7, #0]
 8002a88:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8002a92:	79fb      	ldrb	r3, [r7, #7]
 8002a94:	9300      	str	r3, [sp, #0]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	6939      	ldr	r1, [r7, #16]
 8002a9c:	6978      	ldr	r0, [r7, #20]
 8002a9e:	f7ff feeb 	bl	8002878 <xQueueGenericCreateStatic>
 8002aa2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7ff ffb8 	bl	8002a1a <prvInitialiseMutex>

		return xNewQueue;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
	}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08e      	sub	sp, #56	; 0x38
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d10a      	bne.n	8002ae6 <xQueueGenericSend+0x32>
	__asm volatile
 8002ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ad4:	f383 8811 	msr	BASEPRI, r3
 8002ad8:	f3bf 8f6f 	isb	sy
 8002adc:	f3bf 8f4f 	dsb	sy
 8002ae0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002ae2:	bf00      	nop
 8002ae4:	e7fe      	b.n	8002ae4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d103      	bne.n	8002af4 <xQueueGenericSend+0x40>
 8002aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <xQueueGenericSend+0x44>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <xQueueGenericSend+0x46>
 8002af8:	2300      	movs	r3, #0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10a      	bne.n	8002b14 <xQueueGenericSend+0x60>
	__asm volatile
 8002afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b02:	f383 8811 	msr	BASEPRI, r3
 8002b06:	f3bf 8f6f 	isb	sy
 8002b0a:	f3bf 8f4f 	dsb	sy
 8002b0e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002b10:	bf00      	nop
 8002b12:	e7fe      	b.n	8002b12 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d103      	bne.n	8002b22 <xQueueGenericSend+0x6e>
 8002b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d101      	bne.n	8002b26 <xQueueGenericSend+0x72>
 8002b22:	2301      	movs	r3, #1
 8002b24:	e000      	b.n	8002b28 <xQueueGenericSend+0x74>
 8002b26:	2300      	movs	r3, #0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10a      	bne.n	8002b42 <xQueueGenericSend+0x8e>
	__asm volatile
 8002b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b30:	f383 8811 	msr	BASEPRI, r3
 8002b34:	f3bf 8f6f 	isb	sy
 8002b38:	f3bf 8f4f 	dsb	sy
 8002b3c:	623b      	str	r3, [r7, #32]
}
 8002b3e:	bf00      	nop
 8002b40:	e7fe      	b.n	8002b40 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b42:	f001 f9bd 	bl	8003ec0 <xTaskGetSchedulerState>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d102      	bne.n	8002b52 <xQueueGenericSend+0x9e>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <xQueueGenericSend+0xa2>
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <xQueueGenericSend+0xa4>
 8002b56:	2300      	movs	r3, #0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10a      	bne.n	8002b72 <xQueueGenericSend+0xbe>
	__asm volatile
 8002b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b60:	f383 8811 	msr	BASEPRI, r3
 8002b64:	f3bf 8f6f 	isb	sy
 8002b68:	f3bf 8f4f 	dsb	sy
 8002b6c:	61fb      	str	r3, [r7, #28]
}
 8002b6e:	bf00      	nop
 8002b70:	e7fe      	b.n	8002b70 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b72:	f001 fcf7 	bl	8004564 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d302      	bcc.n	8002b88 <xQueueGenericSend+0xd4>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d129      	bne.n	8002bdc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	68b9      	ldr	r1, [r7, #8]
 8002b8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b8e:	f000 fac1 	bl	8003114 <prvCopyDataToQueue>
 8002b92:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d010      	beq.n	8002bbe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b9e:	3324      	adds	r3, #36	; 0x24
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 ffd1 	bl	8003b48 <xTaskRemoveFromEventList>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d013      	beq.n	8002bd4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002bac:	4b3f      	ldr	r3, [pc, #252]	; (8002cac <xQueueGenericSend+0x1f8>)
 8002bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	f3bf 8f4f 	dsb	sy
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	e00a      	b.n	8002bd4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002bc4:	4b39      	ldr	r3, [pc, #228]	; (8002cac <xQueueGenericSend+0x1f8>)
 8002bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bca:	601a      	str	r2, [r3, #0]
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002bd4:	f001 fcf6 	bl	80045c4 <vPortExitCritical>
				return pdPASS;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e063      	b.n	8002ca4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d103      	bne.n	8002bea <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002be2:	f001 fcef 	bl	80045c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e05c      	b.n	8002ca4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002bea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d106      	bne.n	8002bfe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f001 f809 	bl	8003c0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002bfe:	f001 fce1 	bl	80045c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c02:	f000 fdbf 	bl	8003784 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c06:	f001 fcad 	bl	8004564 <vPortEnterCritical>
 8002c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c10:	b25b      	sxtb	r3, r3
 8002c12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c16:	d103      	bne.n	8002c20 <xQueueGenericSend+0x16c>
 8002c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c26:	b25b      	sxtb	r3, r3
 8002c28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c2c:	d103      	bne.n	8002c36 <xQueueGenericSend+0x182>
 8002c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c36:	f001 fcc5 	bl	80045c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c3a:	1d3a      	adds	r2, r7, #4
 8002c3c:	f107 0314 	add.w	r3, r7, #20
 8002c40:	4611      	mov	r1, r2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 fff8 	bl	8003c38 <xTaskCheckForTimeOut>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d124      	bne.n	8002c98 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c50:	f000 fb58 	bl	8003304 <prvIsQueueFull>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d018      	beq.n	8002c8c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5c:	3310      	adds	r3, #16
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	4611      	mov	r1, r2
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 ff4c 	bl	8003b00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002c68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c6a:	f000 fae3 	bl	8003234 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c6e:	f000 fd97 	bl	80037a0 <xTaskResumeAll>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f47f af7c 	bne.w	8002b72 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002c7a:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <xQueueGenericSend+0x1f8>)
 8002c7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c80:	601a      	str	r2, [r3, #0]
 8002c82:	f3bf 8f4f 	dsb	sy
 8002c86:	f3bf 8f6f 	isb	sy
 8002c8a:	e772      	b.n	8002b72 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c8e:	f000 fad1 	bl	8003234 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c92:	f000 fd85 	bl	80037a0 <xTaskResumeAll>
 8002c96:	e76c      	b.n	8002b72 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c9a:	f000 facb 	bl	8003234 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c9e:	f000 fd7f 	bl	80037a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002ca2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3738      	adds	r7, #56	; 0x38
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	e000ed04 	.word	0xe000ed04

08002cb0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08e      	sub	sp, #56	; 0x38
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d10a      	bne.n	8002cda <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc8:	f383 8811 	msr	BASEPRI, r3
 8002ccc:	f3bf 8f6f 	isb	sy
 8002cd0:	f3bf 8f4f 	dsb	sy
 8002cd4:	623b      	str	r3, [r7, #32]
}
 8002cd6:	bf00      	nop
 8002cd8:	e7fe      	b.n	8002cd8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <xQueueGiveFromISR+0x48>
	__asm volatile
 8002ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce6:	f383 8811 	msr	BASEPRI, r3
 8002cea:	f3bf 8f6f 	isb	sy
 8002cee:	f3bf 8f4f 	dsb	sy
 8002cf2:	61fb      	str	r3, [r7, #28]
}
 8002cf4:	bf00      	nop
 8002cf6:	e7fe      	b.n	8002cf6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d103      	bne.n	8002d08 <xQueueGiveFromISR+0x58>
 8002d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <xQueueGiveFromISR+0x5c>
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e000      	b.n	8002d0e <xQueueGiveFromISR+0x5e>
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d10a      	bne.n	8002d28 <xQueueGiveFromISR+0x78>
	__asm volatile
 8002d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d16:	f383 8811 	msr	BASEPRI, r3
 8002d1a:	f3bf 8f6f 	isb	sy
 8002d1e:	f3bf 8f4f 	dsb	sy
 8002d22:	61bb      	str	r3, [r7, #24]
}
 8002d24:	bf00      	nop
 8002d26:	e7fe      	b.n	8002d26 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d28:	f001 fcfe 	bl	8004728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d2c:	f3ef 8211 	mrs	r2, BASEPRI
 8002d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	617a      	str	r2, [r7, #20]
 8002d42:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d44:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d46:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d4c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d22b      	bcs.n	8002db0 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d64:	1c5a      	adds	r2, r3, #1
 8002d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d68:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002d6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d72:	d112      	bne.n	8002d9a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d016      	beq.n	8002daa <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7e:	3324      	adds	r3, #36	; 0x24
 8002d80:	4618      	mov	r0, r3
 8002d82:	f000 fee1 	bl	8003b48 <xTaskRemoveFromEventList>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00e      	beq.n	8002daa <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d00b      	beq.n	8002daa <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	2201      	movs	r2, #1
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	e007      	b.n	8002daa <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d9e:	3301      	adds	r3, #1
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	b25a      	sxtb	r2, r3
 8002da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002daa:	2301      	movs	r3, #1
 8002dac:	637b      	str	r3, [r7, #52]	; 0x34
 8002dae:	e001      	b.n	8002db4 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	637b      	str	r3, [r7, #52]	; 0x34
 8002db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002dbe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3738      	adds	r7, #56	; 0x38
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
	...

08002dcc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08e      	sub	sp, #56	; 0x38
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002dde:	2300      	movs	r3, #0
 8002de0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10a      	bne.n	8002dfe <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	623b      	str	r3, [r7, #32]
}
 8002dfa:	bf00      	nop
 8002dfc:	e7fe      	b.n	8002dfc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8002e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0a:	f383 8811 	msr	BASEPRI, r3
 8002e0e:	f3bf 8f6f 	isb	sy
 8002e12:	f3bf 8f4f 	dsb	sy
 8002e16:	61fb      	str	r3, [r7, #28]
}
 8002e18:	bf00      	nop
 8002e1a:	e7fe      	b.n	8002e1a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e1c:	f001 f850 	bl	8003ec0 <xTaskGetSchedulerState>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d102      	bne.n	8002e2c <xQueueSemaphoreTake+0x60>
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <xQueueSemaphoreTake+0x64>
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <xQueueSemaphoreTake+0x66>
 8002e30:	2300      	movs	r3, #0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10a      	bne.n	8002e4c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8002e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e3a:	f383 8811 	msr	BASEPRI, r3
 8002e3e:	f3bf 8f6f 	isb	sy
 8002e42:	f3bf 8f4f 	dsb	sy
 8002e46:	61bb      	str	r3, [r7, #24]
}
 8002e48:	bf00      	nop
 8002e4a:	e7fe      	b.n	8002e4a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e4c:	f001 fb8a 	bl	8004564 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e54:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d024      	beq.n	8002ea6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5e:	1e5a      	subs	r2, r3, #1
 8002e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e62:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d104      	bne.n	8002e76 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002e6c:	f001 f9d0 	bl	8004210 <pvTaskIncrementMutexHeldCount>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e74:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00f      	beq.n	8002e9e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e80:	3310      	adds	r3, #16
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 fe60 	bl	8003b48 <xTaskRemoveFromEventList>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d007      	beq.n	8002e9e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e8e:	4b54      	ldr	r3, [pc, #336]	; (8002fe0 <xQueueSemaphoreTake+0x214>)
 8002e90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	f3bf 8f4f 	dsb	sy
 8002e9a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e9e:	f001 fb91 	bl	80045c4 <vPortExitCritical>
				return pdPASS;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e097      	b.n	8002fd6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d111      	bne.n	8002ed0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00a      	beq.n	8002ec8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8002eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb6:	f383 8811 	msr	BASEPRI, r3
 8002eba:	f3bf 8f6f 	isb	sy
 8002ebe:	f3bf 8f4f 	dsb	sy
 8002ec2:	617b      	str	r3, [r7, #20]
}
 8002ec4:	bf00      	nop
 8002ec6:	e7fe      	b.n	8002ec6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002ec8:	f001 fb7c 	bl	80045c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e082      	b.n	8002fd6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d106      	bne.n	8002ee4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ed6:	f107 030c 	add.w	r3, r7, #12
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 fe96 	bl	8003c0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ee4:	f001 fb6e 	bl	80045c4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ee8:	f000 fc4c 	bl	8003784 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002eec:	f001 fb3a 	bl	8004564 <vPortEnterCritical>
 8002ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ef6:	b25b      	sxtb	r3, r3
 8002ef8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002efc:	d103      	bne.n	8002f06 <xQueueSemaphoreTake+0x13a>
 8002efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f00:	2200      	movs	r2, #0
 8002f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f0c:	b25b      	sxtb	r3, r3
 8002f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f12:	d103      	bne.n	8002f1c <xQueueSemaphoreTake+0x150>
 8002f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f1c:	f001 fb52 	bl	80045c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f20:	463a      	mov	r2, r7
 8002f22:	f107 030c 	add.w	r3, r7, #12
 8002f26:	4611      	mov	r1, r2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 fe85 	bl	8003c38 <xTaskCheckForTimeOut>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d132      	bne.n	8002f9a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f36:	f000 f9cf 	bl	80032d8 <prvIsQueueEmpty>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d026      	beq.n	8002f8e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d109      	bne.n	8002f5c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8002f48:	f001 fb0c 	bl	8004564 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 ffd3 	bl	8003efc <xTaskPriorityInherit>
 8002f56:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8002f58:	f001 fb34 	bl	80045c4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f5e:	3324      	adds	r3, #36	; 0x24
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	4611      	mov	r1, r2
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 fdcb 	bl	8003b00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f6c:	f000 f962 	bl	8003234 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f70:	f000 fc16 	bl	80037a0 <xTaskResumeAll>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f47f af68 	bne.w	8002e4c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8002f7c:	4b18      	ldr	r3, [pc, #96]	; (8002fe0 <xQueueSemaphoreTake+0x214>)
 8002f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	f3bf 8f4f 	dsb	sy
 8002f88:	f3bf 8f6f 	isb	sy
 8002f8c:	e75e      	b.n	8002e4c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8002f8e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f90:	f000 f950 	bl	8003234 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002f94:	f000 fc04 	bl	80037a0 <xTaskResumeAll>
 8002f98:	e758      	b.n	8002e4c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002f9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002f9c:	f000 f94a 	bl	8003234 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fa0:	f000 fbfe 	bl	80037a0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fa4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002fa6:	f000 f997 	bl	80032d8 <prvIsQueueEmpty>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f43f af4d 	beq.w	8002e4c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8002fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00d      	beq.n	8002fd4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8002fb8:	f001 fad4 	bl	8004564 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002fbc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002fbe:	f000 f891 	bl	80030e4 <prvGetDisinheritPriorityAfterTimeout>
 8002fc2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f001 f892 	bl	80040f4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002fd0:	f001 faf8 	bl	80045c4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002fd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3738      	adds	r7, #56	; 0x38
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	e000ed04 	.word	0xe000ed04

08002fe4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08e      	sub	sp, #56	; 0x38
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10a      	bne.n	8003010 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8002ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ffe:	f383 8811 	msr	BASEPRI, r3
 8003002:	f3bf 8f6f 	isb	sy
 8003006:	f3bf 8f4f 	dsb	sy
 800300a:	623b      	str	r3, [r7, #32]
}
 800300c:	bf00      	nop
 800300e:	e7fe      	b.n	800300e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d103      	bne.n	800301e <xQueueReceiveFromISR+0x3a>
 8003016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <xQueueReceiveFromISR+0x3e>
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <xQueueReceiveFromISR+0x40>
 8003022:	2300      	movs	r3, #0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10a      	bne.n	800303e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8003028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800302c:	f383 8811 	msr	BASEPRI, r3
 8003030:	f3bf 8f6f 	isb	sy
 8003034:	f3bf 8f4f 	dsb	sy
 8003038:	61fb      	str	r3, [r7, #28]
}
 800303a:	bf00      	nop
 800303c:	e7fe      	b.n	800303c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800303e:	f001 fb73 	bl	8004728 <vPortValidateInterruptPriority>
	__asm volatile
 8003042:	f3ef 8211 	mrs	r2, BASEPRI
 8003046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800304a:	f383 8811 	msr	BASEPRI, r3
 800304e:	f3bf 8f6f 	isb	sy
 8003052:	f3bf 8f4f 	dsb	sy
 8003056:	61ba      	str	r2, [r7, #24]
 8003058:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800305a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800305c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800305e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003062:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003066:	2b00      	cmp	r3, #0
 8003068:	d02f      	beq.n	80030ca <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800306a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800306c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003074:	68b9      	ldr	r1, [r7, #8]
 8003076:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003078:	f000 f8b6 	bl	80031e8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800307c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800307e:	1e5a      	subs	r2, r3, #1
 8003080:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003082:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003084:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003088:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800308c:	d112      	bne.n	80030b4 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800308e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d016      	beq.n	80030c4 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003098:	3310      	adds	r3, #16
 800309a:	4618      	mov	r0, r3
 800309c:	f000 fd54 	bl	8003b48 <xTaskRemoveFromEventList>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00e      	beq.n	80030c4 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d00b      	beq.n	80030c4 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	e007      	b.n	80030c4 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80030b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80030b8:	3301      	adds	r3, #1
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	b25a      	sxtb	r2, r3
 80030be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80030c4:	2301      	movs	r3, #1
 80030c6:	637b      	str	r3, [r7, #52]	; 0x34
 80030c8:	e001      	b.n	80030ce <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80030ca:	2300      	movs	r3, #0
 80030cc:	637b      	str	r3, [r7, #52]	; 0x34
 80030ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	f383 8811 	msr	BASEPRI, r3
}
 80030d8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80030da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3738      	adds	r7, #56	; 0x38
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80030e4:	b480      	push	{r7}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d006      	beq.n	8003102 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f1c3 0307 	rsb	r3, r3, #7
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	e001      	b.n	8003106 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003106:	68fb      	ldr	r3, [r7, #12]
	}
 8003108:	4618      	mov	r0, r3
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003128:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10d      	bne.n	800314e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d14d      	bne.n	80031d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	4618      	mov	r0, r3
 8003140:	f000 ff52 	bl	8003fe8 <xTaskPriorityDisinherit>
 8003144:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
 800314c:	e043      	b.n	80031d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d119      	bne.n	8003188 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6858      	ldr	r0, [r3, #4]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315c:	461a      	mov	r2, r3
 800315e:	68b9      	ldr	r1, [r7, #8]
 8003160:	f001 fd60 	bl	8004c24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	685a      	ldr	r2, [r3, #4]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	441a      	add	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	429a      	cmp	r2, r3
 800317c:	d32b      	bcc.n	80031d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	605a      	str	r2, [r3, #4]
 8003186:	e026      	b.n	80031d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	68d8      	ldr	r0, [r3, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	461a      	mov	r2, r3
 8003192:	68b9      	ldr	r1, [r7, #8]
 8003194:	f001 fd46 	bl	8004c24 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	68da      	ldr	r2, [r3, #12]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	425b      	negs	r3, r3
 80031a2:	441a      	add	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d207      	bcs.n	80031c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031bc:	425b      	negs	r3, r3
 80031be:	441a      	add	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d105      	bne.n	80031d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80031de:	697b      	ldr	r3, [r7, #20]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3718      	adds	r7, #24
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}

080031e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d018      	beq.n	800322c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	441a      	add	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	429a      	cmp	r2, r3
 8003212:	d303      	bcc.n	800321c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68d9      	ldr	r1, [r3, #12]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	461a      	mov	r2, r3
 8003226:	6838      	ldr	r0, [r7, #0]
 8003228:	f001 fcfc 	bl	8004c24 <memcpy>
	}
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}

08003234 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800323c:	f001 f992 	bl	8004564 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003246:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003248:	e011      	b.n	800326e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324e:	2b00      	cmp	r3, #0
 8003250:	d012      	beq.n	8003278 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	3324      	adds	r3, #36	; 0x24
 8003256:	4618      	mov	r0, r3
 8003258:	f000 fc76 	bl	8003b48 <xTaskRemoveFromEventList>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003262:	f000 fd4b 	bl	8003cfc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003266:	7bfb      	ldrb	r3, [r7, #15]
 8003268:	3b01      	subs	r3, #1
 800326a:	b2db      	uxtb	r3, r3
 800326c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800326e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003272:	2b00      	cmp	r3, #0
 8003274:	dce9      	bgt.n	800324a <prvUnlockQueue+0x16>
 8003276:	e000      	b.n	800327a <prvUnlockQueue+0x46>
					break;
 8003278:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	22ff      	movs	r2, #255	; 0xff
 800327e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003282:	f001 f99f 	bl	80045c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003286:	f001 f96d 	bl	8004564 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003290:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003292:	e011      	b.n	80032b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d012      	beq.n	80032c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3310      	adds	r3, #16
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 fc51 	bl	8003b48 <xTaskRemoveFromEventList>
 80032a6:	4603      	mov	r3, r0
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d001      	beq.n	80032b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80032ac:	f000 fd26 	bl	8003cfc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80032b0:	7bbb      	ldrb	r3, [r7, #14]
 80032b2:	3b01      	subs	r3, #1
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	dce9      	bgt.n	8003294 <prvUnlockQueue+0x60>
 80032c0:	e000      	b.n	80032c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80032c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	22ff      	movs	r2, #255	; 0xff
 80032c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80032cc:	f001 f97a 	bl	80045c4 <vPortExitCritical>
}
 80032d0:	bf00      	nop
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80032e0:	f001 f940 	bl	8004564 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d102      	bne.n	80032f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80032ec:	2301      	movs	r3, #1
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	e001      	b.n	80032f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80032f6:	f001 f965 	bl	80045c4 <vPortExitCritical>

	return xReturn;
 80032fa:	68fb      	ldr	r3, [r7, #12]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800330c:	f001 f92a 	bl	8004564 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003318:	429a      	cmp	r2, r3
 800331a:	d102      	bne.n	8003322 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800331c:	2301      	movs	r3, #1
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	e001      	b.n	8003326 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003322:	2300      	movs	r3, #0
 8003324:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003326:	f001 f94d 	bl	80045c4 <vPortExitCritical>

	return xReturn;
 800332a:	68fb      	ldr	r3, [r7, #12]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003334:	b580      	push	{r7, lr}
 8003336:	b08e      	sub	sp, #56	; 0x38
 8003338:	af04      	add	r7, sp, #16
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
 8003340:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10a      	bne.n	800335e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	623b      	str	r3, [r7, #32]
}
 800335a:	bf00      	nop
 800335c:	e7fe      	b.n	800335c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800335e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10a      	bne.n	800337a <xTaskCreateStatic+0x46>
	__asm volatile
 8003364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003368:	f383 8811 	msr	BASEPRI, r3
 800336c:	f3bf 8f6f 	isb	sy
 8003370:	f3bf 8f4f 	dsb	sy
 8003374:	61fb      	str	r3, [r7, #28]
}
 8003376:	bf00      	nop
 8003378:	e7fe      	b.n	8003378 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800337a:	2354      	movs	r3, #84	; 0x54
 800337c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	2b54      	cmp	r3, #84	; 0x54
 8003382:	d00a      	beq.n	800339a <xTaskCreateStatic+0x66>
	__asm volatile
 8003384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003388:	f383 8811 	msr	BASEPRI, r3
 800338c:	f3bf 8f6f 	isb	sy
 8003390:	f3bf 8f4f 	dsb	sy
 8003394:	61bb      	str	r3, [r7, #24]
}
 8003396:	bf00      	nop
 8003398:	e7fe      	b.n	8003398 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800339a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800339c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d01e      	beq.n	80033e0 <xTaskCreateStatic+0xac>
 80033a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d01b      	beq.n	80033e0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80033a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033aa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80033ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80033b0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	2202      	movs	r2, #2
 80033b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80033ba:	2300      	movs	r3, #0
 80033bc:	9303      	str	r3, [sp, #12]
 80033be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c0:	9302      	str	r3, [sp, #8]
 80033c2:	f107 0314 	add.w	r3, r7, #20
 80033c6:	9301      	str	r3, [sp, #4]
 80033c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	68b9      	ldr	r1, [r7, #8]
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 f850 	bl	8003478 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80033d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80033da:	f000 f8d5 	bl	8003588 <prvAddNewTaskToReadyList>
 80033de:	e001      	b.n	80033e4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80033e0:	2300      	movs	r3, #0
 80033e2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80033e4:	697b      	ldr	r3, [r7, #20]
	}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3728      	adds	r7, #40	; 0x28
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}

080033ee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	b08c      	sub	sp, #48	; 0x30
 80033f2:	af04      	add	r7, sp, #16
 80033f4:	60f8      	str	r0, [r7, #12]
 80033f6:	60b9      	str	r1, [r7, #8]
 80033f8:	603b      	str	r3, [r7, #0]
 80033fa:	4613      	mov	r3, r2
 80033fc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80033fe:	88fb      	ldrh	r3, [r7, #6]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4618      	mov	r0, r3
 8003404:	f001 f9d0 	bl	80047a8 <pvPortMalloc>
 8003408:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00e      	beq.n	800342e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003410:	2054      	movs	r0, #84	; 0x54
 8003412:	f001 f9c9 	bl	80047a8 <pvPortMalloc>
 8003416:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	631a      	str	r2, [r3, #48]	; 0x30
 8003424:	e005      	b.n	8003432 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003426:	6978      	ldr	r0, [r7, #20]
 8003428:	f001 fa8a 	bl	8004940 <vPortFree>
 800342c:	e001      	b.n	8003432 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d017      	beq.n	8003468 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003440:	88fa      	ldrh	r2, [r7, #6]
 8003442:	2300      	movs	r3, #0
 8003444:	9303      	str	r3, [sp, #12]
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	9302      	str	r3, [sp, #8]
 800344a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800344c:	9301      	str	r3, [sp, #4]
 800344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 f80e 	bl	8003478 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800345c:	69f8      	ldr	r0, [r7, #28]
 800345e:	f000 f893 	bl	8003588 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003462:	2301      	movs	r3, #1
 8003464:	61bb      	str	r3, [r7, #24]
 8003466:	e002      	b.n	800346e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003468:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800346c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800346e:	69bb      	ldr	r3, [r7, #24]
	}
 8003470:	4618      	mov	r0, r3
 8003472:	3720      	adds	r7, #32
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
 8003484:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003490:	3b01      	subs	r3, #1
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	f023 0307 	bic.w	r3, r3, #7
 800349e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00a      	beq.n	80034c0 <prvInitialiseNewTask+0x48>
	__asm volatile
 80034aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ae:	f383 8811 	msr	BASEPRI, r3
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	f3bf 8f4f 	dsb	sy
 80034ba:	617b      	str	r3, [r7, #20]
}
 80034bc:	bf00      	nop
 80034be:	e7fe      	b.n	80034be <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d01f      	beq.n	8003506 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034c6:	2300      	movs	r3, #0
 80034c8:	61fb      	str	r3, [r7, #28]
 80034ca:	e012      	b.n	80034f2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	4413      	add	r3, r2
 80034d2:	7819      	ldrb	r1, [r3, #0]
 80034d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	4413      	add	r3, r2
 80034da:	3334      	adds	r3, #52	; 0x34
 80034dc:	460a      	mov	r2, r1
 80034de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	4413      	add	r3, r2
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d006      	beq.n	80034fa <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	3301      	adds	r3, #1
 80034f0:	61fb      	str	r3, [r7, #28]
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	2b0f      	cmp	r3, #15
 80034f6:	d9e9      	bls.n	80034cc <prvInitialiseNewTask+0x54>
 80034f8:	e000      	b.n	80034fc <prvInitialiseNewTask+0x84>
			{
				break;
 80034fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80034fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003504:	e003      	b.n	800350e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800350e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003510:	2b06      	cmp	r3, #6
 8003512:	d901      	bls.n	8003518 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003514:	2306      	movs	r3, #6
 8003516:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800351c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800351e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003520:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003522:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003526:	2200      	movs	r2, #0
 8003528:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800352a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800352c:	3304      	adds	r3, #4
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff f8a6 	bl	8002680 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003536:	3318      	adds	r3, #24
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff f8a1 	bl	8002680 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003542:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003546:	f1c3 0207 	rsb	r2, r3, #7
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800354e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003550:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003552:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003556:	2200      	movs	r2, #0
 8003558:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800355a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003562:	683a      	ldr	r2, [r7, #0]
 8003564:	68f9      	ldr	r1, [r7, #12]
 8003566:	69b8      	ldr	r0, [r7, #24]
 8003568:	f000 fecc 	bl	8004304 <pxPortInitialiseStack>
 800356c:	4602      	mov	r2, r0
 800356e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003570:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003574:	2b00      	cmp	r3, #0
 8003576:	d002      	beq.n	800357e <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800357c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800357e:	bf00      	nop
 8003580:	3720      	adds	r7, #32
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
	...

08003588 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003590:	f000 ffe8 	bl	8004564 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003594:	4b2a      	ldr	r3, [pc, #168]	; (8003640 <prvAddNewTaskToReadyList+0xb8>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	3301      	adds	r3, #1
 800359a:	4a29      	ldr	r2, [pc, #164]	; (8003640 <prvAddNewTaskToReadyList+0xb8>)
 800359c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800359e:	4b29      	ldr	r3, [pc, #164]	; (8003644 <prvAddNewTaskToReadyList+0xbc>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d109      	bne.n	80035ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80035a6:	4a27      	ldr	r2, [pc, #156]	; (8003644 <prvAddNewTaskToReadyList+0xbc>)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80035ac:	4b24      	ldr	r3, [pc, #144]	; (8003640 <prvAddNewTaskToReadyList+0xb8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d110      	bne.n	80035d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80035b4:	f000 fbc6 	bl	8003d44 <prvInitialiseTaskLists>
 80035b8:	e00d      	b.n	80035d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80035ba:	4b23      	ldr	r3, [pc, #140]	; (8003648 <prvAddNewTaskToReadyList+0xc0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d109      	bne.n	80035d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80035c2:	4b20      	ldr	r3, [pc, #128]	; (8003644 <prvAddNewTaskToReadyList+0xbc>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d802      	bhi.n	80035d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80035d0:	4a1c      	ldr	r2, [pc, #112]	; (8003644 <prvAddNewTaskToReadyList+0xbc>)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80035d6:	4b1d      	ldr	r3, [pc, #116]	; (800364c <prvAddNewTaskToReadyList+0xc4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	3301      	adds	r3, #1
 80035dc:	4a1b      	ldr	r2, [pc, #108]	; (800364c <prvAddNewTaskToReadyList+0xc4>)
 80035de:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	2201      	movs	r2, #1
 80035e6:	409a      	lsls	r2, r3
 80035e8:	4b19      	ldr	r3, [pc, #100]	; (8003650 <prvAddNewTaskToReadyList+0xc8>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	4a18      	ldr	r2, [pc, #96]	; (8003650 <prvAddNewTaskToReadyList+0xc8>)
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f6:	4613      	mov	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4a15      	ldr	r2, [pc, #84]	; (8003654 <prvAddNewTaskToReadyList+0xcc>)
 8003600:	441a      	add	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3304      	adds	r3, #4
 8003606:	4619      	mov	r1, r3
 8003608:	4610      	mov	r0, r2
 800360a:	f7ff f846 	bl	800269a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800360e:	f000 ffd9 	bl	80045c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003612:	4b0d      	ldr	r3, [pc, #52]	; (8003648 <prvAddNewTaskToReadyList+0xc0>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d00e      	beq.n	8003638 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800361a:	4b0a      	ldr	r3, [pc, #40]	; (8003644 <prvAddNewTaskToReadyList+0xbc>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003624:	429a      	cmp	r2, r3
 8003626:	d207      	bcs.n	8003638 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003628:	4b0b      	ldr	r3, [pc, #44]	; (8003658 <prvAddNewTaskToReadyList+0xd0>)
 800362a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003638:	bf00      	nop
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	20000460 	.word	0x20000460
 8003644:	20000360 	.word	0x20000360
 8003648:	2000046c 	.word	0x2000046c
 800364c:	2000047c 	.word	0x2000047c
 8003650:	20000468 	.word	0x20000468
 8003654:	20000364 	.word	0x20000364
 8003658:	e000ed04 	.word	0xe000ed04

0800365c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003664:	2300      	movs	r3, #0
 8003666:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d017      	beq.n	800369e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800366e:	4b13      	ldr	r3, [pc, #76]	; (80036bc <vTaskDelay+0x60>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d00a      	beq.n	800368c <vTaskDelay+0x30>
	__asm volatile
 8003676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367a:	f383 8811 	msr	BASEPRI, r3
 800367e:	f3bf 8f6f 	isb	sy
 8003682:	f3bf 8f4f 	dsb	sy
 8003686:	60bb      	str	r3, [r7, #8]
}
 8003688:	bf00      	nop
 800368a:	e7fe      	b.n	800368a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800368c:	f000 f87a 	bl	8003784 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003690:	2100      	movs	r1, #0
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 fdd0 	bl	8004238 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003698:	f000 f882 	bl	80037a0 <xTaskResumeAll>
 800369c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d107      	bne.n	80036b4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80036a4:	4b06      	ldr	r3, [pc, #24]	; (80036c0 <vTaskDelay+0x64>)
 80036a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80036b4:	bf00      	nop
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20000488 	.word	0x20000488
 80036c0:	e000ed04 	.word	0xe000ed04

080036c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08a      	sub	sp, #40	; 0x28
 80036c8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80036ca:	2300      	movs	r3, #0
 80036cc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80036ce:	2300      	movs	r3, #0
 80036d0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80036d2:	463a      	mov	r2, r7
 80036d4:	1d39      	adds	r1, r7, #4
 80036d6:	f107 0308 	add.w	r3, r7, #8
 80036da:	4618      	mov	r0, r3
 80036dc:	f7fc ff56 	bl	800058c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036e0:	6839      	ldr	r1, [r7, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	9202      	str	r2, [sp, #8]
 80036e8:	9301      	str	r3, [sp, #4]
 80036ea:	2300      	movs	r3, #0
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	2300      	movs	r3, #0
 80036f0:	460a      	mov	r2, r1
 80036f2:	491e      	ldr	r1, [pc, #120]	; (800376c <vTaskStartScheduler+0xa8>)
 80036f4:	481e      	ldr	r0, [pc, #120]	; (8003770 <vTaskStartScheduler+0xac>)
 80036f6:	f7ff fe1d 	bl	8003334 <xTaskCreateStatic>
 80036fa:	4603      	mov	r3, r0
 80036fc:	4a1d      	ldr	r2, [pc, #116]	; (8003774 <vTaskStartScheduler+0xb0>)
 80036fe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003700:	4b1c      	ldr	r3, [pc, #112]	; (8003774 <vTaskStartScheduler+0xb0>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d002      	beq.n	800370e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003708:	2301      	movs	r3, #1
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	e001      	b.n	8003712 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800370e:	2300      	movs	r3, #0
 8003710:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d116      	bne.n	8003746 <vTaskStartScheduler+0x82>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	613b      	str	r3, [r7, #16]
}
 800372a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800372c:	4b12      	ldr	r3, [pc, #72]	; (8003778 <vTaskStartScheduler+0xb4>)
 800372e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003732:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003734:	4b11      	ldr	r3, [pc, #68]	; (800377c <vTaskStartScheduler+0xb8>)
 8003736:	2201      	movs	r2, #1
 8003738:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800373a:	4b11      	ldr	r3, [pc, #68]	; (8003780 <vTaskStartScheduler+0xbc>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003740:	f000 fe6e 	bl	8004420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003744:	e00e      	b.n	8003764 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800374c:	d10a      	bne.n	8003764 <vTaskStartScheduler+0xa0>
	__asm volatile
 800374e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003752:	f383 8811 	msr	BASEPRI, r3
 8003756:	f3bf 8f6f 	isb	sy
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	60fb      	str	r3, [r7, #12]
}
 8003760:	bf00      	nop
 8003762:	e7fe      	b.n	8003762 <vTaskStartScheduler+0x9e>
}
 8003764:	bf00      	nop
 8003766:	3718      	adds	r7, #24
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	080055dc 	.word	0x080055dc
 8003770:	08003d15 	.word	0x08003d15
 8003774:	20000484 	.word	0x20000484
 8003778:	20000480 	.word	0x20000480
 800377c:	2000046c 	.word	0x2000046c
 8003780:	20000464 	.word	0x20000464

08003784 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003784:	b480      	push	{r7}
 8003786:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003788:	4b04      	ldr	r3, [pc, #16]	; (800379c <vTaskSuspendAll+0x18>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	3301      	adds	r3, #1
 800378e:	4a03      	ldr	r2, [pc, #12]	; (800379c <vTaskSuspendAll+0x18>)
 8003790:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003792:	bf00      	nop
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	20000488 	.word	0x20000488

080037a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80037aa:	2300      	movs	r3, #0
 80037ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80037ae:	4b41      	ldr	r3, [pc, #260]	; (80038b4 <xTaskResumeAll+0x114>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10a      	bne.n	80037cc <xTaskResumeAll+0x2c>
	__asm volatile
 80037b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ba:	f383 8811 	msr	BASEPRI, r3
 80037be:	f3bf 8f6f 	isb	sy
 80037c2:	f3bf 8f4f 	dsb	sy
 80037c6:	603b      	str	r3, [r7, #0]
}
 80037c8:	bf00      	nop
 80037ca:	e7fe      	b.n	80037ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80037cc:	f000 feca 	bl	8004564 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80037d0:	4b38      	ldr	r3, [pc, #224]	; (80038b4 <xTaskResumeAll+0x114>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	4a37      	ldr	r2, [pc, #220]	; (80038b4 <xTaskResumeAll+0x114>)
 80037d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037da:	4b36      	ldr	r3, [pc, #216]	; (80038b4 <xTaskResumeAll+0x114>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d161      	bne.n	80038a6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037e2:	4b35      	ldr	r3, [pc, #212]	; (80038b8 <xTaskResumeAll+0x118>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d05d      	beq.n	80038a6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037ea:	e02e      	b.n	800384a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ec:	4b33      	ldr	r3, [pc, #204]	; (80038bc <xTaskResumeAll+0x11c>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	3318      	adds	r3, #24
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe ffab 	bl	8002754 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	3304      	adds	r3, #4
 8003802:	4618      	mov	r0, r3
 8003804:	f7fe ffa6 	bl	8002754 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	2201      	movs	r2, #1
 800380e:	409a      	lsls	r2, r3
 8003810:	4b2b      	ldr	r3, [pc, #172]	; (80038c0 <xTaskResumeAll+0x120>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4313      	orrs	r3, r2
 8003816:	4a2a      	ldr	r2, [pc, #168]	; (80038c0 <xTaskResumeAll+0x120>)
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800381e:	4613      	mov	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	4413      	add	r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	4a27      	ldr	r2, [pc, #156]	; (80038c4 <xTaskResumeAll+0x124>)
 8003828:	441a      	add	r2, r3
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	3304      	adds	r3, #4
 800382e:	4619      	mov	r1, r3
 8003830:	4610      	mov	r0, r2
 8003832:	f7fe ff32 	bl	800269a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383a:	4b23      	ldr	r3, [pc, #140]	; (80038c8 <xTaskResumeAll+0x128>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003840:	429a      	cmp	r2, r3
 8003842:	d302      	bcc.n	800384a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003844:	4b21      	ldr	r3, [pc, #132]	; (80038cc <xTaskResumeAll+0x12c>)
 8003846:	2201      	movs	r2, #1
 8003848:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800384a:	4b1c      	ldr	r3, [pc, #112]	; (80038bc <xTaskResumeAll+0x11c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1cc      	bne.n	80037ec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003858:	f000 fb12 	bl	8003e80 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800385c:	4b1c      	ldr	r3, [pc, #112]	; (80038d0 <xTaskResumeAll+0x130>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d010      	beq.n	800388a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003868:	f000 f836 	bl	80038d8 <xTaskIncrementTick>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003872:	4b16      	ldr	r3, [pc, #88]	; (80038cc <xTaskResumeAll+0x12c>)
 8003874:	2201      	movs	r2, #1
 8003876:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3b01      	subs	r3, #1
 800387c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f1      	bne.n	8003868 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003884:	4b12      	ldr	r3, [pc, #72]	; (80038d0 <xTaskResumeAll+0x130>)
 8003886:	2200      	movs	r2, #0
 8003888:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800388a:	4b10      	ldr	r3, [pc, #64]	; (80038cc <xTaskResumeAll+0x12c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d009      	beq.n	80038a6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003892:	2301      	movs	r3, #1
 8003894:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003896:	4b0f      	ldr	r3, [pc, #60]	; (80038d4 <xTaskResumeAll+0x134>)
 8003898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	f3bf 8f4f 	dsb	sy
 80038a2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80038a6:	f000 fe8d 	bl	80045c4 <vPortExitCritical>

	return xAlreadyYielded;
 80038aa:	68bb      	ldr	r3, [r7, #8]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20000488 	.word	0x20000488
 80038b8:	20000460 	.word	0x20000460
 80038bc:	20000420 	.word	0x20000420
 80038c0:	20000468 	.word	0x20000468
 80038c4:	20000364 	.word	0x20000364
 80038c8:	20000360 	.word	0x20000360
 80038cc:	20000474 	.word	0x20000474
 80038d0:	20000470 	.word	0x20000470
 80038d4:	e000ed04 	.word	0xe000ed04

080038d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038e2:	4b4e      	ldr	r3, [pc, #312]	; (8003a1c <xTaskIncrementTick+0x144>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f040 808e 	bne.w	8003a08 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038ec:	4b4c      	ldr	r3, [pc, #304]	; (8003a20 <xTaskIncrementTick+0x148>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	3301      	adds	r3, #1
 80038f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038f4:	4a4a      	ldr	r2, [pc, #296]	; (8003a20 <xTaskIncrementTick+0x148>)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d120      	bne.n	8003942 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003900:	4b48      	ldr	r3, [pc, #288]	; (8003a24 <xTaskIncrementTick+0x14c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <xTaskIncrementTick+0x48>
	__asm volatile
 800390a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800390e:	f383 8811 	msr	BASEPRI, r3
 8003912:	f3bf 8f6f 	isb	sy
 8003916:	f3bf 8f4f 	dsb	sy
 800391a:	603b      	str	r3, [r7, #0]
}
 800391c:	bf00      	nop
 800391e:	e7fe      	b.n	800391e <xTaskIncrementTick+0x46>
 8003920:	4b40      	ldr	r3, [pc, #256]	; (8003a24 <xTaskIncrementTick+0x14c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	4b40      	ldr	r3, [pc, #256]	; (8003a28 <xTaskIncrementTick+0x150>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a3e      	ldr	r2, [pc, #248]	; (8003a24 <xTaskIncrementTick+0x14c>)
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	4a3e      	ldr	r2, [pc, #248]	; (8003a28 <xTaskIncrementTick+0x150>)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	4b3d      	ldr	r3, [pc, #244]	; (8003a2c <xTaskIncrementTick+0x154>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	3301      	adds	r3, #1
 800393a:	4a3c      	ldr	r2, [pc, #240]	; (8003a2c <xTaskIncrementTick+0x154>)
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	f000 fa9f 	bl	8003e80 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003942:	4b3b      	ldr	r3, [pc, #236]	; (8003a30 <xTaskIncrementTick+0x158>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	429a      	cmp	r2, r3
 800394a:	d348      	bcc.n	80039de <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800394c:	4b35      	ldr	r3, [pc, #212]	; (8003a24 <xTaskIncrementTick+0x14c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d104      	bne.n	8003960 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003956:	4b36      	ldr	r3, [pc, #216]	; (8003a30 <xTaskIncrementTick+0x158>)
 8003958:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800395c:	601a      	str	r2, [r3, #0]
					break;
 800395e:	e03e      	b.n	80039de <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003960:	4b30      	ldr	r3, [pc, #192]	; (8003a24 <xTaskIncrementTick+0x14c>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	429a      	cmp	r2, r3
 8003976:	d203      	bcs.n	8003980 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003978:	4a2d      	ldr	r2, [pc, #180]	; (8003a30 <xTaskIncrementTick+0x158>)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800397e:	e02e      	b.n	80039de <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	3304      	adds	r3, #4
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe fee5 	bl	8002754 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398e:	2b00      	cmp	r3, #0
 8003990:	d004      	beq.n	800399c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	3318      	adds	r3, #24
 8003996:	4618      	mov	r0, r3
 8003998:	f7fe fedc 	bl	8002754 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a0:	2201      	movs	r2, #1
 80039a2:	409a      	lsls	r2, r3
 80039a4:	4b23      	ldr	r3, [pc, #140]	; (8003a34 <xTaskIncrementTick+0x15c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	4a22      	ldr	r2, [pc, #136]	; (8003a34 <xTaskIncrementTick+0x15c>)
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b2:	4613      	mov	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4a1f      	ldr	r2, [pc, #124]	; (8003a38 <xTaskIncrementTick+0x160>)
 80039bc:	441a      	add	r2, r3
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	3304      	adds	r3, #4
 80039c2:	4619      	mov	r1, r3
 80039c4:	4610      	mov	r0, r2
 80039c6:	f7fe fe68 	bl	800269a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ce:	4b1b      	ldr	r3, [pc, #108]	; (8003a3c <xTaskIncrementTick+0x164>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d3b9      	bcc.n	800394c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80039d8:	2301      	movs	r3, #1
 80039da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039dc:	e7b6      	b.n	800394c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039de:	4b17      	ldr	r3, [pc, #92]	; (8003a3c <xTaskIncrementTick+0x164>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039e4:	4914      	ldr	r1, [pc, #80]	; (8003a38 <xTaskIncrementTick+0x160>)
 80039e6:	4613      	mov	r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d901      	bls.n	80039fa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80039f6:	2301      	movs	r3, #1
 80039f8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80039fa:	4b11      	ldr	r3, [pc, #68]	; (8003a40 <xTaskIncrementTick+0x168>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003a02:	2301      	movs	r3, #1
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	e004      	b.n	8003a12 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a08:	4b0e      	ldr	r3, [pc, #56]	; (8003a44 <xTaskIncrementTick+0x16c>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	4a0d      	ldr	r2, [pc, #52]	; (8003a44 <xTaskIncrementTick+0x16c>)
 8003a10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a12:	697b      	ldr	r3, [r7, #20]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	20000488 	.word	0x20000488
 8003a20:	20000464 	.word	0x20000464
 8003a24:	20000418 	.word	0x20000418
 8003a28:	2000041c 	.word	0x2000041c
 8003a2c:	20000478 	.word	0x20000478
 8003a30:	20000480 	.word	0x20000480
 8003a34:	20000468 	.word	0x20000468
 8003a38:	20000364 	.word	0x20000364
 8003a3c:	20000360 	.word	0x20000360
 8003a40:	20000474 	.word	0x20000474
 8003a44:	20000470 	.word	0x20000470

08003a48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b087      	sub	sp, #28
 8003a4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a4e:	4b27      	ldr	r3, [pc, #156]	; (8003aec <vTaskSwitchContext+0xa4>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d003      	beq.n	8003a5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a56:	4b26      	ldr	r3, [pc, #152]	; (8003af0 <vTaskSwitchContext+0xa8>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a5c:	e03f      	b.n	8003ade <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8003a5e:	4b24      	ldr	r3, [pc, #144]	; (8003af0 <vTaskSwitchContext+0xa8>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a64:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <vTaskSwitchContext+0xac>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	fab3 f383 	clz	r3, r3
 8003a70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003a72:	7afb      	ldrb	r3, [r7, #11]
 8003a74:	f1c3 031f 	rsb	r3, r3, #31
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	491f      	ldr	r1, [pc, #124]	; (8003af8 <vTaskSwitchContext+0xb0>)
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10a      	bne.n	8003aa4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a92:	f383 8811 	msr	BASEPRI, r3
 8003a96:	f3bf 8f6f 	isb	sy
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	607b      	str	r3, [r7, #4]
}
 8003aa0:	bf00      	nop
 8003aa2:	e7fe      	b.n	8003aa2 <vTaskSwitchContext+0x5a>
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4a12      	ldr	r2, [pc, #72]	; (8003af8 <vTaskSwitchContext+0xb0>)
 8003ab0:	4413      	add	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	3308      	adds	r3, #8
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d104      	bne.n	8003ad4 <vTaskSwitchContext+0x8c>
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	685a      	ldr	r2, [r3, #4]
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	605a      	str	r2, [r3, #4]
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	4a08      	ldr	r2, [pc, #32]	; (8003afc <vTaskSwitchContext+0xb4>)
 8003adc:	6013      	str	r3, [r2, #0]
}
 8003ade:	bf00      	nop
 8003ae0:	371c      	adds	r7, #28
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	20000488 	.word	0x20000488
 8003af0:	20000474 	.word	0x20000474
 8003af4:	20000468 	.word	0x20000468
 8003af8:	20000364 	.word	0x20000364
 8003afc:	20000360 	.word	0x20000360

08003b00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10a      	bne.n	8003b26 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b14:	f383 8811 	msr	BASEPRI, r3
 8003b18:	f3bf 8f6f 	isb	sy
 8003b1c:	f3bf 8f4f 	dsb	sy
 8003b20:	60fb      	str	r3, [r7, #12]
}
 8003b22:	bf00      	nop
 8003b24:	e7fe      	b.n	8003b24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b26:	4b07      	ldr	r3, [pc, #28]	; (8003b44 <vTaskPlaceOnEventList+0x44>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3318      	adds	r3, #24
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7fe fdd7 	bl	80026e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b34:	2101      	movs	r1, #1
 8003b36:	6838      	ldr	r0, [r7, #0]
 8003b38:	f000 fb7e 	bl	8004238 <prvAddCurrentTaskToDelayedList>
}
 8003b3c:	bf00      	nop
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	20000360 	.word	0x20000360

08003b48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10a      	bne.n	8003b74 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	60fb      	str	r3, [r7, #12]
}
 8003b70:	bf00      	nop
 8003b72:	e7fe      	b.n	8003b72 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	3318      	adds	r3, #24
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fe fdeb 	bl	8002754 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b7e:	4b1d      	ldr	r3, [pc, #116]	; (8003bf4 <xTaskRemoveFromEventList+0xac>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d11c      	bne.n	8003bc0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	3304      	adds	r3, #4
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7fe fde2 	bl	8002754 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b94:	2201      	movs	r2, #1
 8003b96:	409a      	lsls	r2, r3
 8003b98:	4b17      	ldr	r3, [pc, #92]	; (8003bf8 <xTaskRemoveFromEventList+0xb0>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	4a16      	ldr	r2, [pc, #88]	; (8003bf8 <xTaskRemoveFromEventList+0xb0>)
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4a13      	ldr	r2, [pc, #76]	; (8003bfc <xTaskRemoveFromEventList+0xb4>)
 8003bb0:	441a      	add	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4610      	mov	r0, r2
 8003bba:	f7fe fd6e 	bl	800269a <vListInsertEnd>
 8003bbe:	e005      	b.n	8003bcc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	3318      	adds	r3, #24
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	480e      	ldr	r0, [pc, #56]	; (8003c00 <xTaskRemoveFromEventList+0xb8>)
 8003bc8:	f7fe fd67 	bl	800269a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <xTaskRemoveFromEventList+0xbc>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d905      	bls.n	8003be6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003bde:	4b0a      	ldr	r3, [pc, #40]	; (8003c08 <xTaskRemoveFromEventList+0xc0>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	e001      	b.n	8003bea <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003bea:	697b      	ldr	r3, [r7, #20]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	20000488 	.word	0x20000488
 8003bf8:	20000468 	.word	0x20000468
 8003bfc:	20000364 	.word	0x20000364
 8003c00:	20000420 	.word	0x20000420
 8003c04:	20000360 	.word	0x20000360
 8003c08:	20000474 	.word	0x20000474

08003c0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <vTaskInternalSetTimeOutState+0x24>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <vTaskInternalSetTimeOutState+0x28>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	605a      	str	r2, [r3, #4]
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	20000478 	.word	0x20000478
 8003c34:	20000464 	.word	0x20000464

08003c38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b088      	sub	sp, #32
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10a      	bne.n	8003c5e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4c:	f383 8811 	msr	BASEPRI, r3
 8003c50:	f3bf 8f6f 	isb	sy
 8003c54:	f3bf 8f4f 	dsb	sy
 8003c58:	613b      	str	r3, [r7, #16]
}
 8003c5a:	bf00      	nop
 8003c5c:	e7fe      	b.n	8003c5c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10a      	bne.n	8003c7a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c68:	f383 8811 	msr	BASEPRI, r3
 8003c6c:	f3bf 8f6f 	isb	sy
 8003c70:	f3bf 8f4f 	dsb	sy
 8003c74:	60fb      	str	r3, [r7, #12]
}
 8003c76:	bf00      	nop
 8003c78:	e7fe      	b.n	8003c78 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003c7a:	f000 fc73 	bl	8004564 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c7e:	4b1d      	ldr	r3, [pc, #116]	; (8003cf4 <xTaskCheckForTimeOut+0xbc>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c96:	d102      	bne.n	8003c9e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	e023      	b.n	8003ce6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	4b15      	ldr	r3, [pc, #84]	; (8003cf8 <xTaskCheckForTimeOut+0xc0>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d007      	beq.n	8003cba <xTaskCheckForTimeOut+0x82>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d302      	bcc.n	8003cba <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	61fb      	str	r3, [r7, #28]
 8003cb8:	e015      	b.n	8003ce6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d20b      	bcs.n	8003cdc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	1ad2      	subs	r2, r2, r3
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f7ff ff9b 	bl	8003c0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61fb      	str	r3, [r7, #28]
 8003cda:	e004      	b.n	8003ce6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003ce6:	f000 fc6d 	bl	80045c4 <vPortExitCritical>

	return xReturn;
 8003cea:	69fb      	ldr	r3, [r7, #28]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3720      	adds	r7, #32
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000464 	.word	0x20000464
 8003cf8:	20000478 	.word	0x20000478

08003cfc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d00:	4b03      	ldr	r3, [pc, #12]	; (8003d10 <vTaskMissedYield+0x14>)
 8003d02:	2201      	movs	r2, #1
 8003d04:	601a      	str	r2, [r3, #0]
}
 8003d06:	bf00      	nop
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	20000474 	.word	0x20000474

08003d14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d1c:	f000 f852 	bl	8003dc4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d20:	4b06      	ldr	r3, [pc, #24]	; (8003d3c <prvIdleTask+0x28>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d9f9      	bls.n	8003d1c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d28:	4b05      	ldr	r3, [pc, #20]	; (8003d40 <prvIdleTask+0x2c>)
 8003d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	f3bf 8f4f 	dsb	sy
 8003d34:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d38:	e7f0      	b.n	8003d1c <prvIdleTask+0x8>
 8003d3a:	bf00      	nop
 8003d3c:	20000364 	.word	0x20000364
 8003d40:	e000ed04 	.word	0xe000ed04

08003d44 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	607b      	str	r3, [r7, #4]
 8003d4e:	e00c      	b.n	8003d6a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	4a12      	ldr	r2, [pc, #72]	; (8003da4 <prvInitialiseTaskLists+0x60>)
 8003d5c:	4413      	add	r3, r2
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fe fc6e 	bl	8002640 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3301      	adds	r3, #1
 8003d68:	607b      	str	r3, [r7, #4]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b06      	cmp	r3, #6
 8003d6e:	d9ef      	bls.n	8003d50 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d70:	480d      	ldr	r0, [pc, #52]	; (8003da8 <prvInitialiseTaskLists+0x64>)
 8003d72:	f7fe fc65 	bl	8002640 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d76:	480d      	ldr	r0, [pc, #52]	; (8003dac <prvInitialiseTaskLists+0x68>)
 8003d78:	f7fe fc62 	bl	8002640 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d7c:	480c      	ldr	r0, [pc, #48]	; (8003db0 <prvInitialiseTaskLists+0x6c>)
 8003d7e:	f7fe fc5f 	bl	8002640 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d82:	480c      	ldr	r0, [pc, #48]	; (8003db4 <prvInitialiseTaskLists+0x70>)
 8003d84:	f7fe fc5c 	bl	8002640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d88:	480b      	ldr	r0, [pc, #44]	; (8003db8 <prvInitialiseTaskLists+0x74>)
 8003d8a:	f7fe fc59 	bl	8002640 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d8e:	4b0b      	ldr	r3, [pc, #44]	; (8003dbc <prvInitialiseTaskLists+0x78>)
 8003d90:	4a05      	ldr	r2, [pc, #20]	; (8003da8 <prvInitialiseTaskLists+0x64>)
 8003d92:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d94:	4b0a      	ldr	r3, [pc, #40]	; (8003dc0 <prvInitialiseTaskLists+0x7c>)
 8003d96:	4a05      	ldr	r2, [pc, #20]	; (8003dac <prvInitialiseTaskLists+0x68>)
 8003d98:	601a      	str	r2, [r3, #0]
}
 8003d9a:	bf00      	nop
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20000364 	.word	0x20000364
 8003da8:	200003f0 	.word	0x200003f0
 8003dac:	20000404 	.word	0x20000404
 8003db0:	20000420 	.word	0x20000420
 8003db4:	20000434 	.word	0x20000434
 8003db8:	2000044c 	.word	0x2000044c
 8003dbc:	20000418 	.word	0x20000418
 8003dc0:	2000041c 	.word	0x2000041c

08003dc4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003dca:	e019      	b.n	8003e00 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003dcc:	f000 fbca 	bl	8004564 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dd0:	4b10      	ldr	r3, [pc, #64]	; (8003e14 <prvCheckTasksWaitingTermination+0x50>)
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7fe fcb9 	bl	8002754 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003de2:	4b0d      	ldr	r3, [pc, #52]	; (8003e18 <prvCheckTasksWaitingTermination+0x54>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	3b01      	subs	r3, #1
 8003de8:	4a0b      	ldr	r2, [pc, #44]	; (8003e18 <prvCheckTasksWaitingTermination+0x54>)
 8003dea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <prvCheckTasksWaitingTermination+0x58>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	3b01      	subs	r3, #1
 8003df2:	4a0a      	ldr	r2, [pc, #40]	; (8003e1c <prvCheckTasksWaitingTermination+0x58>)
 8003df4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003df6:	f000 fbe5 	bl	80045c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 f810 	bl	8003e20 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e00:	4b06      	ldr	r3, [pc, #24]	; (8003e1c <prvCheckTasksWaitingTermination+0x58>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1e1      	bne.n	8003dcc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e08:	bf00      	nop
 8003e0a:	bf00      	nop
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	20000434 	.word	0x20000434
 8003e18:	20000460 	.word	0x20000460
 8003e1c:	20000448 	.word	0x20000448

08003e20 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d108      	bne.n	8003e44 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	4618      	mov	r0, r3
 8003e38:	f000 fd82 	bl	8004940 <vPortFree>
				vPortFree( pxTCB );
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 fd7f 	bl	8004940 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e42:	e018      	b.n	8003e76 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d103      	bne.n	8003e56 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fd76 	bl	8004940 <vPortFree>
	}
 8003e54:	e00f      	b.n	8003e76 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d00a      	beq.n	8003e76 <prvDeleteTCB+0x56>
	__asm volatile
 8003e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e64:	f383 8811 	msr	BASEPRI, r3
 8003e68:	f3bf 8f6f 	isb	sy
 8003e6c:	f3bf 8f4f 	dsb	sy
 8003e70:	60fb      	str	r3, [r7, #12]
}
 8003e72:	bf00      	nop
 8003e74:	e7fe      	b.n	8003e74 <prvDeleteTCB+0x54>
	}
 8003e76:	bf00      	nop
 8003e78:	3710      	adds	r7, #16
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}
	...

08003e80 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e86:	4b0c      	ldr	r3, [pc, #48]	; (8003eb8 <prvResetNextTaskUnblockTime+0x38>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d104      	bne.n	8003e9a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e90:	4b0a      	ldr	r3, [pc, #40]	; (8003ebc <prvResetNextTaskUnblockTime+0x3c>)
 8003e92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e96:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e98:	e008      	b.n	8003eac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e9a:	4b07      	ldr	r3, [pc, #28]	; (8003eb8 <prvResetNextTaskUnblockTime+0x38>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	4a04      	ldr	r2, [pc, #16]	; (8003ebc <prvResetNextTaskUnblockTime+0x3c>)
 8003eaa:	6013      	str	r3, [r2, #0]
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr
 8003eb8:	20000418 	.word	0x20000418
 8003ebc:	20000480 	.word	0x20000480

08003ec0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003ec6:	4b0b      	ldr	r3, [pc, #44]	; (8003ef4 <xTaskGetSchedulerState+0x34>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d102      	bne.n	8003ed4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	607b      	str	r3, [r7, #4]
 8003ed2:	e008      	b.n	8003ee6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ed4:	4b08      	ldr	r3, [pc, #32]	; (8003ef8 <xTaskGetSchedulerState+0x38>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d102      	bne.n	8003ee2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003edc:	2302      	movs	r3, #2
 8003ede:	607b      	str	r3, [r7, #4]
 8003ee0:	e001      	b.n	8003ee6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ee6:	687b      	ldr	r3, [r7, #4]
	}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	370c      	adds	r7, #12
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	2000046c 	.word	0x2000046c
 8003ef8:	20000488 	.word	0x20000488

08003efc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d05e      	beq.n	8003fd0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f16:	4b31      	ldr	r3, [pc, #196]	; (8003fdc <xTaskPriorityInherit+0xe0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d24e      	bcs.n	8003fbe <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	db06      	blt.n	8003f36 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f28:	4b2c      	ldr	r3, [pc, #176]	; (8003fdc <xTaskPriorityInherit+0xe0>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2e:	f1c3 0207 	rsb	r2, r3, #7
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	6959      	ldr	r1, [r3, #20]
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3e:	4613      	mov	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4413      	add	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4a26      	ldr	r2, [pc, #152]	; (8003fe0 <xTaskPriorityInherit+0xe4>)
 8003f48:	4413      	add	r3, r2
 8003f4a:	4299      	cmp	r1, r3
 8003f4c:	d12f      	bne.n	8003fae <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	3304      	adds	r3, #4
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fe fbfe 	bl	8002754 <uxListRemove>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10a      	bne.n	8003f74 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f62:	2201      	movs	r2, #1
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	43da      	mvns	r2, r3
 8003f6a:	4b1e      	ldr	r3, [pc, #120]	; (8003fe4 <xTaskPriorityInherit+0xe8>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	4a1c      	ldr	r2, [pc, #112]	; (8003fe4 <xTaskPriorityInherit+0xe8>)
 8003f72:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003f74:	4b19      	ldr	r3, [pc, #100]	; (8003fdc <xTaskPriorityInherit+0xe0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f82:	2201      	movs	r2, #1
 8003f84:	409a      	lsls	r2, r3
 8003f86:	4b17      	ldr	r3, [pc, #92]	; (8003fe4 <xTaskPriorityInherit+0xe8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	4a15      	ldr	r2, [pc, #84]	; (8003fe4 <xTaskPriorityInherit+0xe8>)
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f94:	4613      	mov	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4413      	add	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4a10      	ldr	r2, [pc, #64]	; (8003fe0 <xTaskPriorityInherit+0xe4>)
 8003f9e:	441a      	add	r2, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4610      	mov	r0, r2
 8003fa8:	f7fe fb77 	bl	800269a <vListInsertEnd>
 8003fac:	e004      	b.n	8003fb8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003fae:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <xTaskPriorityInherit+0xe0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	e008      	b.n	8003fd0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <xTaskPriorityInherit+0xe0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d201      	bcs.n	8003fd0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
	}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	20000360 	.word	0x20000360
 8003fe0:	20000364 	.word	0x20000364
 8003fe4:	20000468 	.word	0x20000468

08003fe8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d06e      	beq.n	80040dc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003ffe:	4b3a      	ldr	r3, [pc, #232]	; (80040e8 <xTaskPriorityDisinherit+0x100>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	429a      	cmp	r2, r3
 8004006:	d00a      	beq.n	800401e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	60fb      	str	r3, [r7, #12]
}
 800401a:	bf00      	nop
 800401c:	e7fe      	b.n	800401c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10a      	bne.n	800403c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	60bb      	str	r3, [r7, #8]
}
 8004038:	bf00      	nop
 800403a:	e7fe      	b.n	800403a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004040:	1e5a      	subs	r2, r3, #1
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404e:	429a      	cmp	r2, r3
 8004050:	d044      	beq.n	80040dc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004056:	2b00      	cmp	r3, #0
 8004058:	d140      	bne.n	80040dc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	3304      	adds	r3, #4
 800405e:	4618      	mov	r0, r3
 8004060:	f7fe fb78 	bl	8002754 <uxListRemove>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d115      	bne.n	8004096 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800406e:	491f      	ldr	r1, [pc, #124]	; (80040ec <xTaskPriorityDisinherit+0x104>)
 8004070:	4613      	mov	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	4413      	add	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	440b      	add	r3, r1
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10a      	bne.n	8004096 <xTaskPriorityDisinherit+0xae>
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004084:	2201      	movs	r2, #1
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43da      	mvns	r2, r3
 800408c:	4b18      	ldr	r3, [pc, #96]	; (80040f0 <xTaskPriorityDisinherit+0x108>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4013      	ands	r3, r2
 8004092:	4a17      	ldr	r2, [pc, #92]	; (80040f0 <xTaskPriorityDisinherit+0x108>)
 8004094:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a2:	f1c3 0207 	rsb	r2, r3, #7
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ae:	2201      	movs	r2, #1
 80040b0:	409a      	lsls	r2, r3
 80040b2:	4b0f      	ldr	r3, [pc, #60]	; (80040f0 <xTaskPriorityDisinherit+0x108>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	4a0d      	ldr	r2, [pc, #52]	; (80040f0 <xTaskPriorityDisinherit+0x108>)
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4a08      	ldr	r2, [pc, #32]	; (80040ec <xTaskPriorityDisinherit+0x104>)
 80040ca:	441a      	add	r2, r3
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	3304      	adds	r3, #4
 80040d0:	4619      	mov	r1, r3
 80040d2:	4610      	mov	r0, r2
 80040d4:	f7fe fae1 	bl	800269a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80040d8:	2301      	movs	r3, #1
 80040da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80040dc:	697b      	ldr	r3, [r7, #20]
	}
 80040de:	4618      	mov	r0, r3
 80040e0:	3718      	adds	r7, #24
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000360 	.word	0x20000360
 80040ec:	20000364 	.word	0x20000364
 80040f0:	20000468 	.word	0x20000468

080040f4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b088      	sub	sp, #32
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004102:	2301      	movs	r3, #1
 8004104:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d077      	beq.n	80041fc <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10a      	bne.n	800412a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8004114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004118:	f383 8811 	msr	BASEPRI, r3
 800411c:	f3bf 8f6f 	isb	sy
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	60fb      	str	r3, [r7, #12]
}
 8004126:	bf00      	nop
 8004128:	e7fe      	b.n	8004128 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	429a      	cmp	r2, r3
 8004132:	d902      	bls.n	800413a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	61fb      	str	r3, [r7, #28]
 8004138:	e002      	b.n	8004140 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800413e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	69fa      	ldr	r2, [r7, #28]
 8004146:	429a      	cmp	r2, r3
 8004148:	d058      	beq.n	80041fc <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	429a      	cmp	r2, r3
 8004152:	d153      	bne.n	80041fc <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004154:	4b2b      	ldr	r3, [pc, #172]	; (8004204 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	429a      	cmp	r2, r3
 800415c:	d10a      	bne.n	8004174 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800415e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004162:	f383 8811 	msr	BASEPRI, r3
 8004166:	f3bf 8f6f 	isb	sy
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	60bb      	str	r3, [r7, #8]
}
 8004170:	bf00      	nop
 8004172:	e7fe      	b.n	8004172 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004178:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	69fa      	ldr	r2, [r7, #28]
 800417e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004180:	69bb      	ldr	r3, [r7, #24]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	2b00      	cmp	r3, #0
 8004186:	db04      	blt.n	8004192 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f1c3 0207 	rsb	r2, r3, #7
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	6959      	ldr	r1, [r3, #20]
 8004196:	693a      	ldr	r2, [r7, #16]
 8004198:	4613      	mov	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	4413      	add	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4a19      	ldr	r2, [pc, #100]	; (8004208 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80041a2:	4413      	add	r3, r2
 80041a4:	4299      	cmp	r1, r3
 80041a6:	d129      	bne.n	80041fc <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	3304      	adds	r3, #4
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fe fad1 	bl	8002754 <uxListRemove>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10a      	bne.n	80041ce <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041bc:	2201      	movs	r2, #1
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	43da      	mvns	r2, r3
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4013      	ands	r3, r2
 80041ca:	4a10      	ldr	r2, [pc, #64]	; (800420c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041cc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d2:	2201      	movs	r2, #1
 80041d4:	409a      	lsls	r2, r3
 80041d6:	4b0d      	ldr	r3, [pc, #52]	; (800420c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4313      	orrs	r3, r2
 80041dc:	4a0b      	ldr	r2, [pc, #44]	; (800420c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80041de:	6013      	str	r3, [r2, #0]
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4a06      	ldr	r2, [pc, #24]	; (8004208 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80041ee:	441a      	add	r2, r3
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	3304      	adds	r3, #4
 80041f4:	4619      	mov	r1, r3
 80041f6:	4610      	mov	r0, r2
 80041f8:	f7fe fa4f 	bl	800269a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80041fc:	bf00      	nop
 80041fe:	3720      	adds	r7, #32
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000360 	.word	0x20000360
 8004208:	20000364 	.word	0x20000364
 800420c:	20000468 	.word	0x20000468

08004210 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004214:	4b07      	ldr	r3, [pc, #28]	; (8004234 <pvTaskIncrementMutexHeldCount+0x24>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d004      	beq.n	8004226 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800421c:	4b05      	ldr	r3, [pc, #20]	; (8004234 <pvTaskIncrementMutexHeldCount+0x24>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004222:	3201      	adds	r2, #1
 8004224:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8004226:	4b03      	ldr	r3, [pc, #12]	; (8004234 <pvTaskIncrementMutexHeldCount+0x24>)
 8004228:	681b      	ldr	r3, [r3, #0]
	}
 800422a:	4618      	mov	r0, r3
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	20000360 	.word	0x20000360

08004238 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004242:	4b29      	ldr	r3, [pc, #164]	; (80042e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004248:	4b28      	ldr	r3, [pc, #160]	; (80042ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3304      	adds	r3, #4
 800424e:	4618      	mov	r0, r3
 8004250:	f7fe fa80 	bl	8002754 <uxListRemove>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10b      	bne.n	8004272 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800425a:	4b24      	ldr	r3, [pc, #144]	; (80042ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004260:	2201      	movs	r2, #1
 8004262:	fa02 f303 	lsl.w	r3, r2, r3
 8004266:	43da      	mvns	r2, r3
 8004268:	4b21      	ldr	r3, [pc, #132]	; (80042f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4013      	ands	r3, r2
 800426e:	4a20      	ldr	r2, [pc, #128]	; (80042f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004270:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004278:	d10a      	bne.n	8004290 <prvAddCurrentTaskToDelayedList+0x58>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d007      	beq.n	8004290 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004280:	4b1a      	ldr	r3, [pc, #104]	; (80042ec <prvAddCurrentTaskToDelayedList+0xb4>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3304      	adds	r3, #4
 8004286:	4619      	mov	r1, r3
 8004288:	481a      	ldr	r0, [pc, #104]	; (80042f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800428a:	f7fe fa06 	bl	800269a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800428e:	e026      	b.n	80042de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4413      	add	r3, r2
 8004296:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004298:	4b14      	ldr	r3, [pc, #80]	; (80042ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042a0:	68ba      	ldr	r2, [r7, #8]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d209      	bcs.n	80042bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042a8:	4b13      	ldr	r3, [pc, #76]	; (80042f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3304      	adds	r3, #4
 80042b2:	4619      	mov	r1, r3
 80042b4:	4610      	mov	r0, r2
 80042b6:	f7fe fa14 	bl	80026e2 <vListInsert>
}
 80042ba:	e010      	b.n	80042de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042bc:	4b0f      	ldr	r3, [pc, #60]	; (80042fc <prvAddCurrentTaskToDelayedList+0xc4>)
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3304      	adds	r3, #4
 80042c6:	4619      	mov	r1, r3
 80042c8:	4610      	mov	r0, r2
 80042ca:	f7fe fa0a 	bl	80026e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80042ce:	4b0c      	ldr	r3, [pc, #48]	; (8004300 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68ba      	ldr	r2, [r7, #8]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d202      	bcs.n	80042de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80042d8:	4a09      	ldr	r2, [pc, #36]	; (8004300 <prvAddCurrentTaskToDelayedList+0xc8>)
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	6013      	str	r3, [r2, #0]
}
 80042de:	bf00      	nop
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20000464 	.word	0x20000464
 80042ec:	20000360 	.word	0x20000360
 80042f0:	20000468 	.word	0x20000468
 80042f4:	2000044c 	.word	0x2000044c
 80042f8:	2000041c 	.word	0x2000041c
 80042fc:	20000418 	.word	0x20000418
 8004300:	20000480 	.word	0x20000480

08004304 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004304:	b480      	push	{r7}
 8004306:	b085      	sub	sp, #20
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	3b04      	subs	r3, #4
 8004314:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800431c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3b04      	subs	r3, #4
 8004322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f023 0201 	bic.w	r2, r3, #1
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	3b04      	subs	r3, #4
 8004332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004334:	4a0c      	ldr	r2, [pc, #48]	; (8004368 <pxPortInitialiseStack+0x64>)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	3b14      	subs	r3, #20
 800433e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3b04      	subs	r3, #4
 800434a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f06f 0202 	mvn.w	r2, #2
 8004352:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	3b20      	subs	r3, #32
 8004358:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800435a:	68fb      	ldr	r3, [r7, #12]
}
 800435c:	4618      	mov	r0, r3
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	0800436d 	.word	0x0800436d

0800436c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004376:	4b12      	ldr	r3, [pc, #72]	; (80043c0 <prvTaskExitError+0x54>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800437e:	d00a      	beq.n	8004396 <prvTaskExitError+0x2a>
	__asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	60fb      	str	r3, [r7, #12]
}
 8004392:	bf00      	nop
 8004394:	e7fe      	b.n	8004394 <prvTaskExitError+0x28>
	__asm volatile
 8004396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800439a:	f383 8811 	msr	BASEPRI, r3
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f3bf 8f4f 	dsb	sy
 80043a6:	60bb      	str	r3, [r7, #8]
}
 80043a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80043aa:	bf00      	nop
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0fc      	beq.n	80043ac <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80043b2:	bf00      	nop
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	2000000c 	.word	0x2000000c
	...

080043d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80043d0:	4b07      	ldr	r3, [pc, #28]	; (80043f0 <pxCurrentTCBConst2>)
 80043d2:	6819      	ldr	r1, [r3, #0]
 80043d4:	6808      	ldr	r0, [r1, #0]
 80043d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043da:	f380 8809 	msr	PSP, r0
 80043de:	f3bf 8f6f 	isb	sy
 80043e2:	f04f 0000 	mov.w	r0, #0
 80043e6:	f380 8811 	msr	BASEPRI, r0
 80043ea:	4770      	bx	lr
 80043ec:	f3af 8000 	nop.w

080043f0 <pxCurrentTCBConst2>:
 80043f0:	20000360 	.word	0x20000360
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80043f4:	bf00      	nop
 80043f6:	bf00      	nop

080043f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80043f8:	4808      	ldr	r0, [pc, #32]	; (800441c <prvPortStartFirstTask+0x24>)
 80043fa:	6800      	ldr	r0, [r0, #0]
 80043fc:	6800      	ldr	r0, [r0, #0]
 80043fe:	f380 8808 	msr	MSP, r0
 8004402:	f04f 0000 	mov.w	r0, #0
 8004406:	f380 8814 	msr	CONTROL, r0
 800440a:	b662      	cpsie	i
 800440c:	b661      	cpsie	f
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	df00      	svc	0
 8004418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800441a:	bf00      	nop
 800441c:	e000ed08 	.word	0xe000ed08

08004420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004426:	4b46      	ldr	r3, [pc, #280]	; (8004540 <xPortStartScheduler+0x120>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a46      	ldr	r2, [pc, #280]	; (8004544 <xPortStartScheduler+0x124>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d10a      	bne.n	8004446 <xPortStartScheduler+0x26>
	__asm volatile
 8004430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004434:	f383 8811 	msr	BASEPRI, r3
 8004438:	f3bf 8f6f 	isb	sy
 800443c:	f3bf 8f4f 	dsb	sy
 8004440:	613b      	str	r3, [r7, #16]
}
 8004442:	bf00      	nop
 8004444:	e7fe      	b.n	8004444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004446:	4b3e      	ldr	r3, [pc, #248]	; (8004540 <xPortStartScheduler+0x120>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a3f      	ldr	r2, [pc, #252]	; (8004548 <xPortStartScheduler+0x128>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d10a      	bne.n	8004466 <xPortStartScheduler+0x46>
	__asm volatile
 8004450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004454:	f383 8811 	msr	BASEPRI, r3
 8004458:	f3bf 8f6f 	isb	sy
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	60fb      	str	r3, [r7, #12]
}
 8004462:	bf00      	nop
 8004464:	e7fe      	b.n	8004464 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004466:	4b39      	ldr	r3, [pc, #228]	; (800454c <xPortStartScheduler+0x12c>)
 8004468:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	22ff      	movs	r2, #255	; 0xff
 8004476:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	b2db      	uxtb	r3, r3
 800447e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004480:	78fb      	ldrb	r3, [r7, #3]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004488:	b2da      	uxtb	r2, r3
 800448a:	4b31      	ldr	r3, [pc, #196]	; (8004550 <xPortStartScheduler+0x130>)
 800448c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800448e:	4b31      	ldr	r3, [pc, #196]	; (8004554 <xPortStartScheduler+0x134>)
 8004490:	2207      	movs	r2, #7
 8004492:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004494:	e009      	b.n	80044aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004496:	4b2f      	ldr	r3, [pc, #188]	; (8004554 <xPortStartScheduler+0x134>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	3b01      	subs	r3, #1
 800449c:	4a2d      	ldr	r2, [pc, #180]	; (8004554 <xPortStartScheduler+0x134>)
 800449e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044a0:	78fb      	ldrb	r3, [r7, #3]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044aa:	78fb      	ldrb	r3, [r7, #3]
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b2:	2b80      	cmp	r3, #128	; 0x80
 80044b4:	d0ef      	beq.n	8004496 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80044b6:	4b27      	ldr	r3, [pc, #156]	; (8004554 <xPortStartScheduler+0x134>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f1c3 0307 	rsb	r3, r3, #7
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d00a      	beq.n	80044d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80044c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c6:	f383 8811 	msr	BASEPRI, r3
 80044ca:	f3bf 8f6f 	isb	sy
 80044ce:	f3bf 8f4f 	dsb	sy
 80044d2:	60bb      	str	r3, [r7, #8]
}
 80044d4:	bf00      	nop
 80044d6:	e7fe      	b.n	80044d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044d8:	4b1e      	ldr	r3, [pc, #120]	; (8004554 <xPortStartScheduler+0x134>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	021b      	lsls	r3, r3, #8
 80044de:	4a1d      	ldr	r2, [pc, #116]	; (8004554 <xPortStartScheduler+0x134>)
 80044e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044e2:	4b1c      	ldr	r3, [pc, #112]	; (8004554 <xPortStartScheduler+0x134>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044ea:	4a1a      	ldr	r2, [pc, #104]	; (8004554 <xPortStartScheduler+0x134>)
 80044ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80044f6:	4b18      	ldr	r3, [pc, #96]	; (8004558 <xPortStartScheduler+0x138>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a17      	ldr	r2, [pc, #92]	; (8004558 <xPortStartScheduler+0x138>)
 80044fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004500:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004502:	4b15      	ldr	r3, [pc, #84]	; (8004558 <xPortStartScheduler+0x138>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a14      	ldr	r2, [pc, #80]	; (8004558 <xPortStartScheduler+0x138>)
 8004508:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800450c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800450e:	f000 f8dd 	bl	80046cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004512:	4b12      	ldr	r3, [pc, #72]	; (800455c <xPortStartScheduler+0x13c>)
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004518:	f000 f8fc 	bl	8004714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800451c:	4b10      	ldr	r3, [pc, #64]	; (8004560 <xPortStartScheduler+0x140>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a0f      	ldr	r2, [pc, #60]	; (8004560 <xPortStartScheduler+0x140>)
 8004522:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004526:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004528:	f7ff ff66 	bl	80043f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800452c:	f7ff fa8c 	bl	8003a48 <vTaskSwitchContext>
	prvTaskExitError();
 8004530:	f7ff ff1c 	bl	800436c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004534:	2300      	movs	r3, #0
}
 8004536:	4618      	mov	r0, r3
 8004538:	3718      	adds	r7, #24
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	e000ed00 	.word	0xe000ed00
 8004544:	410fc271 	.word	0x410fc271
 8004548:	410fc270 	.word	0x410fc270
 800454c:	e000e400 	.word	0xe000e400
 8004550:	2000048c 	.word	0x2000048c
 8004554:	20000490 	.word	0x20000490
 8004558:	e000ed20 	.word	0xe000ed20
 800455c:	2000000c 	.word	0x2000000c
 8004560:	e000ef34 	.word	0xe000ef34

08004564 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
	__asm volatile
 800456a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456e:	f383 8811 	msr	BASEPRI, r3
 8004572:	f3bf 8f6f 	isb	sy
 8004576:	f3bf 8f4f 	dsb	sy
 800457a:	607b      	str	r3, [r7, #4]
}
 800457c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800457e:	4b0f      	ldr	r3, [pc, #60]	; (80045bc <vPortEnterCritical+0x58>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	3301      	adds	r3, #1
 8004584:	4a0d      	ldr	r2, [pc, #52]	; (80045bc <vPortEnterCritical+0x58>)
 8004586:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004588:	4b0c      	ldr	r3, [pc, #48]	; (80045bc <vPortEnterCritical+0x58>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2b01      	cmp	r3, #1
 800458e:	d10f      	bne.n	80045b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004590:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <vPortEnterCritical+0x5c>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800459a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800459e:	f383 8811 	msr	BASEPRI, r3
 80045a2:	f3bf 8f6f 	isb	sy
 80045a6:	f3bf 8f4f 	dsb	sy
 80045aa:	603b      	str	r3, [r7, #0]
}
 80045ac:	bf00      	nop
 80045ae:	e7fe      	b.n	80045ae <vPortEnterCritical+0x4a>
	}
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr
 80045bc:	2000000c 	.word	0x2000000c
 80045c0:	e000ed04 	.word	0xe000ed04

080045c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80045ca:	4b12      	ldr	r3, [pc, #72]	; (8004614 <vPortExitCritical+0x50>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10a      	bne.n	80045e8 <vPortExitCritical+0x24>
	__asm volatile
 80045d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d6:	f383 8811 	msr	BASEPRI, r3
 80045da:	f3bf 8f6f 	isb	sy
 80045de:	f3bf 8f4f 	dsb	sy
 80045e2:	607b      	str	r3, [r7, #4]
}
 80045e4:	bf00      	nop
 80045e6:	e7fe      	b.n	80045e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80045e8:	4b0a      	ldr	r3, [pc, #40]	; (8004614 <vPortExitCritical+0x50>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	4a09      	ldr	r2, [pc, #36]	; (8004614 <vPortExitCritical+0x50>)
 80045f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80045f2:	4b08      	ldr	r3, [pc, #32]	; (8004614 <vPortExitCritical+0x50>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d105      	bne.n	8004606 <vPortExitCritical+0x42>
 80045fa:	2300      	movs	r3, #0
 80045fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	f383 8811 	msr	BASEPRI, r3
}
 8004604:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004606:	bf00      	nop
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	2000000c 	.word	0x2000000c
	...

08004620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004620:	f3ef 8009 	mrs	r0, PSP
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	4b15      	ldr	r3, [pc, #84]	; (8004680 <pxCurrentTCBConst>)
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	f01e 0f10 	tst.w	lr, #16
 8004630:	bf08      	it	eq
 8004632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463a:	6010      	str	r0, [r2, #0]
 800463c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004640:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004644:	f380 8811 	msr	BASEPRI, r0
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	f7ff f9fa 	bl	8003a48 <vTaskSwitchContext>
 8004654:	f04f 0000 	mov.w	r0, #0
 8004658:	f380 8811 	msr	BASEPRI, r0
 800465c:	bc09      	pop	{r0, r3}
 800465e:	6819      	ldr	r1, [r3, #0]
 8004660:	6808      	ldr	r0, [r1, #0]
 8004662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004666:	f01e 0f10 	tst.w	lr, #16
 800466a:	bf08      	it	eq
 800466c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004670:	f380 8809 	msr	PSP, r0
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	f3af 8000 	nop.w

08004680 <pxCurrentTCBConst>:
 8004680:	20000360 	.word	0x20000360
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop

08004688 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
	__asm volatile
 800468e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004692:	f383 8811 	msr	BASEPRI, r3
 8004696:	f3bf 8f6f 	isb	sy
 800469a:	f3bf 8f4f 	dsb	sy
 800469e:	607b      	str	r3, [r7, #4]
}
 80046a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80046a2:	f7ff f919 	bl	80038d8 <xTaskIncrementTick>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d003      	beq.n	80046b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80046ac:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <xPortSysTickHandler+0x40>)
 80046ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046b2:	601a      	str	r2, [r3, #0]
 80046b4:	2300      	movs	r3, #0
 80046b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	f383 8811 	msr	BASEPRI, r3
}
 80046be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80046c0:	bf00      	nop
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	e000ed04 	.word	0xe000ed04

080046cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80046d0:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <vPortSetupTimerInterrupt+0x34>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80046d6:	4b0b      	ldr	r3, [pc, #44]	; (8004704 <vPortSetupTimerInterrupt+0x38>)
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80046dc:	4b0a      	ldr	r3, [pc, #40]	; (8004708 <vPortSetupTimerInterrupt+0x3c>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a0a      	ldr	r2, [pc, #40]	; (800470c <vPortSetupTimerInterrupt+0x40>)
 80046e2:	fba2 2303 	umull	r2, r3, r2, r3
 80046e6:	099b      	lsrs	r3, r3, #6
 80046e8:	4a09      	ldr	r2, [pc, #36]	; (8004710 <vPortSetupTimerInterrupt+0x44>)
 80046ea:	3b01      	subs	r3, #1
 80046ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80046ee:	4b04      	ldr	r3, [pc, #16]	; (8004700 <vPortSetupTimerInterrupt+0x34>)
 80046f0:	2207      	movs	r2, #7
 80046f2:	601a      	str	r2, [r3, #0]
}
 80046f4:	bf00      	nop
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	e000e010 	.word	0xe000e010
 8004704:	e000e018 	.word	0xe000e018
 8004708:	20000000 	.word	0x20000000
 800470c:	10624dd3 	.word	0x10624dd3
 8004710:	e000e014 	.word	0xe000e014

08004714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004714:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004724 <vPortEnableVFP+0x10>
 8004718:	6801      	ldr	r1, [r0, #0]
 800471a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800471e:	6001      	str	r1, [r0, #0]
 8004720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004722:	bf00      	nop
 8004724:	e000ed88 	.word	0xe000ed88

08004728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004728:	b480      	push	{r7}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800472e:	f3ef 8305 	mrs	r3, IPSR
 8004732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2b0f      	cmp	r3, #15
 8004738:	d914      	bls.n	8004764 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800473a:	4a17      	ldr	r2, [pc, #92]	; (8004798 <vPortValidateInterruptPriority+0x70>)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4413      	add	r3, r2
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004744:	4b15      	ldr	r3, [pc, #84]	; (800479c <vPortValidateInterruptPriority+0x74>)
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	7afa      	ldrb	r2, [r7, #11]
 800474a:	429a      	cmp	r2, r3
 800474c:	d20a      	bcs.n	8004764 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800474e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004752:	f383 8811 	msr	BASEPRI, r3
 8004756:	f3bf 8f6f 	isb	sy
 800475a:	f3bf 8f4f 	dsb	sy
 800475e:	607b      	str	r3, [r7, #4]
}
 8004760:	bf00      	nop
 8004762:	e7fe      	b.n	8004762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004764:	4b0e      	ldr	r3, [pc, #56]	; (80047a0 <vPortValidateInterruptPriority+0x78>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800476c:	4b0d      	ldr	r3, [pc, #52]	; (80047a4 <vPortValidateInterruptPriority+0x7c>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d90a      	bls.n	800478a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	603b      	str	r3, [r7, #0]
}
 8004786:	bf00      	nop
 8004788:	e7fe      	b.n	8004788 <vPortValidateInterruptPriority+0x60>
	}
 800478a:	bf00      	nop
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	e000e3f0 	.word	0xe000e3f0
 800479c:	2000048c 	.word	0x2000048c
 80047a0:	e000ed0c 	.word	0xe000ed0c
 80047a4:	20000490 	.word	0x20000490

080047a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b08a      	sub	sp, #40	; 0x28
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80047b4:	f7fe ffe6 	bl	8003784 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80047b8:	4b5b      	ldr	r3, [pc, #364]	; (8004928 <pvPortMalloc+0x180>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d101      	bne.n	80047c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80047c0:	f000 f920 	bl	8004a04 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80047c4:	4b59      	ldr	r3, [pc, #356]	; (800492c <pvPortMalloc+0x184>)
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f040 8093 	bne.w	80048f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d01d      	beq.n	8004814 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80047d8:	2208      	movs	r2, #8
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4413      	add	r3, r2
 80047de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d014      	beq.n	8004814 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f023 0307 	bic.w	r3, r3, #7
 80047f0:	3308      	adds	r3, #8
 80047f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f003 0307 	and.w	r3, r3, #7
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00a      	beq.n	8004814 <pvPortMalloc+0x6c>
	__asm volatile
 80047fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004802:	f383 8811 	msr	BASEPRI, r3
 8004806:	f3bf 8f6f 	isb	sy
 800480a:	f3bf 8f4f 	dsb	sy
 800480e:	617b      	str	r3, [r7, #20]
}
 8004810:	bf00      	nop
 8004812:	e7fe      	b.n	8004812 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d06e      	beq.n	80048f8 <pvPortMalloc+0x150>
 800481a:	4b45      	ldr	r3, [pc, #276]	; (8004930 <pvPortMalloc+0x188>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	429a      	cmp	r2, r3
 8004822:	d869      	bhi.n	80048f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004824:	4b43      	ldr	r3, [pc, #268]	; (8004934 <pvPortMalloc+0x18c>)
 8004826:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004828:	4b42      	ldr	r3, [pc, #264]	; (8004934 <pvPortMalloc+0x18c>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800482e:	e004      	b.n	800483a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800483a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	429a      	cmp	r2, r3
 8004842:	d903      	bls.n	800484c <pvPortMalloc+0xa4>
 8004844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1f1      	bne.n	8004830 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800484c:	4b36      	ldr	r3, [pc, #216]	; (8004928 <pvPortMalloc+0x180>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004852:	429a      	cmp	r2, r3
 8004854:	d050      	beq.n	80048f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004856:	6a3b      	ldr	r3, [r7, #32]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2208      	movs	r2, #8
 800485c:	4413      	add	r3, r2
 800485e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	6a3b      	ldr	r3, [r7, #32]
 8004866:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	1ad2      	subs	r2, r2, r3
 8004870:	2308      	movs	r3, #8
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	429a      	cmp	r2, r3
 8004876:	d91f      	bls.n	80048b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4413      	add	r3, r2
 800487e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	2b00      	cmp	r3, #0
 8004888:	d00a      	beq.n	80048a0 <pvPortMalloc+0xf8>
	__asm volatile
 800488a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	613b      	str	r3, [r7, #16]
}
 800489c:	bf00      	nop
 800489e:	e7fe      	b.n	800489e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	1ad2      	subs	r2, r2, r3
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80048b2:	69b8      	ldr	r0, [r7, #24]
 80048b4:	f000 f908 	bl	8004ac8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80048b8:	4b1d      	ldr	r3, [pc, #116]	; (8004930 <pvPortMalloc+0x188>)
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	4a1b      	ldr	r2, [pc, #108]	; (8004930 <pvPortMalloc+0x188>)
 80048c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80048c6:	4b1a      	ldr	r3, [pc, #104]	; (8004930 <pvPortMalloc+0x188>)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	4b1b      	ldr	r3, [pc, #108]	; (8004938 <pvPortMalloc+0x190>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d203      	bcs.n	80048da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80048d2:	4b17      	ldr	r3, [pc, #92]	; (8004930 <pvPortMalloc+0x188>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a18      	ldr	r2, [pc, #96]	; (8004938 <pvPortMalloc+0x190>)
 80048d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80048da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	4b13      	ldr	r3, [pc, #76]	; (800492c <pvPortMalloc+0x184>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	431a      	orrs	r2, r3
 80048e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80048e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ea:	2200      	movs	r2, #0
 80048ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80048ee:	4b13      	ldr	r3, [pc, #76]	; (800493c <pvPortMalloc+0x194>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	3301      	adds	r3, #1
 80048f4:	4a11      	ldr	r2, [pc, #68]	; (800493c <pvPortMalloc+0x194>)
 80048f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80048f8:	f7fe ff52 	bl	80037a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	f003 0307 	and.w	r3, r3, #7
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00a      	beq.n	800491c <pvPortMalloc+0x174>
	__asm volatile
 8004906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490a:	f383 8811 	msr	BASEPRI, r3
 800490e:	f3bf 8f6f 	isb	sy
 8004912:	f3bf 8f4f 	dsb	sy
 8004916:	60fb      	str	r3, [r7, #12]
}
 8004918:	bf00      	nop
 800491a:	e7fe      	b.n	800491a <pvPortMalloc+0x172>
	return pvReturn;
 800491c:	69fb      	ldr	r3, [r7, #28]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3728      	adds	r7, #40	; 0x28
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	2000409c 	.word	0x2000409c
 800492c:	200040b0 	.word	0x200040b0
 8004930:	200040a0 	.word	0x200040a0
 8004934:	20004094 	.word	0x20004094
 8004938:	200040a4 	.word	0x200040a4
 800493c:	200040a8 	.word	0x200040a8

08004940 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d04d      	beq.n	80049ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004952:	2308      	movs	r3, #8
 8004954:	425b      	negs	r3, r3
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4413      	add	r3, r2
 800495a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	4b24      	ldr	r3, [pc, #144]	; (80049f8 <vPortFree+0xb8>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4013      	ands	r3, r2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10a      	bne.n	8004984 <vPortFree+0x44>
	__asm volatile
 800496e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004972:	f383 8811 	msr	BASEPRI, r3
 8004976:	f3bf 8f6f 	isb	sy
 800497a:	f3bf 8f4f 	dsb	sy
 800497e:	60fb      	str	r3, [r7, #12]
}
 8004980:	bf00      	nop
 8004982:	e7fe      	b.n	8004982 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00a      	beq.n	80049a2 <vPortFree+0x62>
	__asm volatile
 800498c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	60bb      	str	r3, [r7, #8]
}
 800499e:	bf00      	nop
 80049a0:	e7fe      	b.n	80049a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	4b14      	ldr	r3, [pc, #80]	; (80049f8 <vPortFree+0xb8>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4013      	ands	r3, r2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d01e      	beq.n	80049ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d11a      	bne.n	80049ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	4b0e      	ldr	r3, [pc, #56]	; (80049f8 <vPortFree+0xb8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	43db      	mvns	r3, r3
 80049c2:	401a      	ands	r2, r3
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80049c8:	f7fe fedc 	bl	8003784 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	4b0a      	ldr	r3, [pc, #40]	; (80049fc <vPortFree+0xbc>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4413      	add	r3, r2
 80049d6:	4a09      	ldr	r2, [pc, #36]	; (80049fc <vPortFree+0xbc>)
 80049d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80049da:	6938      	ldr	r0, [r7, #16]
 80049dc:	f000 f874 	bl	8004ac8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80049e0:	4b07      	ldr	r3, [pc, #28]	; (8004a00 <vPortFree+0xc0>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	3301      	adds	r3, #1
 80049e6:	4a06      	ldr	r2, [pc, #24]	; (8004a00 <vPortFree+0xc0>)
 80049e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80049ea:	f7fe fed9 	bl	80037a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80049ee:	bf00      	nop
 80049f0:	3718      	adds	r7, #24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	200040b0 	.word	0x200040b0
 80049fc:	200040a0 	.word	0x200040a0
 8004a00:	200040ac 	.word	0x200040ac

08004a04 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004a0a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004a0e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004a10:	4b27      	ldr	r3, [pc, #156]	; (8004ab0 <prvHeapInit+0xac>)
 8004a12:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00c      	beq.n	8004a38 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3307      	adds	r3, #7
 8004a22:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0307 	bic.w	r3, r3, #7
 8004a2a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	4a1f      	ldr	r2, [pc, #124]	; (8004ab0 <prvHeapInit+0xac>)
 8004a34:	4413      	add	r3, r2
 8004a36:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a3c:	4a1d      	ldr	r2, [pc, #116]	; (8004ab4 <prvHeapInit+0xb0>)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a42:	4b1c      	ldr	r3, [pc, #112]	; (8004ab4 <prvHeapInit+0xb0>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004a50:	2208      	movs	r2, #8
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	1a9b      	subs	r3, r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0307 	bic.w	r3, r3, #7
 8004a5e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4a15      	ldr	r2, [pc, #84]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a64:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004a66:	4b14      	ldr	r3, [pc, #80]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004a6e:	4b12      	ldr	r3, [pc, #72]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	1ad2      	subs	r2, r2, r3
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004a84:	4b0c      	ldr	r3, [pc, #48]	; (8004ab8 <prvHeapInit+0xb4>)
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	4a0a      	ldr	r2, [pc, #40]	; (8004abc <prvHeapInit+0xb8>)
 8004a92:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	4a09      	ldr	r2, [pc, #36]	; (8004ac0 <prvHeapInit+0xbc>)
 8004a9a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004a9c:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <prvHeapInit+0xc0>)
 8004a9e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004aa2:	601a      	str	r2, [r3, #0]
}
 8004aa4:	bf00      	nop
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	20000494 	.word	0x20000494
 8004ab4:	20004094 	.word	0x20004094
 8004ab8:	2000409c 	.word	0x2000409c
 8004abc:	200040a4 	.word	0x200040a4
 8004ac0:	200040a0 	.word	0x200040a0
 8004ac4:	200040b0 	.word	0x200040b0

08004ac8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ad0:	4b28      	ldr	r3, [pc, #160]	; (8004b74 <prvInsertBlockIntoFreeList+0xac>)
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	e002      	b.n	8004adc <prvInsertBlockIntoFreeList+0x14>
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d8f7      	bhi.n	8004ad6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	4413      	add	r3, r2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d108      	bne.n	8004b0a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	685a      	ldr	r2, [r3, #4]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	441a      	add	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	441a      	add	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d118      	bne.n	8004b50 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <prvInsertBlockIntoFreeList+0xb0>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d00d      	beq.n	8004b46 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	441a      	add	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	601a      	str	r2, [r3, #0]
 8004b44:	e008      	b.n	8004b58 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b46:	4b0c      	ldr	r3, [pc, #48]	; (8004b78 <prvInsertBlockIntoFreeList+0xb0>)
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	e003      	b.n	8004b58 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d002      	beq.n	8004b66 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b66:	bf00      	nop
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	20004094 	.word	0x20004094
 8004b78:	2000409c 	.word	0x2000409c

08004b7c <siprintf>:
 8004b7c:	b40e      	push	{r1, r2, r3}
 8004b7e:	b500      	push	{lr}
 8004b80:	b09c      	sub	sp, #112	; 0x70
 8004b82:	ab1d      	add	r3, sp, #116	; 0x74
 8004b84:	9002      	str	r0, [sp, #8]
 8004b86:	9006      	str	r0, [sp, #24]
 8004b88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b8c:	4809      	ldr	r0, [pc, #36]	; (8004bb4 <siprintf+0x38>)
 8004b8e:	9107      	str	r1, [sp, #28]
 8004b90:	9104      	str	r1, [sp, #16]
 8004b92:	4909      	ldr	r1, [pc, #36]	; (8004bb8 <siprintf+0x3c>)
 8004b94:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b98:	9105      	str	r1, [sp, #20]
 8004b9a:	6800      	ldr	r0, [r0, #0]
 8004b9c:	9301      	str	r3, [sp, #4]
 8004b9e:	a902      	add	r1, sp, #8
 8004ba0:	f000 f8a8 	bl	8004cf4 <_svfiprintf_r>
 8004ba4:	9b02      	ldr	r3, [sp, #8]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	701a      	strb	r2, [r3, #0]
 8004baa:	b01c      	add	sp, #112	; 0x70
 8004bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bb0:	b003      	add	sp, #12
 8004bb2:	4770      	bx	lr
 8004bb4:	2000005c 	.word	0x2000005c
 8004bb8:	ffff0208 	.word	0xffff0208

08004bbc <memset>:
 8004bbc:	4402      	add	r2, r0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d100      	bne.n	8004bc6 <memset+0xa>
 8004bc4:	4770      	bx	lr
 8004bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8004bca:	e7f9      	b.n	8004bc0 <memset+0x4>

08004bcc <__errno>:
 8004bcc:	4b01      	ldr	r3, [pc, #4]	; (8004bd4 <__errno+0x8>)
 8004bce:	6818      	ldr	r0, [r3, #0]
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	2000005c 	.word	0x2000005c

08004bd8 <__libc_init_array>:
 8004bd8:	b570      	push	{r4, r5, r6, lr}
 8004bda:	4d0d      	ldr	r5, [pc, #52]	; (8004c10 <__libc_init_array+0x38>)
 8004bdc:	4c0d      	ldr	r4, [pc, #52]	; (8004c14 <__libc_init_array+0x3c>)
 8004bde:	1b64      	subs	r4, r4, r5
 8004be0:	10a4      	asrs	r4, r4, #2
 8004be2:	2600      	movs	r6, #0
 8004be4:	42a6      	cmp	r6, r4
 8004be6:	d109      	bne.n	8004bfc <__libc_init_array+0x24>
 8004be8:	4d0b      	ldr	r5, [pc, #44]	; (8004c18 <__libc_init_array+0x40>)
 8004bea:	4c0c      	ldr	r4, [pc, #48]	; (8004c1c <__libc_init_array+0x44>)
 8004bec:	f000 fc6a 	bl	80054c4 <_init>
 8004bf0:	1b64      	subs	r4, r4, r5
 8004bf2:	10a4      	asrs	r4, r4, #2
 8004bf4:	2600      	movs	r6, #0
 8004bf6:	42a6      	cmp	r6, r4
 8004bf8:	d105      	bne.n	8004c06 <__libc_init_array+0x2e>
 8004bfa:	bd70      	pop	{r4, r5, r6, pc}
 8004bfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c00:	4798      	blx	r3
 8004c02:	3601      	adds	r6, #1
 8004c04:	e7ee      	b.n	8004be4 <__libc_init_array+0xc>
 8004c06:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c0a:	4798      	blx	r3
 8004c0c:	3601      	adds	r6, #1
 8004c0e:	e7f2      	b.n	8004bf6 <__libc_init_array+0x1e>
 8004c10:	08005638 	.word	0x08005638
 8004c14:	08005638 	.word	0x08005638
 8004c18:	08005638 	.word	0x08005638
 8004c1c:	0800563c 	.word	0x0800563c

08004c20 <__retarget_lock_acquire_recursive>:
 8004c20:	4770      	bx	lr

08004c22 <__retarget_lock_release_recursive>:
 8004c22:	4770      	bx	lr

08004c24 <memcpy>:
 8004c24:	440a      	add	r2, r1
 8004c26:	4291      	cmp	r1, r2
 8004c28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004c2c:	d100      	bne.n	8004c30 <memcpy+0xc>
 8004c2e:	4770      	bx	lr
 8004c30:	b510      	push	{r4, lr}
 8004c32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c3a:	4291      	cmp	r1, r2
 8004c3c:	d1f9      	bne.n	8004c32 <memcpy+0xe>
 8004c3e:	bd10      	pop	{r4, pc}

08004c40 <__ssputs_r>:
 8004c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c44:	688e      	ldr	r6, [r1, #8]
 8004c46:	461f      	mov	r7, r3
 8004c48:	42be      	cmp	r6, r7
 8004c4a:	680b      	ldr	r3, [r1, #0]
 8004c4c:	4682      	mov	sl, r0
 8004c4e:	460c      	mov	r4, r1
 8004c50:	4690      	mov	r8, r2
 8004c52:	d82c      	bhi.n	8004cae <__ssputs_r+0x6e>
 8004c54:	898a      	ldrh	r2, [r1, #12]
 8004c56:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c5a:	d026      	beq.n	8004caa <__ssputs_r+0x6a>
 8004c5c:	6965      	ldr	r5, [r4, #20]
 8004c5e:	6909      	ldr	r1, [r1, #16]
 8004c60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c64:	eba3 0901 	sub.w	r9, r3, r1
 8004c68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c6c:	1c7b      	adds	r3, r7, #1
 8004c6e:	444b      	add	r3, r9
 8004c70:	106d      	asrs	r5, r5, #1
 8004c72:	429d      	cmp	r5, r3
 8004c74:	bf38      	it	cc
 8004c76:	461d      	movcc	r5, r3
 8004c78:	0553      	lsls	r3, r2, #21
 8004c7a:	d527      	bpl.n	8004ccc <__ssputs_r+0x8c>
 8004c7c:	4629      	mov	r1, r5
 8004c7e:	f000 f957 	bl	8004f30 <_malloc_r>
 8004c82:	4606      	mov	r6, r0
 8004c84:	b360      	cbz	r0, 8004ce0 <__ssputs_r+0xa0>
 8004c86:	6921      	ldr	r1, [r4, #16]
 8004c88:	464a      	mov	r2, r9
 8004c8a:	f7ff ffcb 	bl	8004c24 <memcpy>
 8004c8e:	89a3      	ldrh	r3, [r4, #12]
 8004c90:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c98:	81a3      	strh	r3, [r4, #12]
 8004c9a:	6126      	str	r6, [r4, #16]
 8004c9c:	6165      	str	r5, [r4, #20]
 8004c9e:	444e      	add	r6, r9
 8004ca0:	eba5 0509 	sub.w	r5, r5, r9
 8004ca4:	6026      	str	r6, [r4, #0]
 8004ca6:	60a5      	str	r5, [r4, #8]
 8004ca8:	463e      	mov	r6, r7
 8004caa:	42be      	cmp	r6, r7
 8004cac:	d900      	bls.n	8004cb0 <__ssputs_r+0x70>
 8004cae:	463e      	mov	r6, r7
 8004cb0:	6820      	ldr	r0, [r4, #0]
 8004cb2:	4632      	mov	r2, r6
 8004cb4:	4641      	mov	r1, r8
 8004cb6:	f000 fb86 	bl	80053c6 <memmove>
 8004cba:	68a3      	ldr	r3, [r4, #8]
 8004cbc:	1b9b      	subs	r3, r3, r6
 8004cbe:	60a3      	str	r3, [r4, #8]
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	4433      	add	r3, r6
 8004cc4:	6023      	str	r3, [r4, #0]
 8004cc6:	2000      	movs	r0, #0
 8004cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ccc:	462a      	mov	r2, r5
 8004cce:	f000 fb4b 	bl	8005368 <_realloc_r>
 8004cd2:	4606      	mov	r6, r0
 8004cd4:	2800      	cmp	r0, #0
 8004cd6:	d1e0      	bne.n	8004c9a <__ssputs_r+0x5a>
 8004cd8:	6921      	ldr	r1, [r4, #16]
 8004cda:	4650      	mov	r0, sl
 8004cdc:	f000 fb9e 	bl	800541c <_free_r>
 8004ce0:	230c      	movs	r3, #12
 8004ce2:	f8ca 3000 	str.w	r3, [sl]
 8004ce6:	89a3      	ldrh	r3, [r4, #12]
 8004ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cec:	81a3      	strh	r3, [r4, #12]
 8004cee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cf2:	e7e9      	b.n	8004cc8 <__ssputs_r+0x88>

08004cf4 <_svfiprintf_r>:
 8004cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf8:	4698      	mov	r8, r3
 8004cfa:	898b      	ldrh	r3, [r1, #12]
 8004cfc:	061b      	lsls	r3, r3, #24
 8004cfe:	b09d      	sub	sp, #116	; 0x74
 8004d00:	4607      	mov	r7, r0
 8004d02:	460d      	mov	r5, r1
 8004d04:	4614      	mov	r4, r2
 8004d06:	d50e      	bpl.n	8004d26 <_svfiprintf_r+0x32>
 8004d08:	690b      	ldr	r3, [r1, #16]
 8004d0a:	b963      	cbnz	r3, 8004d26 <_svfiprintf_r+0x32>
 8004d0c:	2140      	movs	r1, #64	; 0x40
 8004d0e:	f000 f90f 	bl	8004f30 <_malloc_r>
 8004d12:	6028      	str	r0, [r5, #0]
 8004d14:	6128      	str	r0, [r5, #16]
 8004d16:	b920      	cbnz	r0, 8004d22 <_svfiprintf_r+0x2e>
 8004d18:	230c      	movs	r3, #12
 8004d1a:	603b      	str	r3, [r7, #0]
 8004d1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d20:	e0d0      	b.n	8004ec4 <_svfiprintf_r+0x1d0>
 8004d22:	2340      	movs	r3, #64	; 0x40
 8004d24:	616b      	str	r3, [r5, #20]
 8004d26:	2300      	movs	r3, #0
 8004d28:	9309      	str	r3, [sp, #36]	; 0x24
 8004d2a:	2320      	movs	r3, #32
 8004d2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d30:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d34:	2330      	movs	r3, #48	; 0x30
 8004d36:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004edc <_svfiprintf_r+0x1e8>
 8004d3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d3e:	f04f 0901 	mov.w	r9, #1
 8004d42:	4623      	mov	r3, r4
 8004d44:	469a      	mov	sl, r3
 8004d46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d4a:	b10a      	cbz	r2, 8004d50 <_svfiprintf_r+0x5c>
 8004d4c:	2a25      	cmp	r2, #37	; 0x25
 8004d4e:	d1f9      	bne.n	8004d44 <_svfiprintf_r+0x50>
 8004d50:	ebba 0b04 	subs.w	fp, sl, r4
 8004d54:	d00b      	beq.n	8004d6e <_svfiprintf_r+0x7a>
 8004d56:	465b      	mov	r3, fp
 8004d58:	4622      	mov	r2, r4
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	4638      	mov	r0, r7
 8004d5e:	f7ff ff6f 	bl	8004c40 <__ssputs_r>
 8004d62:	3001      	adds	r0, #1
 8004d64:	f000 80a9 	beq.w	8004eba <_svfiprintf_r+0x1c6>
 8004d68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d6a:	445a      	add	r2, fp
 8004d6c:	9209      	str	r2, [sp, #36]	; 0x24
 8004d6e:	f89a 3000 	ldrb.w	r3, [sl]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	f000 80a1 	beq.w	8004eba <_svfiprintf_r+0x1c6>
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d82:	f10a 0a01 	add.w	sl, sl, #1
 8004d86:	9304      	str	r3, [sp, #16]
 8004d88:	9307      	str	r3, [sp, #28]
 8004d8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d8e:	931a      	str	r3, [sp, #104]	; 0x68
 8004d90:	4654      	mov	r4, sl
 8004d92:	2205      	movs	r2, #5
 8004d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d98:	4850      	ldr	r0, [pc, #320]	; (8004edc <_svfiprintf_r+0x1e8>)
 8004d9a:	f7fb fa29 	bl	80001f0 <memchr>
 8004d9e:	9a04      	ldr	r2, [sp, #16]
 8004da0:	b9d8      	cbnz	r0, 8004dda <_svfiprintf_r+0xe6>
 8004da2:	06d0      	lsls	r0, r2, #27
 8004da4:	bf44      	itt	mi
 8004da6:	2320      	movmi	r3, #32
 8004da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004dac:	0711      	lsls	r1, r2, #28
 8004dae:	bf44      	itt	mi
 8004db0:	232b      	movmi	r3, #43	; 0x2b
 8004db2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004db6:	f89a 3000 	ldrb.w	r3, [sl]
 8004dba:	2b2a      	cmp	r3, #42	; 0x2a
 8004dbc:	d015      	beq.n	8004dea <_svfiprintf_r+0xf6>
 8004dbe:	9a07      	ldr	r2, [sp, #28]
 8004dc0:	4654      	mov	r4, sl
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	f04f 0c0a 	mov.w	ip, #10
 8004dc8:	4621      	mov	r1, r4
 8004dca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dce:	3b30      	subs	r3, #48	; 0x30
 8004dd0:	2b09      	cmp	r3, #9
 8004dd2:	d94d      	bls.n	8004e70 <_svfiprintf_r+0x17c>
 8004dd4:	b1b0      	cbz	r0, 8004e04 <_svfiprintf_r+0x110>
 8004dd6:	9207      	str	r2, [sp, #28]
 8004dd8:	e014      	b.n	8004e04 <_svfiprintf_r+0x110>
 8004dda:	eba0 0308 	sub.w	r3, r0, r8
 8004dde:	fa09 f303 	lsl.w	r3, r9, r3
 8004de2:	4313      	orrs	r3, r2
 8004de4:	9304      	str	r3, [sp, #16]
 8004de6:	46a2      	mov	sl, r4
 8004de8:	e7d2      	b.n	8004d90 <_svfiprintf_r+0x9c>
 8004dea:	9b03      	ldr	r3, [sp, #12]
 8004dec:	1d19      	adds	r1, r3, #4
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	9103      	str	r1, [sp, #12]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	bfbb      	ittet	lt
 8004df6:	425b      	neglt	r3, r3
 8004df8:	f042 0202 	orrlt.w	r2, r2, #2
 8004dfc:	9307      	strge	r3, [sp, #28]
 8004dfe:	9307      	strlt	r3, [sp, #28]
 8004e00:	bfb8      	it	lt
 8004e02:	9204      	strlt	r2, [sp, #16]
 8004e04:	7823      	ldrb	r3, [r4, #0]
 8004e06:	2b2e      	cmp	r3, #46	; 0x2e
 8004e08:	d10c      	bne.n	8004e24 <_svfiprintf_r+0x130>
 8004e0a:	7863      	ldrb	r3, [r4, #1]
 8004e0c:	2b2a      	cmp	r3, #42	; 0x2a
 8004e0e:	d134      	bne.n	8004e7a <_svfiprintf_r+0x186>
 8004e10:	9b03      	ldr	r3, [sp, #12]
 8004e12:	1d1a      	adds	r2, r3, #4
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	9203      	str	r2, [sp, #12]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bfb8      	it	lt
 8004e1c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004e20:	3402      	adds	r4, #2
 8004e22:	9305      	str	r3, [sp, #20]
 8004e24:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004eec <_svfiprintf_r+0x1f8>
 8004e28:	7821      	ldrb	r1, [r4, #0]
 8004e2a:	2203      	movs	r2, #3
 8004e2c:	4650      	mov	r0, sl
 8004e2e:	f7fb f9df 	bl	80001f0 <memchr>
 8004e32:	b138      	cbz	r0, 8004e44 <_svfiprintf_r+0x150>
 8004e34:	9b04      	ldr	r3, [sp, #16]
 8004e36:	eba0 000a 	sub.w	r0, r0, sl
 8004e3a:	2240      	movs	r2, #64	; 0x40
 8004e3c:	4082      	lsls	r2, r0
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	3401      	adds	r4, #1
 8004e42:	9304      	str	r3, [sp, #16]
 8004e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e48:	4825      	ldr	r0, [pc, #148]	; (8004ee0 <_svfiprintf_r+0x1ec>)
 8004e4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e4e:	2206      	movs	r2, #6
 8004e50:	f7fb f9ce 	bl	80001f0 <memchr>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	d038      	beq.n	8004eca <_svfiprintf_r+0x1d6>
 8004e58:	4b22      	ldr	r3, [pc, #136]	; (8004ee4 <_svfiprintf_r+0x1f0>)
 8004e5a:	bb1b      	cbnz	r3, 8004ea4 <_svfiprintf_r+0x1b0>
 8004e5c:	9b03      	ldr	r3, [sp, #12]
 8004e5e:	3307      	adds	r3, #7
 8004e60:	f023 0307 	bic.w	r3, r3, #7
 8004e64:	3308      	adds	r3, #8
 8004e66:	9303      	str	r3, [sp, #12]
 8004e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e6a:	4433      	add	r3, r6
 8004e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8004e6e:	e768      	b.n	8004d42 <_svfiprintf_r+0x4e>
 8004e70:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e74:	460c      	mov	r4, r1
 8004e76:	2001      	movs	r0, #1
 8004e78:	e7a6      	b.n	8004dc8 <_svfiprintf_r+0xd4>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	3401      	adds	r4, #1
 8004e7e:	9305      	str	r3, [sp, #20]
 8004e80:	4619      	mov	r1, r3
 8004e82:	f04f 0c0a 	mov.w	ip, #10
 8004e86:	4620      	mov	r0, r4
 8004e88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e8c:	3a30      	subs	r2, #48	; 0x30
 8004e8e:	2a09      	cmp	r2, #9
 8004e90:	d903      	bls.n	8004e9a <_svfiprintf_r+0x1a6>
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d0c6      	beq.n	8004e24 <_svfiprintf_r+0x130>
 8004e96:	9105      	str	r1, [sp, #20]
 8004e98:	e7c4      	b.n	8004e24 <_svfiprintf_r+0x130>
 8004e9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e9e:	4604      	mov	r4, r0
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e7f0      	b.n	8004e86 <_svfiprintf_r+0x192>
 8004ea4:	ab03      	add	r3, sp, #12
 8004ea6:	9300      	str	r3, [sp, #0]
 8004ea8:	462a      	mov	r2, r5
 8004eaa:	4b0f      	ldr	r3, [pc, #60]	; (8004ee8 <_svfiprintf_r+0x1f4>)
 8004eac:	a904      	add	r1, sp, #16
 8004eae:	4638      	mov	r0, r7
 8004eb0:	f3af 8000 	nop.w
 8004eb4:	1c42      	adds	r2, r0, #1
 8004eb6:	4606      	mov	r6, r0
 8004eb8:	d1d6      	bne.n	8004e68 <_svfiprintf_r+0x174>
 8004eba:	89ab      	ldrh	r3, [r5, #12]
 8004ebc:	065b      	lsls	r3, r3, #25
 8004ebe:	f53f af2d 	bmi.w	8004d1c <_svfiprintf_r+0x28>
 8004ec2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ec4:	b01d      	add	sp, #116	; 0x74
 8004ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004eca:	ab03      	add	r3, sp, #12
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	462a      	mov	r2, r5
 8004ed0:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <_svfiprintf_r+0x1f4>)
 8004ed2:	a904      	add	r1, sp, #16
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	f000 f919 	bl	800510c <_printf_i>
 8004eda:	e7eb      	b.n	8004eb4 <_svfiprintf_r+0x1c0>
 8004edc:	080055fc 	.word	0x080055fc
 8004ee0:	08005606 	.word	0x08005606
 8004ee4:	00000000 	.word	0x00000000
 8004ee8:	08004c41 	.word	0x08004c41
 8004eec:	08005602 	.word	0x08005602

08004ef0 <sbrk_aligned>:
 8004ef0:	b570      	push	{r4, r5, r6, lr}
 8004ef2:	4e0e      	ldr	r6, [pc, #56]	; (8004f2c <sbrk_aligned+0x3c>)
 8004ef4:	460c      	mov	r4, r1
 8004ef6:	6831      	ldr	r1, [r6, #0]
 8004ef8:	4605      	mov	r5, r0
 8004efa:	b911      	cbnz	r1, 8004f02 <sbrk_aligned+0x12>
 8004efc:	f000 fa7e 	bl	80053fc <_sbrk_r>
 8004f00:	6030      	str	r0, [r6, #0]
 8004f02:	4621      	mov	r1, r4
 8004f04:	4628      	mov	r0, r5
 8004f06:	f000 fa79 	bl	80053fc <_sbrk_r>
 8004f0a:	1c43      	adds	r3, r0, #1
 8004f0c:	d00a      	beq.n	8004f24 <sbrk_aligned+0x34>
 8004f0e:	1cc4      	adds	r4, r0, #3
 8004f10:	f024 0403 	bic.w	r4, r4, #3
 8004f14:	42a0      	cmp	r0, r4
 8004f16:	d007      	beq.n	8004f28 <sbrk_aligned+0x38>
 8004f18:	1a21      	subs	r1, r4, r0
 8004f1a:	4628      	mov	r0, r5
 8004f1c:	f000 fa6e 	bl	80053fc <_sbrk_r>
 8004f20:	3001      	adds	r0, #1
 8004f22:	d101      	bne.n	8004f28 <sbrk_aligned+0x38>
 8004f24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004f28:	4620      	mov	r0, r4
 8004f2a:	bd70      	pop	{r4, r5, r6, pc}
 8004f2c:	200041f4 	.word	0x200041f4

08004f30 <_malloc_r>:
 8004f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f34:	1ccd      	adds	r5, r1, #3
 8004f36:	f025 0503 	bic.w	r5, r5, #3
 8004f3a:	3508      	adds	r5, #8
 8004f3c:	2d0c      	cmp	r5, #12
 8004f3e:	bf38      	it	cc
 8004f40:	250c      	movcc	r5, #12
 8004f42:	2d00      	cmp	r5, #0
 8004f44:	4607      	mov	r7, r0
 8004f46:	db01      	blt.n	8004f4c <_malloc_r+0x1c>
 8004f48:	42a9      	cmp	r1, r5
 8004f4a:	d905      	bls.n	8004f58 <_malloc_r+0x28>
 8004f4c:	230c      	movs	r3, #12
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	2600      	movs	r6, #0
 8004f52:	4630      	mov	r0, r6
 8004f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f58:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800502c <_malloc_r+0xfc>
 8004f5c:	f000 f9f8 	bl	8005350 <__malloc_lock>
 8004f60:	f8d8 3000 	ldr.w	r3, [r8]
 8004f64:	461c      	mov	r4, r3
 8004f66:	bb5c      	cbnz	r4, 8004fc0 <_malloc_r+0x90>
 8004f68:	4629      	mov	r1, r5
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	f7ff ffc0 	bl	8004ef0 <sbrk_aligned>
 8004f70:	1c43      	adds	r3, r0, #1
 8004f72:	4604      	mov	r4, r0
 8004f74:	d155      	bne.n	8005022 <_malloc_r+0xf2>
 8004f76:	f8d8 4000 	ldr.w	r4, [r8]
 8004f7a:	4626      	mov	r6, r4
 8004f7c:	2e00      	cmp	r6, #0
 8004f7e:	d145      	bne.n	800500c <_malloc_r+0xdc>
 8004f80:	2c00      	cmp	r4, #0
 8004f82:	d048      	beq.n	8005016 <_malloc_r+0xe6>
 8004f84:	6823      	ldr	r3, [r4, #0]
 8004f86:	4631      	mov	r1, r6
 8004f88:	4638      	mov	r0, r7
 8004f8a:	eb04 0903 	add.w	r9, r4, r3
 8004f8e:	f000 fa35 	bl	80053fc <_sbrk_r>
 8004f92:	4581      	cmp	r9, r0
 8004f94:	d13f      	bne.n	8005016 <_malloc_r+0xe6>
 8004f96:	6821      	ldr	r1, [r4, #0]
 8004f98:	1a6d      	subs	r5, r5, r1
 8004f9a:	4629      	mov	r1, r5
 8004f9c:	4638      	mov	r0, r7
 8004f9e:	f7ff ffa7 	bl	8004ef0 <sbrk_aligned>
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d037      	beq.n	8005016 <_malloc_r+0xe6>
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	442b      	add	r3, r5
 8004faa:	6023      	str	r3, [r4, #0]
 8004fac:	f8d8 3000 	ldr.w	r3, [r8]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d038      	beq.n	8005026 <_malloc_r+0xf6>
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	42a2      	cmp	r2, r4
 8004fb8:	d12b      	bne.n	8005012 <_malloc_r+0xe2>
 8004fba:	2200      	movs	r2, #0
 8004fbc:	605a      	str	r2, [r3, #4]
 8004fbe:	e00f      	b.n	8004fe0 <_malloc_r+0xb0>
 8004fc0:	6822      	ldr	r2, [r4, #0]
 8004fc2:	1b52      	subs	r2, r2, r5
 8004fc4:	d41f      	bmi.n	8005006 <_malloc_r+0xd6>
 8004fc6:	2a0b      	cmp	r2, #11
 8004fc8:	d917      	bls.n	8004ffa <_malloc_r+0xca>
 8004fca:	1961      	adds	r1, r4, r5
 8004fcc:	42a3      	cmp	r3, r4
 8004fce:	6025      	str	r5, [r4, #0]
 8004fd0:	bf18      	it	ne
 8004fd2:	6059      	strne	r1, [r3, #4]
 8004fd4:	6863      	ldr	r3, [r4, #4]
 8004fd6:	bf08      	it	eq
 8004fd8:	f8c8 1000 	streq.w	r1, [r8]
 8004fdc:	5162      	str	r2, [r4, r5]
 8004fde:	604b      	str	r3, [r1, #4]
 8004fe0:	4638      	mov	r0, r7
 8004fe2:	f104 060b 	add.w	r6, r4, #11
 8004fe6:	f000 f9b9 	bl	800535c <__malloc_unlock>
 8004fea:	f026 0607 	bic.w	r6, r6, #7
 8004fee:	1d23      	adds	r3, r4, #4
 8004ff0:	1af2      	subs	r2, r6, r3
 8004ff2:	d0ae      	beq.n	8004f52 <_malloc_r+0x22>
 8004ff4:	1b9b      	subs	r3, r3, r6
 8004ff6:	50a3      	str	r3, [r4, r2]
 8004ff8:	e7ab      	b.n	8004f52 <_malloc_r+0x22>
 8004ffa:	42a3      	cmp	r3, r4
 8004ffc:	6862      	ldr	r2, [r4, #4]
 8004ffe:	d1dd      	bne.n	8004fbc <_malloc_r+0x8c>
 8005000:	f8c8 2000 	str.w	r2, [r8]
 8005004:	e7ec      	b.n	8004fe0 <_malloc_r+0xb0>
 8005006:	4623      	mov	r3, r4
 8005008:	6864      	ldr	r4, [r4, #4]
 800500a:	e7ac      	b.n	8004f66 <_malloc_r+0x36>
 800500c:	4634      	mov	r4, r6
 800500e:	6876      	ldr	r6, [r6, #4]
 8005010:	e7b4      	b.n	8004f7c <_malloc_r+0x4c>
 8005012:	4613      	mov	r3, r2
 8005014:	e7cc      	b.n	8004fb0 <_malloc_r+0x80>
 8005016:	230c      	movs	r3, #12
 8005018:	603b      	str	r3, [r7, #0]
 800501a:	4638      	mov	r0, r7
 800501c:	f000 f99e 	bl	800535c <__malloc_unlock>
 8005020:	e797      	b.n	8004f52 <_malloc_r+0x22>
 8005022:	6025      	str	r5, [r4, #0]
 8005024:	e7dc      	b.n	8004fe0 <_malloc_r+0xb0>
 8005026:	605b      	str	r3, [r3, #4]
 8005028:	deff      	udf	#255	; 0xff
 800502a:	bf00      	nop
 800502c:	200041f0 	.word	0x200041f0

08005030 <_printf_common>:
 8005030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005034:	4616      	mov	r6, r2
 8005036:	4699      	mov	r9, r3
 8005038:	688a      	ldr	r2, [r1, #8]
 800503a:	690b      	ldr	r3, [r1, #16]
 800503c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005040:	4293      	cmp	r3, r2
 8005042:	bfb8      	it	lt
 8005044:	4613      	movlt	r3, r2
 8005046:	6033      	str	r3, [r6, #0]
 8005048:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800504c:	4607      	mov	r7, r0
 800504e:	460c      	mov	r4, r1
 8005050:	b10a      	cbz	r2, 8005056 <_printf_common+0x26>
 8005052:	3301      	adds	r3, #1
 8005054:	6033      	str	r3, [r6, #0]
 8005056:	6823      	ldr	r3, [r4, #0]
 8005058:	0699      	lsls	r1, r3, #26
 800505a:	bf42      	ittt	mi
 800505c:	6833      	ldrmi	r3, [r6, #0]
 800505e:	3302      	addmi	r3, #2
 8005060:	6033      	strmi	r3, [r6, #0]
 8005062:	6825      	ldr	r5, [r4, #0]
 8005064:	f015 0506 	ands.w	r5, r5, #6
 8005068:	d106      	bne.n	8005078 <_printf_common+0x48>
 800506a:	f104 0a19 	add.w	sl, r4, #25
 800506e:	68e3      	ldr	r3, [r4, #12]
 8005070:	6832      	ldr	r2, [r6, #0]
 8005072:	1a9b      	subs	r3, r3, r2
 8005074:	42ab      	cmp	r3, r5
 8005076:	dc26      	bgt.n	80050c6 <_printf_common+0x96>
 8005078:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800507c:	1e13      	subs	r3, r2, #0
 800507e:	6822      	ldr	r2, [r4, #0]
 8005080:	bf18      	it	ne
 8005082:	2301      	movne	r3, #1
 8005084:	0692      	lsls	r2, r2, #26
 8005086:	d42b      	bmi.n	80050e0 <_printf_common+0xb0>
 8005088:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800508c:	4649      	mov	r1, r9
 800508e:	4638      	mov	r0, r7
 8005090:	47c0      	blx	r8
 8005092:	3001      	adds	r0, #1
 8005094:	d01e      	beq.n	80050d4 <_printf_common+0xa4>
 8005096:	6823      	ldr	r3, [r4, #0]
 8005098:	6922      	ldr	r2, [r4, #16]
 800509a:	f003 0306 	and.w	r3, r3, #6
 800509e:	2b04      	cmp	r3, #4
 80050a0:	bf02      	ittt	eq
 80050a2:	68e5      	ldreq	r5, [r4, #12]
 80050a4:	6833      	ldreq	r3, [r6, #0]
 80050a6:	1aed      	subeq	r5, r5, r3
 80050a8:	68a3      	ldr	r3, [r4, #8]
 80050aa:	bf0c      	ite	eq
 80050ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050b0:	2500      	movne	r5, #0
 80050b2:	4293      	cmp	r3, r2
 80050b4:	bfc4      	itt	gt
 80050b6:	1a9b      	subgt	r3, r3, r2
 80050b8:	18ed      	addgt	r5, r5, r3
 80050ba:	2600      	movs	r6, #0
 80050bc:	341a      	adds	r4, #26
 80050be:	42b5      	cmp	r5, r6
 80050c0:	d11a      	bne.n	80050f8 <_printf_common+0xc8>
 80050c2:	2000      	movs	r0, #0
 80050c4:	e008      	b.n	80050d8 <_printf_common+0xa8>
 80050c6:	2301      	movs	r3, #1
 80050c8:	4652      	mov	r2, sl
 80050ca:	4649      	mov	r1, r9
 80050cc:	4638      	mov	r0, r7
 80050ce:	47c0      	blx	r8
 80050d0:	3001      	adds	r0, #1
 80050d2:	d103      	bne.n	80050dc <_printf_common+0xac>
 80050d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050dc:	3501      	adds	r5, #1
 80050de:	e7c6      	b.n	800506e <_printf_common+0x3e>
 80050e0:	18e1      	adds	r1, r4, r3
 80050e2:	1c5a      	adds	r2, r3, #1
 80050e4:	2030      	movs	r0, #48	; 0x30
 80050e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050ea:	4422      	add	r2, r4
 80050ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050f4:	3302      	adds	r3, #2
 80050f6:	e7c7      	b.n	8005088 <_printf_common+0x58>
 80050f8:	2301      	movs	r3, #1
 80050fa:	4622      	mov	r2, r4
 80050fc:	4649      	mov	r1, r9
 80050fe:	4638      	mov	r0, r7
 8005100:	47c0      	blx	r8
 8005102:	3001      	adds	r0, #1
 8005104:	d0e6      	beq.n	80050d4 <_printf_common+0xa4>
 8005106:	3601      	adds	r6, #1
 8005108:	e7d9      	b.n	80050be <_printf_common+0x8e>
	...

0800510c <_printf_i>:
 800510c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005110:	7e0f      	ldrb	r7, [r1, #24]
 8005112:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005114:	2f78      	cmp	r7, #120	; 0x78
 8005116:	4691      	mov	r9, r2
 8005118:	4680      	mov	r8, r0
 800511a:	460c      	mov	r4, r1
 800511c:	469a      	mov	sl, r3
 800511e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005122:	d807      	bhi.n	8005134 <_printf_i+0x28>
 8005124:	2f62      	cmp	r7, #98	; 0x62
 8005126:	d80a      	bhi.n	800513e <_printf_i+0x32>
 8005128:	2f00      	cmp	r7, #0
 800512a:	f000 80d4 	beq.w	80052d6 <_printf_i+0x1ca>
 800512e:	2f58      	cmp	r7, #88	; 0x58
 8005130:	f000 80c0 	beq.w	80052b4 <_printf_i+0x1a8>
 8005134:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005138:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800513c:	e03a      	b.n	80051b4 <_printf_i+0xa8>
 800513e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005142:	2b15      	cmp	r3, #21
 8005144:	d8f6      	bhi.n	8005134 <_printf_i+0x28>
 8005146:	a101      	add	r1, pc, #4	; (adr r1, 800514c <_printf_i+0x40>)
 8005148:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800514c:	080051a5 	.word	0x080051a5
 8005150:	080051b9 	.word	0x080051b9
 8005154:	08005135 	.word	0x08005135
 8005158:	08005135 	.word	0x08005135
 800515c:	08005135 	.word	0x08005135
 8005160:	08005135 	.word	0x08005135
 8005164:	080051b9 	.word	0x080051b9
 8005168:	08005135 	.word	0x08005135
 800516c:	08005135 	.word	0x08005135
 8005170:	08005135 	.word	0x08005135
 8005174:	08005135 	.word	0x08005135
 8005178:	080052bd 	.word	0x080052bd
 800517c:	080051e5 	.word	0x080051e5
 8005180:	08005277 	.word	0x08005277
 8005184:	08005135 	.word	0x08005135
 8005188:	08005135 	.word	0x08005135
 800518c:	080052df 	.word	0x080052df
 8005190:	08005135 	.word	0x08005135
 8005194:	080051e5 	.word	0x080051e5
 8005198:	08005135 	.word	0x08005135
 800519c:	08005135 	.word	0x08005135
 80051a0:	0800527f 	.word	0x0800527f
 80051a4:	682b      	ldr	r3, [r5, #0]
 80051a6:	1d1a      	adds	r2, r3, #4
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	602a      	str	r2, [r5, #0]
 80051ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051b4:	2301      	movs	r3, #1
 80051b6:	e09f      	b.n	80052f8 <_printf_i+0x1ec>
 80051b8:	6820      	ldr	r0, [r4, #0]
 80051ba:	682b      	ldr	r3, [r5, #0]
 80051bc:	0607      	lsls	r7, r0, #24
 80051be:	f103 0104 	add.w	r1, r3, #4
 80051c2:	6029      	str	r1, [r5, #0]
 80051c4:	d501      	bpl.n	80051ca <_printf_i+0xbe>
 80051c6:	681e      	ldr	r6, [r3, #0]
 80051c8:	e003      	b.n	80051d2 <_printf_i+0xc6>
 80051ca:	0646      	lsls	r6, r0, #25
 80051cc:	d5fb      	bpl.n	80051c6 <_printf_i+0xba>
 80051ce:	f9b3 6000 	ldrsh.w	r6, [r3]
 80051d2:	2e00      	cmp	r6, #0
 80051d4:	da03      	bge.n	80051de <_printf_i+0xd2>
 80051d6:	232d      	movs	r3, #45	; 0x2d
 80051d8:	4276      	negs	r6, r6
 80051da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051de:	485a      	ldr	r0, [pc, #360]	; (8005348 <_printf_i+0x23c>)
 80051e0:	230a      	movs	r3, #10
 80051e2:	e012      	b.n	800520a <_printf_i+0xfe>
 80051e4:	682b      	ldr	r3, [r5, #0]
 80051e6:	6820      	ldr	r0, [r4, #0]
 80051e8:	1d19      	adds	r1, r3, #4
 80051ea:	6029      	str	r1, [r5, #0]
 80051ec:	0605      	lsls	r5, r0, #24
 80051ee:	d501      	bpl.n	80051f4 <_printf_i+0xe8>
 80051f0:	681e      	ldr	r6, [r3, #0]
 80051f2:	e002      	b.n	80051fa <_printf_i+0xee>
 80051f4:	0641      	lsls	r1, r0, #25
 80051f6:	d5fb      	bpl.n	80051f0 <_printf_i+0xe4>
 80051f8:	881e      	ldrh	r6, [r3, #0]
 80051fa:	4853      	ldr	r0, [pc, #332]	; (8005348 <_printf_i+0x23c>)
 80051fc:	2f6f      	cmp	r7, #111	; 0x6f
 80051fe:	bf0c      	ite	eq
 8005200:	2308      	moveq	r3, #8
 8005202:	230a      	movne	r3, #10
 8005204:	2100      	movs	r1, #0
 8005206:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800520a:	6865      	ldr	r5, [r4, #4]
 800520c:	60a5      	str	r5, [r4, #8]
 800520e:	2d00      	cmp	r5, #0
 8005210:	bfa2      	ittt	ge
 8005212:	6821      	ldrge	r1, [r4, #0]
 8005214:	f021 0104 	bicge.w	r1, r1, #4
 8005218:	6021      	strge	r1, [r4, #0]
 800521a:	b90e      	cbnz	r6, 8005220 <_printf_i+0x114>
 800521c:	2d00      	cmp	r5, #0
 800521e:	d04b      	beq.n	80052b8 <_printf_i+0x1ac>
 8005220:	4615      	mov	r5, r2
 8005222:	fbb6 f1f3 	udiv	r1, r6, r3
 8005226:	fb03 6711 	mls	r7, r3, r1, r6
 800522a:	5dc7      	ldrb	r7, [r0, r7]
 800522c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005230:	4637      	mov	r7, r6
 8005232:	42bb      	cmp	r3, r7
 8005234:	460e      	mov	r6, r1
 8005236:	d9f4      	bls.n	8005222 <_printf_i+0x116>
 8005238:	2b08      	cmp	r3, #8
 800523a:	d10b      	bne.n	8005254 <_printf_i+0x148>
 800523c:	6823      	ldr	r3, [r4, #0]
 800523e:	07de      	lsls	r6, r3, #31
 8005240:	d508      	bpl.n	8005254 <_printf_i+0x148>
 8005242:	6923      	ldr	r3, [r4, #16]
 8005244:	6861      	ldr	r1, [r4, #4]
 8005246:	4299      	cmp	r1, r3
 8005248:	bfde      	ittt	le
 800524a:	2330      	movle	r3, #48	; 0x30
 800524c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005250:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005254:	1b52      	subs	r2, r2, r5
 8005256:	6122      	str	r2, [r4, #16]
 8005258:	f8cd a000 	str.w	sl, [sp]
 800525c:	464b      	mov	r3, r9
 800525e:	aa03      	add	r2, sp, #12
 8005260:	4621      	mov	r1, r4
 8005262:	4640      	mov	r0, r8
 8005264:	f7ff fee4 	bl	8005030 <_printf_common>
 8005268:	3001      	adds	r0, #1
 800526a:	d14a      	bne.n	8005302 <_printf_i+0x1f6>
 800526c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005270:	b004      	add	sp, #16
 8005272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	f043 0320 	orr.w	r3, r3, #32
 800527c:	6023      	str	r3, [r4, #0]
 800527e:	4833      	ldr	r0, [pc, #204]	; (800534c <_printf_i+0x240>)
 8005280:	2778      	movs	r7, #120	; 0x78
 8005282:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	6829      	ldr	r1, [r5, #0]
 800528a:	061f      	lsls	r7, r3, #24
 800528c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005290:	d402      	bmi.n	8005298 <_printf_i+0x18c>
 8005292:	065f      	lsls	r7, r3, #25
 8005294:	bf48      	it	mi
 8005296:	b2b6      	uxthmi	r6, r6
 8005298:	07df      	lsls	r7, r3, #31
 800529a:	bf48      	it	mi
 800529c:	f043 0320 	orrmi.w	r3, r3, #32
 80052a0:	6029      	str	r1, [r5, #0]
 80052a2:	bf48      	it	mi
 80052a4:	6023      	strmi	r3, [r4, #0]
 80052a6:	b91e      	cbnz	r6, 80052b0 <_printf_i+0x1a4>
 80052a8:	6823      	ldr	r3, [r4, #0]
 80052aa:	f023 0320 	bic.w	r3, r3, #32
 80052ae:	6023      	str	r3, [r4, #0]
 80052b0:	2310      	movs	r3, #16
 80052b2:	e7a7      	b.n	8005204 <_printf_i+0xf8>
 80052b4:	4824      	ldr	r0, [pc, #144]	; (8005348 <_printf_i+0x23c>)
 80052b6:	e7e4      	b.n	8005282 <_printf_i+0x176>
 80052b8:	4615      	mov	r5, r2
 80052ba:	e7bd      	b.n	8005238 <_printf_i+0x12c>
 80052bc:	682b      	ldr	r3, [r5, #0]
 80052be:	6826      	ldr	r6, [r4, #0]
 80052c0:	6961      	ldr	r1, [r4, #20]
 80052c2:	1d18      	adds	r0, r3, #4
 80052c4:	6028      	str	r0, [r5, #0]
 80052c6:	0635      	lsls	r5, r6, #24
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	d501      	bpl.n	80052d0 <_printf_i+0x1c4>
 80052cc:	6019      	str	r1, [r3, #0]
 80052ce:	e002      	b.n	80052d6 <_printf_i+0x1ca>
 80052d0:	0670      	lsls	r0, r6, #25
 80052d2:	d5fb      	bpl.n	80052cc <_printf_i+0x1c0>
 80052d4:	8019      	strh	r1, [r3, #0]
 80052d6:	2300      	movs	r3, #0
 80052d8:	6123      	str	r3, [r4, #16]
 80052da:	4615      	mov	r5, r2
 80052dc:	e7bc      	b.n	8005258 <_printf_i+0x14c>
 80052de:	682b      	ldr	r3, [r5, #0]
 80052e0:	1d1a      	adds	r2, r3, #4
 80052e2:	602a      	str	r2, [r5, #0]
 80052e4:	681d      	ldr	r5, [r3, #0]
 80052e6:	6862      	ldr	r2, [r4, #4]
 80052e8:	2100      	movs	r1, #0
 80052ea:	4628      	mov	r0, r5
 80052ec:	f7fa ff80 	bl	80001f0 <memchr>
 80052f0:	b108      	cbz	r0, 80052f6 <_printf_i+0x1ea>
 80052f2:	1b40      	subs	r0, r0, r5
 80052f4:	6060      	str	r0, [r4, #4]
 80052f6:	6863      	ldr	r3, [r4, #4]
 80052f8:	6123      	str	r3, [r4, #16]
 80052fa:	2300      	movs	r3, #0
 80052fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005300:	e7aa      	b.n	8005258 <_printf_i+0x14c>
 8005302:	6923      	ldr	r3, [r4, #16]
 8005304:	462a      	mov	r2, r5
 8005306:	4649      	mov	r1, r9
 8005308:	4640      	mov	r0, r8
 800530a:	47d0      	blx	sl
 800530c:	3001      	adds	r0, #1
 800530e:	d0ad      	beq.n	800526c <_printf_i+0x160>
 8005310:	6823      	ldr	r3, [r4, #0]
 8005312:	079b      	lsls	r3, r3, #30
 8005314:	d413      	bmi.n	800533e <_printf_i+0x232>
 8005316:	68e0      	ldr	r0, [r4, #12]
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	4298      	cmp	r0, r3
 800531c:	bfb8      	it	lt
 800531e:	4618      	movlt	r0, r3
 8005320:	e7a6      	b.n	8005270 <_printf_i+0x164>
 8005322:	2301      	movs	r3, #1
 8005324:	4632      	mov	r2, r6
 8005326:	4649      	mov	r1, r9
 8005328:	4640      	mov	r0, r8
 800532a:	47d0      	blx	sl
 800532c:	3001      	adds	r0, #1
 800532e:	d09d      	beq.n	800526c <_printf_i+0x160>
 8005330:	3501      	adds	r5, #1
 8005332:	68e3      	ldr	r3, [r4, #12]
 8005334:	9903      	ldr	r1, [sp, #12]
 8005336:	1a5b      	subs	r3, r3, r1
 8005338:	42ab      	cmp	r3, r5
 800533a:	dcf2      	bgt.n	8005322 <_printf_i+0x216>
 800533c:	e7eb      	b.n	8005316 <_printf_i+0x20a>
 800533e:	2500      	movs	r5, #0
 8005340:	f104 0619 	add.w	r6, r4, #25
 8005344:	e7f5      	b.n	8005332 <_printf_i+0x226>
 8005346:	bf00      	nop
 8005348:	0800560d 	.word	0x0800560d
 800534c:	0800561e 	.word	0x0800561e

08005350 <__malloc_lock>:
 8005350:	4801      	ldr	r0, [pc, #4]	; (8005358 <__malloc_lock+0x8>)
 8005352:	f7ff bc65 	b.w	8004c20 <__retarget_lock_acquire_recursive>
 8005356:	bf00      	nop
 8005358:	200041ec 	.word	0x200041ec

0800535c <__malloc_unlock>:
 800535c:	4801      	ldr	r0, [pc, #4]	; (8005364 <__malloc_unlock+0x8>)
 800535e:	f7ff bc60 	b.w	8004c22 <__retarget_lock_release_recursive>
 8005362:	bf00      	nop
 8005364:	200041ec 	.word	0x200041ec

08005368 <_realloc_r>:
 8005368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800536c:	4680      	mov	r8, r0
 800536e:	4614      	mov	r4, r2
 8005370:	460e      	mov	r6, r1
 8005372:	b921      	cbnz	r1, 800537e <_realloc_r+0x16>
 8005374:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005378:	4611      	mov	r1, r2
 800537a:	f7ff bdd9 	b.w	8004f30 <_malloc_r>
 800537e:	b92a      	cbnz	r2, 800538c <_realloc_r+0x24>
 8005380:	f000 f84c 	bl	800541c <_free_r>
 8005384:	4625      	mov	r5, r4
 8005386:	4628      	mov	r0, r5
 8005388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800538c:	f000 f892 	bl	80054b4 <_malloc_usable_size_r>
 8005390:	4284      	cmp	r4, r0
 8005392:	4607      	mov	r7, r0
 8005394:	d802      	bhi.n	800539c <_realloc_r+0x34>
 8005396:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800539a:	d812      	bhi.n	80053c2 <_realloc_r+0x5a>
 800539c:	4621      	mov	r1, r4
 800539e:	4640      	mov	r0, r8
 80053a0:	f7ff fdc6 	bl	8004f30 <_malloc_r>
 80053a4:	4605      	mov	r5, r0
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d0ed      	beq.n	8005386 <_realloc_r+0x1e>
 80053aa:	42bc      	cmp	r4, r7
 80053ac:	4622      	mov	r2, r4
 80053ae:	4631      	mov	r1, r6
 80053b0:	bf28      	it	cs
 80053b2:	463a      	movcs	r2, r7
 80053b4:	f7ff fc36 	bl	8004c24 <memcpy>
 80053b8:	4631      	mov	r1, r6
 80053ba:	4640      	mov	r0, r8
 80053bc:	f000 f82e 	bl	800541c <_free_r>
 80053c0:	e7e1      	b.n	8005386 <_realloc_r+0x1e>
 80053c2:	4635      	mov	r5, r6
 80053c4:	e7df      	b.n	8005386 <_realloc_r+0x1e>

080053c6 <memmove>:
 80053c6:	4288      	cmp	r0, r1
 80053c8:	b510      	push	{r4, lr}
 80053ca:	eb01 0402 	add.w	r4, r1, r2
 80053ce:	d902      	bls.n	80053d6 <memmove+0x10>
 80053d0:	4284      	cmp	r4, r0
 80053d2:	4623      	mov	r3, r4
 80053d4:	d807      	bhi.n	80053e6 <memmove+0x20>
 80053d6:	1e43      	subs	r3, r0, #1
 80053d8:	42a1      	cmp	r1, r4
 80053da:	d008      	beq.n	80053ee <memmove+0x28>
 80053dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053e4:	e7f8      	b.n	80053d8 <memmove+0x12>
 80053e6:	4402      	add	r2, r0
 80053e8:	4601      	mov	r1, r0
 80053ea:	428a      	cmp	r2, r1
 80053ec:	d100      	bne.n	80053f0 <memmove+0x2a>
 80053ee:	bd10      	pop	{r4, pc}
 80053f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053f4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053f8:	e7f7      	b.n	80053ea <memmove+0x24>
	...

080053fc <_sbrk_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4d06      	ldr	r5, [pc, #24]	; (8005418 <_sbrk_r+0x1c>)
 8005400:	2300      	movs	r3, #0
 8005402:	4604      	mov	r4, r0
 8005404:	4608      	mov	r0, r1
 8005406:	602b      	str	r3, [r5, #0]
 8005408:	f7fb fbc6 	bl	8000b98 <_sbrk>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d102      	bne.n	8005416 <_sbrk_r+0x1a>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b103      	cbz	r3, 8005416 <_sbrk_r+0x1a>
 8005414:	6023      	str	r3, [r4, #0]
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	200041f8 	.word	0x200041f8

0800541c <_free_r>:
 800541c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800541e:	2900      	cmp	r1, #0
 8005420:	d044      	beq.n	80054ac <_free_r+0x90>
 8005422:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005426:	9001      	str	r0, [sp, #4]
 8005428:	2b00      	cmp	r3, #0
 800542a:	f1a1 0404 	sub.w	r4, r1, #4
 800542e:	bfb8      	it	lt
 8005430:	18e4      	addlt	r4, r4, r3
 8005432:	f7ff ff8d 	bl	8005350 <__malloc_lock>
 8005436:	4a1e      	ldr	r2, [pc, #120]	; (80054b0 <_free_r+0x94>)
 8005438:	9801      	ldr	r0, [sp, #4]
 800543a:	6813      	ldr	r3, [r2, #0]
 800543c:	b933      	cbnz	r3, 800544c <_free_r+0x30>
 800543e:	6063      	str	r3, [r4, #4]
 8005440:	6014      	str	r4, [r2, #0]
 8005442:	b003      	add	sp, #12
 8005444:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005448:	f7ff bf88 	b.w	800535c <__malloc_unlock>
 800544c:	42a3      	cmp	r3, r4
 800544e:	d908      	bls.n	8005462 <_free_r+0x46>
 8005450:	6825      	ldr	r5, [r4, #0]
 8005452:	1961      	adds	r1, r4, r5
 8005454:	428b      	cmp	r3, r1
 8005456:	bf01      	itttt	eq
 8005458:	6819      	ldreq	r1, [r3, #0]
 800545a:	685b      	ldreq	r3, [r3, #4]
 800545c:	1949      	addeq	r1, r1, r5
 800545e:	6021      	streq	r1, [r4, #0]
 8005460:	e7ed      	b.n	800543e <_free_r+0x22>
 8005462:	461a      	mov	r2, r3
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	b10b      	cbz	r3, 800546c <_free_r+0x50>
 8005468:	42a3      	cmp	r3, r4
 800546a:	d9fa      	bls.n	8005462 <_free_r+0x46>
 800546c:	6811      	ldr	r1, [r2, #0]
 800546e:	1855      	adds	r5, r2, r1
 8005470:	42a5      	cmp	r5, r4
 8005472:	d10b      	bne.n	800548c <_free_r+0x70>
 8005474:	6824      	ldr	r4, [r4, #0]
 8005476:	4421      	add	r1, r4
 8005478:	1854      	adds	r4, r2, r1
 800547a:	42a3      	cmp	r3, r4
 800547c:	6011      	str	r1, [r2, #0]
 800547e:	d1e0      	bne.n	8005442 <_free_r+0x26>
 8005480:	681c      	ldr	r4, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	6053      	str	r3, [r2, #4]
 8005486:	440c      	add	r4, r1
 8005488:	6014      	str	r4, [r2, #0]
 800548a:	e7da      	b.n	8005442 <_free_r+0x26>
 800548c:	d902      	bls.n	8005494 <_free_r+0x78>
 800548e:	230c      	movs	r3, #12
 8005490:	6003      	str	r3, [r0, #0]
 8005492:	e7d6      	b.n	8005442 <_free_r+0x26>
 8005494:	6825      	ldr	r5, [r4, #0]
 8005496:	1961      	adds	r1, r4, r5
 8005498:	428b      	cmp	r3, r1
 800549a:	bf04      	itt	eq
 800549c:	6819      	ldreq	r1, [r3, #0]
 800549e:	685b      	ldreq	r3, [r3, #4]
 80054a0:	6063      	str	r3, [r4, #4]
 80054a2:	bf04      	itt	eq
 80054a4:	1949      	addeq	r1, r1, r5
 80054a6:	6021      	streq	r1, [r4, #0]
 80054a8:	6054      	str	r4, [r2, #4]
 80054aa:	e7ca      	b.n	8005442 <_free_r+0x26>
 80054ac:	b003      	add	sp, #12
 80054ae:	bd30      	pop	{r4, r5, pc}
 80054b0:	200041f0 	.word	0x200041f0

080054b4 <_malloc_usable_size_r>:
 80054b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054b8:	1f18      	subs	r0, r3, #4
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	bfbc      	itt	lt
 80054be:	580b      	ldrlt	r3, [r1, r0]
 80054c0:	18c0      	addlt	r0, r0, r3
 80054c2:	4770      	bx	lr

080054c4 <_init>:
 80054c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054c6:	bf00      	nop
 80054c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ca:	bc08      	pop	{r3}
 80054cc:	469e      	mov	lr, r3
 80054ce:	4770      	bx	lr

080054d0 <_fini>:
 80054d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d2:	bf00      	nop
 80054d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054d6:	bc08      	pop	{r3}
 80054d8:	469e      	mov	lr, r3
 80054da:	4770      	bx	lr
