0.7
2020.2
May 22 2024
19:03:11
D:/Thesis/Src/modules/Buffers/Buffer_12_rows.v,1737692052,verilog,,D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v,,Buffer_12_rows,,,,,,,,
D:/Thesis/Src/modules/Buffers/Buffer_12_rows_ci.v,1738642095,verilog,,D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v,,Buffer_12_rows_ci,,,,,,,,
D:/Thesis/Src/modules/Buffers/Buffer_4_rows.v,1736073348,verilog,,D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v,,Buffer_4_rows,,,,,,,,
D:/Thesis/Src/modules/Buffers/Buffer_8_rows.v,1737081096,verilog,,D:/Thesis/Src/modules/MRELBP_CI/CI_top.v,,Buffer_8_rows,,,,,,,,
D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v,1739248814,verilog,,D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v,,Line_buffer_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_datapath.v,1739248802,verilog,,D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v,,Line_buffer_datapath,,,,,,,,
D:/Thesis/Src/modules/Buffers/Line_buffer.v,1739169844,verilog,,D:/Thesis/Src/modules/Buffers/LineBuffer/Line_buffer_controller.v,,Line_buffer,,,,,,,,
D:/Thesis/Src/modules/Buffers/Preparation.v,1736233883,verilog,,D:/Thesis/Src/modules/NIRD/R2_NIRD.v,,Preparation,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11.v,1737637363,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v,,Window_buffer_11x11,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_controller.v,1737635621,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_datapath.v,,Window_buffer_11x11_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11_datapath.v,1737637230,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13.v,,Window_buffer_11x11_datapath,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13.v,1737639095,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v,,Window_buffer_13x13,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_controller.v,1737637701,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_datapath.v,,Window_buffer_13x13_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/13x13/Window_buffer_13x13_datapath.v,1737638988,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v,,Window_buffer_13x13_datapath,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3.v,1739248159,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v,,Window_buffer_3x3,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_controller.v,1736139364,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v,,Window_buffer_3x3_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/3x3/Window_buffer_3x3_datapath.v,1739192421,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v,,Window_buffer_3x3_datapath,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5.v,1739248516,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v,,Window_buffer_5x5,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_controller.v,1736146578,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v,,Window_buffer_5x5_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/5x5/Window_buffer_5x5_datapath.v,1736154649,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v,,Window_buffer_5x5_datapath,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7.v,1739187245,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v,,Window_buffer_7x7,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_controller.v,1737013645,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v,,Window_buffer_7x7_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/7x7/Window_buffer_7x7_datapath.v,1737084511,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v,,Window_buffer_7x7_datapath,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9.v,1739187253,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v,,Window_buffer_9x9,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_controller.v,1737014597,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v,,Window_buffer_9x9_controller,,,,,,,,
D:/Thesis/Src/modules/Buffers/WindowBuffer/9x9/Window_buffer_9x9_datapath.v,1737084564,verilog,,D:/Thesis/Src/modules/common/dff.v,,Window_buffer_9x9_datapath,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v,1736234205,verilog,,D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v,,Data_modulate_3x3,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_controller.v,1734991050,verilog,,D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v,,Data_modulate_3x3_controller,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3_datapath.v,1736234300,verilog,,D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v,,Data_modulate_3x3_datapath,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5.v,1736234231,verilog,,D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v,,Data_modulate_5x5,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_controller.v,1734994639,verilog,,D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v,,Data_modulate_5x5_controller,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/5x5/Data_modulate_5x5_datapath.v,1736234226,verilog,,D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v,,Data_modulate_5x5_datapath,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7.v,1736234245,verilog,,D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v,,Data_modulate_7x7,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_controller.v,1735177032,verilog,,D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v,,Data_modulate_7x7_controller,,,,,,,,
D:/Thesis/Src/modules/DataModulateModule/7x7/Data_modulate_7x7_datapath.v,1736234238,verilog,,D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v,,Data_modulate_7x7_datapath,,,,,,,,
D:/Thesis/Src/modules/InterpolationModule/Interpolation_R_x.v,1737385565,verilog,,D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v,,Interpolation_R_x,,,,,,,,
D:/Thesis/Src/modules/InterpolationModule/Interpolation_calc.v,1737388531,verilog,,D:/Thesis/Src/modules/OutputModule/Joint_histogram.v,,Interpolation_calc,,,,,,,,
D:/Thesis/Src/modules/MRELBP_CI/CI_top.v,1739170417,verilog,,D:/Thesis/Src/modules/DataModulateModule/3x3/Data_modulate_3x3.v,,CI_top,,,,,,,,
D:/Thesis/Src/modules/MRELBP_CI/R2/MRELBP_CI_R2.v,1736154300,verilog,,D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v,,MRELBP_CI_R2,,,,,,,,
D:/Thesis/Src/modules/MRELBP_CI/R4/MRELBP_CI_R4.v,1736154309,verilog,,D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v,,MRELBP_CI_R4,,,,,,,,
D:/Thesis/Src/modules/MRELBP_CI/R6/MRELBP_CI_R6.v,1736154315,verilog,,D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v,,MRELBP_CI_R6,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3.v,1736233763,verilog,,D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v,,Median_filter_3x3,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/3x3/Median_filter_3x3_calc.v,1736009695,verilog,,D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v,,Median_filter_3x3_calc,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5.v,1736233773,verilog,,D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v,,Median_filter_5x5,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/5x5/Median_filter_5x5_calc.v,1737382904,verilog,,D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v,,Median_filter_5x5_calc,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v,1733837274,verilog,,D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v,,SortAscending5,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7.v,1736233781,verilog,,D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v,,Median_filter_7x7,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/7x7/Median_filter_7x7_calc.v,1736062483,verilog,,D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v,,Median_filter_7x7_calc,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/7x7/SortAscending7.v,1733839479,verilog,,D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v,,SortAscending7,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/Median_processing.v,1738639626,verilog,,D:/Thesis/Src/modules/NIRD/NI.v,,Median_processing,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/Node.v,1732638358,verilog,,D:/Thesis/Src/modules/Buffers/Preparation.v,,Node,,,,,,,,
D:/Thesis/Src/modules/MedianFilterModule/Sorting_network.v,1732700496,verilog,,D:/Thesis/Src/modules/TopModule/TopModule.v,,Sorting_network,,,,,,,,
D:/Thesis/Src/modules/NIRD/NI.v,1736923421,verilog,,D:/Thesis/Src/modules/NIRD/NI_calc.v,,NI,,,,,,,,
D:/Thesis/Src/modules/NIRD/NI_calc.v,1736924712,verilog,,D:/Thesis/Src/modules/MedianFilterModule/Node.v,,NI_calc,,,,,,,,
D:/Thesis/Src/modules/NIRD/R2_NIRD.v,1739186934,verilog,,D:/Thesis/Src/modules/common/R2/R2_controller.v,,R2_NIRD,,,,,,,,
D:/Thesis/Src/modules/NIRD/R4_NIRD.v,1739183731,verilog,,D:/Thesis/Src/modules/common/R4/R4_controller.v,,R4_NIRD,,,,,,,,
D:/Thesis/Src/modules/NIRD/R6_NIRD.v,1739183968,verilog,,D:/Thesis/Src/modules/common/R6/R6_controller.v,,R6_NIRD,,,,,,,,
D:/Thesis/Src/modules/NIRD/RD.v,1736905870,verilog,,D:/Thesis/Src/modules/NIRD/RD_calc.v,,RD,,,,,,,,
D:/Thesis/Src/modules/NIRD/RD_calc.v,1736906263,verilog,,D:/Thesis/Src/modules/MedianFilterModule/5x5/SortAscending5.v,,RD_calc,,,,,,,,
D:/Thesis/Src/modules/NIRD/riu2_mapping.v,1736911200,verilog,,D:/Thesis/Src/modules/common/shift_registers.v,,riu2_mapping,,,,,,,,
D:/Thesis/Src/modules/OutputModule/Joint_histogram.v,1739257735,verilog,,D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v,,Joint_histogram,,,,,,,,
D:/Thesis/Src/modules/OutputModule/Joint_histogram_controller.v,1736998834,verilog,,D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v,,Joint_histogram_controller,,,,,,,,
D:/Thesis/Src/modules/OutputModule/Joint_histogram_datapath.v,1738636168,verilog,,D:/Thesis/Src/modules/Buffers/Line_buffer.v,,Joint_histogram_datapath,,,,,,,,
D:/Thesis/Src/modules/TopModule/TopModule.v,1739260692,verilog,,D:/Thesis/Src/modules/TopModule/TopModule_controller.v,,TopModule,,,,,,,,
D:/Thesis/Src/modules/TopModule/TopModule_controller.v,1739261433,verilog,,D:/Thesis/Src/modules/TopModule/TopModule_datapath.v,,TopModule_controller,,,,,,,,
D:/Thesis/Src/modules/TopModule/TopModule_datapath.v,1739261637,verilog,,D:/Thesis/Src/modules/Buffers/WindowBuffer/11x11/Window_buffer_11x11.v,,TopModule_datapath,,,,,,,,
D:/Thesis/Src/modules/common/R2/R2_controller.v,1736136140,verilog,,D:/Thesis/Src/modules/common/R2/R2_patch_sum.v,,R2_controller,,,,,,,,
D:/Thesis/Src/modules/common/R2/R2_patch_sum.v,1736153526,verilog,,D:/Thesis/Src/modules/common/R2/R2_sum.v,,R2_patch_sum,,,,,,,,
D:/Thesis/Src/modules/common/R2/R2_sum.v,1736136584,verilog,,D:/Thesis/Src/modules/NIRD/R4_NIRD.v,,R2_sum,,,,,,,,
D:/Thesis/Src/modules/common/R4/R4_controller.v,1736136597,verilog,,D:/Thesis/Src/modules/common/R4/R4_patch_sum.v,,R4_controller,,,,,,,,
D:/Thesis/Src/modules/common/R4/R4_patch_sum.v,1736154678,verilog,,D:/Thesis/Src/modules/common/R4/R4_sum.v,,R4_patch_sum,,,,,,,,
D:/Thesis/Src/modules/common/R4/R4_sum.v,1736136612,verilog,,D:/Thesis/Src/modules/NIRD/R6_NIRD.v,,R4_sum,,,,,,,,
D:/Thesis/Src/modules/common/R6/R6_controller.v,1736136149,verilog,,D:/Thesis/Src/modules/common/R6/R6_patch_sum.v,,R6_controller,,,,,,,,
D:/Thesis/Src/modules/common/R6/R6_patch_sum.v,1736153905,verilog,,D:/Thesis/Src/modules/common/R6/R6_sum.v,,R6_patch_sum,,,,,,,,
D:/Thesis/Src/modules/common/R6/R6_sum.v,1736136621,verilog,,D:/Thesis/Src/modules/NIRD/RD.v,,R6_sum,,,,,,,,
D:/Thesis/Src/modules/common/dff.v,1735789508,verilog,,D:/Thesis/Src/modules/common/mux_2_1.v,,dff,,,,,,,,
D:/Thesis/Src/modules/common/mux_2_1.v,1735639934,verilog,,D:/Thesis/Src/modules/common/plus_1.v,,mux_2_1,,,,,,,,
D:/Thesis/Src/modules/common/plus_1.v,1736009405,verilog,,D:/Thesis/Src/modules/NIRD/riu2_mapping.v,,plus_1,,,,,,,,
D:/Thesis/Src/modules/common/shift_registers.v,1739249284,verilog,,D:/Thesis/Src/modules/common/sum.v,,shift_registers,,,,,,,,
D:/Thesis/Src/modules/common/sum.v,1736009120,verilog,,D:/Thesis/Src/modules/common/sum_cumulative.v,,sum,,,,,,,,
D:/Thesis/Src/modules/common/sum_cumulative.v,1736224148,verilog,,D:/Thesis/Src/test_benches/test/test_top_tb_with_image.v,,sum_cumulative,,,,,,,,
D:/Thesis/Src/test_benches/test/test_top_tb_with_image.v,1739261540,verilog,,,,test_top_tb_with_image,,,,,,,,
D:/Thesis/Zedboard_Ts/Zedboard_Ts.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
