INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/cpu_try/cpu_try.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/cpu_try/cpu_try.srcs/sources_1/new/cou_try.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-311] analyzing module Mux_1
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_6
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-311] analyzing module SL_1
INFO: [VRFC 10-311] analyzing module SL_2
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_ctrl
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-311] analyzing module reg_self
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/cpu_try/cpu_try.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
