$date
	Sun Oct 23 02:06:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#623423
b1 !
1"
#623426
b1 &
b1 %
1$
#623427
0"
#623430
1#
#623434
b0 &
b0 %
0#
0$
#1647288
b11 !
1"
#1647290
b11 &
b11 %
1$
#1647291
0"
#1647294
b1010 &
b1010 %
#1647298
b101 &
b101 %
#1647302
b10000 &
b10000 %
#1647306
b1000 &
b1000 %
#1647310
b100 &
b100 %
#1647314
b10 &
b10 %
#1647318
b1 &
1#
b1 %
#1647322
b0 &
b0 %
0#
0$
#2635134
b10101 &
b10101 %
1$
b10101 !
1"
#2635135
0"
#2635138
b1000000 &
b1000000 %
#2635142
b100000 &
b100000 %
#2635146
b10000 &
b10000 %
#2635150
b1000 &
b1000 %
#2635154
b100 &
b100 %
#2635158
b10 &
b10 %
#2635162
b1 &
b1 %
1#
#2635166
b0 &
0#
b0 %
0$
#4500012
