# *Digital-electronics-1*

## *Laborotory 7*

[My Digital-electronics-1 git repository](https://github.com/shad0w3y3/Digital-electronics-1)

## *1. Preparation tasks*

 Freqency | Number of clk periods (g_MAX) | Number of clk periods in hex | Number of clk periods in binary
---|---|---|---
100 Hz | 10 000 | x"2710" | b"0010_0111_0001_0000"
1000 HZ | 1 000 | x"3E8" | b"0011_1110_1000"


## *2. Stopwatch*

#### *VHDL code of p_stopwatch_cnt*

``` VHDL

```

#### *VHDL code of p_stimulus*

``` VHDL

```

#### *Simulation screenshot*

![Image]()

#### *VHDL of top architecture*

``` VHDL

```

## *3. Stopwatch with minutes*

#### *Hand-drawn sketch of stopwatch schematic*

![Image]()