##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Cyclk12
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Cyclk12:R vs. Cyclk12:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_intClock         | N/A                   | Target: 12.00 MHz   | 
Clock: ADC_intClock(FFB)    | N/A                   | Target: 12.00 MHz   | 
Clock: ClockBlock/ff_div_3  | N/A                   | Target: 100.00 MHz  | 
Clock: CyHFCLK              | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK              | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1            | N/A                   | Target: 48.00 MHz   | 
Clock: CySYSCLK             | N/A                   | Target: 48.00 MHz   | 
Clock: Cyclk12              | Frequency: 33.74 MHz  | Target: 12.00 MHz   | 
Clock: Cyclk12(FFB)         | N/A                   | Target: 12.00 MHz   | 
Clock: UART_SCBCLK          | N/A                   | Target: 0.23 MHz    | 
Clock: UART_SCBCLK(FFB)     | N/A                   | Target: 0.23 MHz    | 
Clock: pwmClk               | N/A                   | Target: 48.00 MHz   | 
Clock: pwmClk(FFB)          | N/A                   | Target: 48.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Cyclk12       Cyclk12        83333.3          53695       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
A(0)_PAD   22300         Cyclk12:R         
B(0)_PAD   22022         Cyclk12:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
enable(0)_PAD  21400         pwmClk(FFB):R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Cyclk12
*************************************
Clock: Cyclk12
Frequency: 33.74 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24549
-------------------------------------   ----- 
End-of-path arrival time (ps)           24549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/main_1                macrocell2      3441   8721  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12071  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2767  14839  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24549  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24549  53695  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock           datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Cyclk12:R vs. Cyclk12:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24549
-------------------------------------   ----- 
End-of-path arrival time (ps)           24549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/main_1                macrocell2      3441   8721  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12071  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2767  14839  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24549  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24549  53695  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock           datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 53695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24549
-------------------------------------   ----- 
End-of-path arrival time (ps)           24549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/main_1                macrocell2      3441   8721  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12071  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2767  14839  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24549  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24549  53695  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock           datapathcell2              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56953p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14861
-------------------------------------   ----- 
End-of-path arrival time (ps)           14861
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/main_1                macrocell2      3441   8721  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12071  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2789  14861  56953  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock           datapathcell2              0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 56975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14839
-------------------------------------   ----- 
End-of-path arrival time (ps)           14839
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/main_1                macrocell2      3441   8721  53695  RISE       1
\QDEC:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12071  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2767  14839  56975  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 60454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell1               0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    2580   2580  57174  RISE       1
\QDEC:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2260   4840  57174  RISE       1
\QDEC:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8190  57174  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3169  11359  60454  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 60464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11349
-------------------------------------   ----- 
End-of-path arrival time (ps)           11349
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock            controlcell1               0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    2580   2580  57174  RISE       1
\QDEC:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2260   4840  57174  RISE       1
\QDEC:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8190  57174  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3159  11349  60464  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock           datapathcell2              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 63879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17884
-------------------------------------   ----- 
End-of-path arrival time (ps)           17884
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510  63879  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510  63879  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460  63879  RISE       1
\QDEC:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2295   8755  63879  RISE       1
\QDEC:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  12105  63879  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5779  17884  63879  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock              statusicell1               0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1251\/q
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Net_1251\/q                                    macrocell11     1250   1250  63380  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   3904   5154  66660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14934
-------------------------------------   ----- 
End-of-path arrival time (ps)           14934
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3433   8713  66829  RISE       1
\QDEC:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12063  66829  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2872  14934  66829  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock              statusicell1               0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:Net_1203\/main_5
Capture Clock  : \QDEC:Net_1203\/clock_0
Path slack     : 66886p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q             macrocell19   1250   1250  56595  RISE       1
\QDEC:Net_1203_split\/main_0  macrocell1    6113   7363  66886  RISE       1
\QDEC:Net_1203_split\/q       macrocell1    3350  10713  66886  RISE       1
\QDEC:Net_1203\/main_5        macrocell18   2224  12937  66886  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1251\/q
Path End       : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67085p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)    83333
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4728
-------------------------------------   ---- 
End-of-path arrival time (ps)           4728
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Net_1251\/q                                    macrocell11     1250   1250  63380  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   3478   4728  67085  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/clock           datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14224
-------------------------------------   ----- 
End-of-path arrival time (ps)           14224
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  54411  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  54411  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  54411  RISE       1
\QDEC:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2316   8006  67539  RISE       1
\QDEC:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11356  67539  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2868  14224  67539  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock              statusicell1               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:Net_1251\/main_7
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 68512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q             macrocell19   1250   1250  56595  RISE       1
\QDEC:Net_1251_split\/main_1  macrocell16   4470   5720  68512  RISE       1
\QDEC:Net_1251_split\/q       macrocell16   3350   9070  68512  RISE       1
\QDEC:Net_1251\/main_7        macrocell11   2241  11311  68512  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1251\/q
Path End       : \QDEC:bQuadDec:Stsreg\/status_0
Capture Clock  : \QDEC:bQuadDec:Stsreg\/clock
Path slack     : 70931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\QDEC:Net_1251\/q                macrocell11    1250   1250  63380  RISE       1
\QDEC:Net_530\/main_0            macrocell7     3901   5151  70931  RISE       1
\QDEC:Net_530\/q                 macrocell7     3350   8501  70931  RISE       1
\QDEC:bQuadDec:Stsreg\/status_0  statusicell2   2330  10832  70931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:Stsreg\/clock                              statusicell2               0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1251\/q
Path End       : \QDEC:bQuadDec:Stsreg\/status_1
Capture Clock  : \QDEC:bQuadDec:Stsreg\/clock
Path slack     : 70941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\QDEC:Net_1251\/q                macrocell11    1250   1250  63380  RISE       1
\QDEC:Net_611\/main_0            macrocell8     3901   5151  70941  RISE       1
\QDEC:Net_611\/q                 macrocell8     3350   8501  70941  RISE       1
\QDEC:bQuadDec:Stsreg\/status_1  statusicell2   2321  10822  70941  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:Stsreg\/clock                              statusicell2               0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QDEC:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71069p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8755
-------------------------------------   ---- 
End-of-path arrival time (ps)           8755
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510  63879  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510  63879  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460  63879  RISE       1
\QDEC:Cnt16:CounterUDB:prevCompare\/main_0          macrocell15     2295   8755  71069  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:prevCompare\/clock_0               macrocell15                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Net_1275\/main_0
Capture Clock  : \QDEC:Net_1275\/clock_0
Path slack     : 71102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  53695  RISE       1
\QDEC:Net_1275\/main_0                             macrocell14     3441   8721  71102  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1275\/clock_0                                   macrocell14                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71111p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell13     3433   8713  71111  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:underflow_reg_i\/clock_0           macrocell13                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71372p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  53695  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5111  10391  71372  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock              statusicell1               0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QDEC:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71818p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  54411  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  54411  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  54411  RISE       1
\QDEC:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell12     2316   8006  71818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:overflow_reg_i\/clock_0            macrocell12                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QDEC:Net_1275\/main_1
Capture Clock  : \QDEC:Net_1275\/clock_0
Path slack     : 71818p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/clock           datapathcell1              0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  54411  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  54411  RISE       1
\QDEC:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  54411  RISE       1
\QDEC:Net_1275\/main_1                             macrocell14     2316   8006  71818  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1275\/clock_0                                   macrocell14                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:bQuadDec:state_0\/main_0
Capture Clock  : \QDEC:bQuadDec:state_0\/clock_0
Path slack     : 71932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q               macrocell19   1250   1250  56595  RISE       1
\QDEC:bQuadDec:state_0\/main_0  macrocell22   6641   7891  71932  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:Net_1251\/main_1
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 71948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q       macrocell19   1250   1250  56595  RISE       1
\QDEC:Net_1251\/main_1  macrocell11   6625   7875  71948  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:bQuadDec:error\/main_0
Capture Clock  : \QDEC:bQuadDec:error\/clock_0
Path slack     : 71948p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q             macrocell19   1250   1250  56595  RISE       1
\QDEC:bQuadDec:error\/main_0  macrocell20   6625   7875  71948  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_0\/q
Path End       : \QDEC:Net_1260\/main_3
Capture Clock  : \QDEC:Net_1260\/clock_0
Path slack     : 73108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_0\/q  macrocell22   1250   1250  68926  RISE       1
\QDEC:Net_1260\/main_3     macrocell19   5465   6715  73108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_0\/q
Path End       : \QDEC:bQuadDec:state_1\/main_5
Capture Clock  : \QDEC:bQuadDec:state_1\/clock_0
Path slack     : 73108p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_0\/q       macrocell22   1250   1250  68926  RISE       1
\QDEC:bQuadDec:state_1\/main_5  macrocell21   5465   6715  73108  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_1\/q
Path End       : \QDEC:Net_1203\/main_3
Capture Clock  : \QDEC:Net_1203\/clock_0
Path slack     : 73167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_1\/q  macrocell21   1250   1250  68288  RISE       1
\QDEC:Net_1203\/main_3     macrocell18   5407   6657  73167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_1\/q
Path End       : \QDEC:bQuadDec:state_0\/main_4
Capture Clock  : \QDEC:bQuadDec:state_0\/clock_0
Path slack     : 73167p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6657
-------------------------------------   ---- 
End-of-path arrival time (ps)           6657
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_1\/q       macrocell21   1250   1250  68288  RISE       1
\QDEC:bQuadDec:state_0\/main_4  macrocell22   5407   6657  73167  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_1\/q
Path End       : \QDEC:Net_1251\/main_5
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 73172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_1\/q  macrocell21   1250   1250  68288  RISE       1
\QDEC:Net_1251\/main_5     macrocell11   5401   6651  73172  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_1\/q
Path End       : \QDEC:bQuadDec:error\/main_4
Capture Clock  : \QDEC:bQuadDec:error\/clock_0
Path slack     : 73172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_1\/q     macrocell21   1250   1250  68288  RISE       1
\QDEC:bQuadDec:error\/main_4  macrocell20   5401   6651  73172  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_A_filt\/q
Path End       : \QDEC:bQuadDec:state_1\/main_1
Capture Clock  : \QDEC:bQuadDec:state_1\/clock_0
Path slack     : 73198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6626
-------------------------------------   ---- 
End-of-path arrival time (ps)           6626
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_A_filt\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_A_filt\/q   macrocell9    1250   1250  68921  RISE       1
\QDEC:bQuadDec:state_1\/main_1  macrocell21   5376   6626  73198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_0\/q
Path End       : \QDEC:Net_1203\/main_4
Capture Clock  : \QDEC:Net_1203\/clock_0
Path slack     : 73989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_0\/q  macrocell22   1250   1250  68926  RISE       1
\QDEC:Net_1203\/main_4     macrocell18   4584   5834  73989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_0\/q
Path End       : \QDEC:bQuadDec:state_0\/main_5
Capture Clock  : \QDEC:bQuadDec:state_0\/clock_0
Path slack     : 73989p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_0\/q       macrocell22   1250   1250  68926  RISE       1
\QDEC:bQuadDec:state_0\/main_5  macrocell22   4584   5834  73989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:Net_1260\/main_1
Capture Clock  : \QDEC:Net_1260\/clock_0
Path slack     : 74233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q  macrocell20   1250   1250  69701  RISE       1
\QDEC:Net_1260\/main_1   macrocell19   4341   5591  74233  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:bQuadDec:state_1\/main_3
Capture Clock  : \QDEC:bQuadDec:state_1\/clock_0
Path slack     : 74233p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q         macrocell20   1250   1250  69701  RISE       1
\QDEC:bQuadDec:state_1\/main_3  macrocell21   4341   5591  74233  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:Net_1260\/main_0
Capture Clock  : \QDEC:Net_1260\/clock_0
Path slack     : 74411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q       macrocell19   1250   1250  56595  RISE       1
\QDEC:Net_1260\/main_0  macrocell19   4162   5412  74411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:bQuadDec:state_1\/main_0
Capture Clock  : \QDEC:bQuadDec:state_1\/clock_0
Path slack     : 74411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q               macrocell19   1250   1250  56595  RISE       1
\QDEC:bQuadDec:state_1\/main_0  macrocell21   4162   5412  74411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_A_filt\/q
Path End       : \QDEC:Net_1251\/main_2
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 74827p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_A_filt\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_A_filt\/q  macrocell9    1250   1250  68921  RISE       1
\QDEC:Net_1251\/main_2         macrocell11   3746   4996  74827  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_A_filt\/q
Path End       : \QDEC:bQuadDec:error\/main_1
Capture Clock  : \QDEC:bQuadDec:error\/clock_0
Path slack     : 74827p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_A_filt\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_A_filt\/q  macrocell9    1250   1250  68921  RISE       1
\QDEC:bQuadDec:error\/main_1   macrocell20   3746   4996  74827  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_B_filt\/q
Path End       : \QDEC:Net_1251\/main_3
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 74866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_B_filt\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_B_filt\/q  macrocell10   1250   1250  69291  RISE       1
\QDEC:Net_1251\/main_3         macrocell11   3708   4958  74866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_B_filt\/q
Path End       : \QDEC:bQuadDec:error\/main_2
Capture Clock  : \QDEC:bQuadDec:error\/clock_0
Path slack     : 74866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_B_filt\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_B_filt\/q  macrocell10   1250   1250  69291  RISE       1
\QDEC:bQuadDec:error\/main_2   macrocell20   3708   4958  74866  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_B_filt\/q
Path End       : \QDEC:Net_1203\/main_1
Capture Clock  : \QDEC:Net_1203\/clock_0
Path slack     : 74872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_B_filt\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_B_filt\/q  macrocell10   1250   1250  69291  RISE       1
\QDEC:Net_1203\/main_1         macrocell18   3702   4952  74872  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_B_filt\/q
Path End       : \QDEC:bQuadDec:state_0\/main_2
Capture Clock  : \QDEC:bQuadDec:state_0\/clock_0
Path slack     : 74872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_B_filt\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_B_filt\/q   macrocell10   1250   1250  69291  RISE       1
\QDEC:bQuadDec:state_0\/main_2  macrocell22   3702   4952  74872  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_0\/q
Path End       : \QDEC:Net_1251\/main_6
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 74929p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_0\/q  macrocell22   1250   1250  68926  RISE       1
\QDEC:Net_1251\/main_6     macrocell11   3644   4894  74929  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_0\/q
Path End       : \QDEC:bQuadDec:error\/main_5
Capture Clock  : \QDEC:bQuadDec:error\/clock_0
Path slack     : 74929p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_0\/q     macrocell22   1250   1250  68926  RISE       1
\QDEC:bQuadDec:error\/main_5  macrocell20   3644   4894  74929  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_A_filt\/q
Path End       : \QDEC:Net_1203\/main_0
Capture Clock  : \QDEC:Net_1203\/clock_0
Path slack     : 74957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_A_filt\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_A_filt\/q  macrocell9    1250   1250  68921  RISE       1
\QDEC:Net_1203\/main_0         macrocell18   3617   4867  74957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_A_filt\/q
Path End       : \QDEC:bQuadDec:state_0\/main_1
Capture Clock  : \QDEC:bQuadDec:state_0\/clock_0
Path slack     : 74957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_A_filt\/clock_0                       macrocell9                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_A_filt\/q   macrocell9    1250   1250  68921  RISE       1
\QDEC:bQuadDec:state_0\/main_1  macrocell22   3617   4867  74957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1203\/q
Path End       : \QDEC:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QDEC:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1203\/q                              macrocell18   1250   1250  58211  RISE       1
\QDEC:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell17   3456   4706  75117  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:count_stored_i\/clock_0            macrocell17                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:Net_1203\/main_2
Capture Clock  : \QDEC:Net_1203\/clock_0
Path slack     : 75298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q  macrocell20   1250   1250  69701  RISE       1
\QDEC:Net_1203\/main_2   macrocell18   3275   4525  75298  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1203\/clock_0                                   macrocell18                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:bQuadDec:state_0\/main_3
Capture Clock  : \QDEC:bQuadDec:state_0\/clock_0
Path slack     : 75298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q         macrocell20   1250   1250  69701  RISE       1
\QDEC:bQuadDec:state_0\/main_3  macrocell22   3275   4525  75298  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_0\/clock_0                           macrocell22                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:bQuadDec:Stsreg\/status_2
Capture Clock  : \QDEC:bQuadDec:Stsreg\/clock
Path slack     : 75364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q                macrocell19    1250   1250  56595  RISE       1
\QDEC:bQuadDec:Stsreg\/status_2  statusicell2   5150   6400  75364  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:Stsreg\/clock                              statusicell2               0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:Net_1251\/main_4
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 75569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q  macrocell20   1250   1250  69701  RISE       1
\QDEC:Net_1251\/main_4   macrocell11   3004   4254  75569  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:bQuadDec:error\/main_3
Capture Clock  : \QDEC:bQuadDec:error\/clock_0
Path slack     : 75569p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q       macrocell20   1250   1250  69701  RISE       1
\QDEC:bQuadDec:error\/main_3  macrocell20   3004   4254  75569  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1251\/q
Path End       : \QDEC:Net_1251\/main_0
Capture Clock  : \QDEC:Net_1251\/clock_0
Path slack     : 75766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\QDEC:Net_1251\/q       macrocell11   1250   1250  63380  RISE       1
\QDEC:Net_1251\/main_0  macrocell11   2807   4057  75766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1251\/clock_0                                   macrocell11                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_1\/q
Path End       : \QDEC:Net_1260\/main_2
Capture Clock  : \QDEC:Net_1260\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_1\/q  macrocell21   1250   1250  68288  RISE       1
\QDEC:Net_1260\/main_2     macrocell19   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:state_1\/q
Path End       : \QDEC:bQuadDec:state_1\/main_4
Capture Clock  : \QDEC:bQuadDec:state_1\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:state_1\/q       macrocell21   1250   1250  68288  RISE       1
\QDEC:bQuadDec:state_1\/main_4  macrocell21   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:error\/q
Path End       : \QDEC:bQuadDec:Stsreg\/status_3
Capture Clock  : \QDEC:bQuadDec:Stsreg\/clock
Path slack     : 76140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 81763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:error\/clock_0                             macrocell20                0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:error\/q          macrocell20    1250   1250  69701  RISE       1
\QDEC:bQuadDec:Stsreg\/status_3  statusicell2   4373   5623  76140  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:Stsreg\/clock                              statusicell2               0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:bQuadDec:quad_B_filt\/q
Path End       : \QDEC:bQuadDec:state_1\/main_2
Capture Clock  : \QDEC:bQuadDec:state_1\/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:quad_B_filt\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QDEC:bQuadDec:quad_B_filt\/q   macrocell10   1250   1250  69291  RISE       1
\QDEC:bQuadDec:state_1\/main_2  macrocell21   2288   3538  76285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:bQuadDec:state_1\/clock_0                           macrocell21                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QDEC:Net_1260\/q
Path End       : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Cyclk12:R#1 vs. Cyclk12:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Net_1260\/clock_0                                   macrocell19                0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\QDEC:Net_1260\/q                             macrocell19    1250   1250  56595  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4440   5690  77644  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\QDEC:Cnt16:CounterUDB:sSTSReg:stsreg\/clock              statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

