
On_Demand_Traffic_Light_Control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003e4e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000192  00800060  00003e4e  00003ee2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000031  008001f2  008001f2  00004074  2**0
                  ALLOC
  3 .stab         00005ebc  00000000  00000000  00004074  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001d51  00000000  00000000  00009f30  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000060  00000000  00000000  0000bc81  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000080  00000000  00000000  0000bce1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000109d  00000000  00000000  0000bd61  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000469  00000000  00000000  0000cdfe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000055b  00000000  00000000  0000d267  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000060  00000000  00000000  0000d7c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000016a  00000000  00000000  0000d824  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001a1e  00000000  00000000  0000d98e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  0000f3ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 93 10 	jmp	0x2126	; 0x2126 <__vector_1>
       8:	0c 94 bf 10 	jmp	0x217e	; 0x217e <__vector_2>
       c:	0c 94 eb 10 	jmp	0x21d6	; 0x21d6 <__vector_3>
      10:	0c 94 88 0f 	jmp	0x1f10	; 0x1f10 <__vector_4>
      14:	0c 94 5f 0f 	jmp	0x1ebe	; 0x1ebe <__vector_5>
      18:	0c 94 36 0f 	jmp	0x1e6c	; 0x1e6c <__vector_6>
      1c:	0c 94 0d 0f 	jmp	0x1e1a	; 0x1e1a <__vector_7>
      20:	0c 94 e4 0e 	jmp	0x1dc8	; 0x1dc8 <__vector_8>
      24:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__vector_9>
      28:	0c 94 92 0e 	jmp	0x1d24	; 0x1d24 <__vector_10>
      2c:	0c 94 69 0e 	jmp	0x1cd2	; 0x1cd2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e4       	ldi	r30, 0x4E	; 78
      68:	fe e3       	ldi	r31, 0x3E	; 62
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 3f       	cpi	r26, 0xF2	; 242
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a2 ef       	ldi	r26, 0xF2	; 242
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 32       	cpi	r26, 0x23	; 35
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 96 1e 	call	0x3d2c	; 0x3d2c <main>
      8a:	0c 94 25 1f 	jmp	0x3e4a	; 0x3e4a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__ashldi3>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	df 93       	push	r29
      9a:	cf 93       	push	r28
      9c:	cd b7       	in	r28, 0x3d	; 61
      9e:	de b7       	in	r29, 0x3e	; 62
      a0:	60 97       	sbiw	r28, 0x10	; 16
      a2:	0f b6       	in	r0, 0x3f	; 63
      a4:	f8 94       	cli
      a6:	de bf       	out	0x3e, r29	; 62
      a8:	0f be       	out	0x3f, r0	; 63
      aa:	cd bf       	out	0x3d, r28	; 61
      ac:	a8 2f       	mov	r26, r24
      ae:	00 23       	and	r16, r16
      b0:	09 f4       	brne	.+2      	; 0xb4 <__ashldi3+0x22>
      b2:	61 c0       	rjmp	.+194    	; 0x176 <__ashldi3+0xe4>
      b4:	7e 01       	movw	r14, r28
      b6:	08 94       	sec
      b8:	e1 1c       	adc	r14, r1
      ba:	f1 1c       	adc	r15, r1
      bc:	88 e0       	ldi	r24, 0x08	; 8
      be:	f7 01       	movw	r30, r14
      c0:	11 92       	st	Z+, r1
      c2:	8a 95       	dec	r24
      c4:	e9 f7       	brne	.-6      	; 0xc0 <__ashldi3+0x2e>
      c6:	29 83       	std	Y+1, r18	; 0x01
      c8:	3a 83       	std	Y+2, r19	; 0x02
      ca:	4b 83       	std	Y+3, r20	; 0x03
      cc:	5c 83       	std	Y+4, r21	; 0x04
      ce:	6d 83       	std	Y+5, r22	; 0x05
      d0:	7e 83       	std	Y+6, r23	; 0x06
      d2:	af 83       	std	Y+7, r26	; 0x07
      d4:	98 87       	std	Y+8, r25	; 0x08
      d6:	80 e2       	ldi	r24, 0x20	; 32
      d8:	80 1b       	sub	r24, r16
      da:	e8 2f       	mov	r30, r24
      dc:	ff 27       	eor	r31, r31
      de:	e7 fd       	sbrc	r30, 7
      e0:	f0 95       	com	r31
      e2:	49 81       	ldd	r20, Y+1	; 0x01
      e4:	5a 81       	ldd	r21, Y+2	; 0x02
      e6:	6b 81       	ldd	r22, Y+3	; 0x03
      e8:	7c 81       	ldd	r23, Y+4	; 0x04
      ea:	18 16       	cp	r1, r24
      ec:	84 f0       	brlt	.+32     	; 0x10e <__ashldi3+0x7c>
      ee:	19 86       	std	Y+9, r1	; 0x09
      f0:	1a 86       	std	Y+10, r1	; 0x0a
      f2:	1b 86       	std	Y+11, r1	; 0x0b
      f4:	1c 86       	std	Y+12, r1	; 0x0c
      f6:	88 27       	eor	r24, r24
      f8:	99 27       	eor	r25, r25
      fa:	8e 1b       	sub	r24, r30
      fc:	9f 0b       	sbc	r25, r31
      fe:	04 c0       	rjmp	.+8      	; 0x108 <__ashldi3+0x76>
     100:	44 0f       	add	r20, r20
     102:	55 1f       	adc	r21, r21
     104:	66 1f       	adc	r22, r22
     106:	77 1f       	adc	r23, r23
     108:	8a 95       	dec	r24
     10a:	d2 f7       	brpl	.-12     	; 0x100 <__ashldi3+0x6e>
     10c:	28 c0       	rjmp	.+80     	; 0x15e <__ashldi3+0xcc>
     10e:	20 2f       	mov	r18, r16
     110:	33 27       	eor	r19, r19
     112:	27 fd       	sbrc	r18, 7
     114:	30 95       	com	r19
     116:	db 01       	movw	r26, r22
     118:	ca 01       	movw	r24, r20
     11a:	02 2e       	mov	r0, r18
     11c:	04 c0       	rjmp	.+8      	; 0x126 <__ashldi3+0x94>
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	aa 1f       	adc	r26, r26
     124:	bb 1f       	adc	r27, r27
     126:	0a 94       	dec	r0
     128:	d2 f7       	brpl	.-12     	; 0x11e <__ashldi3+0x8c>
     12a:	89 87       	std	Y+9, r24	; 0x09
     12c:	9a 87       	std	Y+10, r25	; 0x0a
     12e:	ab 87       	std	Y+11, r26	; 0x0b
     130:	bc 87       	std	Y+12, r27	; 0x0c
     132:	04 c0       	rjmp	.+8      	; 0x13c <__ashldi3+0xaa>
     134:	76 95       	lsr	r23
     136:	67 95       	ror	r22
     138:	57 95       	ror	r21
     13a:	47 95       	ror	r20
     13c:	ea 95       	dec	r30
     13e:	d2 f7       	brpl	.-12     	; 0x134 <__ashldi3+0xa2>
     140:	8d 81       	ldd	r24, Y+5	; 0x05
     142:	9e 81       	ldd	r25, Y+6	; 0x06
     144:	af 81       	ldd	r26, Y+7	; 0x07
     146:	b8 85       	ldd	r27, Y+8	; 0x08
     148:	04 c0       	rjmp	.+8      	; 0x152 <__ashldi3+0xc0>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	aa 1f       	adc	r26, r26
     150:	bb 1f       	adc	r27, r27
     152:	2a 95       	dec	r18
     154:	d2 f7       	brpl	.-12     	; 0x14a <__ashldi3+0xb8>
     156:	48 2b       	or	r20, r24
     158:	59 2b       	or	r21, r25
     15a:	6a 2b       	or	r22, r26
     15c:	7b 2b       	or	r23, r27
     15e:	4d 87       	std	Y+13, r20	; 0x0d
     160:	5e 87       	std	Y+14, r21	; 0x0e
     162:	6f 87       	std	Y+15, r22	; 0x0f
     164:	78 8b       	std	Y+16, r23	; 0x10
     166:	29 85       	ldd	r18, Y+9	; 0x09
     168:	3a 85       	ldd	r19, Y+10	; 0x0a
     16a:	4b 85       	ldd	r20, Y+11	; 0x0b
     16c:	5c 85       	ldd	r21, Y+12	; 0x0c
     16e:	6d 85       	ldd	r22, Y+13	; 0x0d
     170:	7e 85       	ldd	r23, Y+14	; 0x0e
     172:	af 85       	ldd	r26, Y+15	; 0x0f
     174:	98 89       	ldd	r25, Y+16	; 0x10
     176:	8a 2f       	mov	r24, r26
     178:	60 96       	adiw	r28, 0x10	; 16
     17a:	0f b6       	in	r0, 0x3f	; 63
     17c:	f8 94       	cli
     17e:	de bf       	out	0x3e, r29	; 62
     180:	0f be       	out	0x3f, r0	; 63
     182:	cd bf       	out	0x3d, r28	; 61
     184:	cf 91       	pop	r28
     186:	df 91       	pop	r29
     188:	0f 91       	pop	r16
     18a:	ff 90       	pop	r15
     18c:	ef 90       	pop	r14
     18e:	08 95       	ret

00000190 <__udivdi3>:
     190:	ae e5       	ldi	r26, 0x5E	; 94
     192:	b0 e0       	ldi	r27, 0x00	; 0
     194:	ee ec       	ldi	r30, 0xCE	; 206
     196:	f0 e0       	ldi	r31, 0x00	; 0
     198:	0c 94 ee 1e 	jmp	0x3ddc	; 0x3ddc <__prologue_saves__>
     19c:	a8 e0       	ldi	r26, 0x08	; 8
     19e:	4e 01       	movw	r8, r28
     1a0:	08 94       	sec
     1a2:	81 1c       	adc	r8, r1
     1a4:	91 1c       	adc	r9, r1
     1a6:	f4 01       	movw	r30, r8
     1a8:	6a 2e       	mov	r6, r26
     1aa:	11 92       	st	Z+, r1
     1ac:	6a 94       	dec	r6
     1ae:	e9 f7       	brne	.-6      	; 0x1aa <__udivdi3+0x1a>
     1b0:	29 83       	std	Y+1, r18	; 0x01
     1b2:	3a 83       	std	Y+2, r19	; 0x02
     1b4:	4b 83       	std	Y+3, r20	; 0x03
     1b6:	5c 83       	std	Y+4, r21	; 0x04
     1b8:	6d 83       	std	Y+5, r22	; 0x05
     1ba:	7e 83       	std	Y+6, r23	; 0x06
     1bc:	8f 83       	std	Y+7, r24	; 0x07
     1be:	98 87       	std	Y+8, r25	; 0x08
     1c0:	ce 01       	movw	r24, r28
     1c2:	09 96       	adiw	r24, 0x09	; 9
     1c4:	fc 01       	movw	r30, r24
     1c6:	11 92       	st	Z+, r1
     1c8:	aa 95       	dec	r26
     1ca:	e9 f7       	brne	.-6      	; 0x1c6 <__udivdi3+0x36>
     1cc:	a9 86       	std	Y+9, r10	; 0x09
     1ce:	ba 86       	std	Y+10, r11	; 0x0a
     1d0:	cb 86       	std	Y+11, r12	; 0x0b
     1d2:	dc 86       	std	Y+12, r13	; 0x0c
     1d4:	ed 86       	std	Y+13, r14	; 0x0d
     1d6:	fe 86       	std	Y+14, r15	; 0x0e
     1d8:	0f 87       	std	Y+15, r16	; 0x0f
     1da:	18 8b       	std	Y+16, r17	; 0x10
     1dc:	29 84       	ldd	r2, Y+9	; 0x09
     1de:	3a 84       	ldd	r3, Y+10	; 0x0a
     1e0:	4b 84       	ldd	r4, Y+11	; 0x0b
     1e2:	5c 84       	ldd	r5, Y+12	; 0x0c
     1e4:	ed 84       	ldd	r14, Y+13	; 0x0d
     1e6:	fe 84       	ldd	r15, Y+14	; 0x0e
     1e8:	0f 85       	ldd	r16, Y+15	; 0x0f
     1ea:	18 89       	ldd	r17, Y+16	; 0x10
     1ec:	69 80       	ldd	r6, Y+1	; 0x01
     1ee:	7a 80       	ldd	r7, Y+2	; 0x02
     1f0:	8b 80       	ldd	r8, Y+3	; 0x03
     1f2:	9c 80       	ldd	r9, Y+4	; 0x04
     1f4:	6d a6       	std	Y+45, r6	; 0x2d
     1f6:	7e a6       	std	Y+46, r7	; 0x2e
     1f8:	8f a6       	std	Y+47, r8	; 0x2f
     1fa:	98 aa       	std	Y+48, r9	; 0x30
     1fc:	6d 80       	ldd	r6, Y+5	; 0x05
     1fe:	7e 80       	ldd	r7, Y+6	; 0x06
     200:	8f 80       	ldd	r8, Y+7	; 0x07
     202:	98 84       	ldd	r9, Y+8	; 0x08
     204:	e1 14       	cp	r14, r1
     206:	f1 04       	cpc	r15, r1
     208:	01 05       	cpc	r16, r1
     20a:	11 05       	cpc	r17, r1
     20c:	09 f0       	breq	.+2      	; 0x210 <__udivdi3+0x80>
     20e:	b3 c3       	rjmp	.+1894   	; 0x976 <__stack+0x117>
     210:	62 14       	cp	r6, r2
     212:	73 04       	cpc	r7, r3
     214:	84 04       	cpc	r8, r4
     216:	95 04       	cpc	r9, r5
     218:	08 f0       	brcs	.+2      	; 0x21c <__udivdi3+0x8c>
     21a:	3d c1       	rjmp	.+634    	; 0x496 <__udivdi3+0x306>
     21c:	00 e0       	ldi	r16, 0x00	; 0
     21e:	20 16       	cp	r2, r16
     220:	00 e0       	ldi	r16, 0x00	; 0
     222:	30 06       	cpc	r3, r16
     224:	01 e0       	ldi	r16, 0x01	; 1
     226:	40 06       	cpc	r4, r16
     228:	00 e0       	ldi	r16, 0x00	; 0
     22a:	50 06       	cpc	r5, r16
     22c:	88 f4       	brcc	.+34     	; 0x250 <__udivdi3+0xc0>
     22e:	1f ef       	ldi	r17, 0xFF	; 255
     230:	21 16       	cp	r2, r17
     232:	31 04       	cpc	r3, r1
     234:	41 04       	cpc	r4, r1
     236:	51 04       	cpc	r5, r1
     238:	39 f0       	breq	.+14     	; 0x248 <__udivdi3+0xb8>
     23a:	30 f0       	brcs	.+12     	; 0x248 <__udivdi3+0xb8>
     23c:	48 e0       	ldi	r20, 0x08	; 8
     23e:	e4 2e       	mov	r14, r20
     240:	f1 2c       	mov	r15, r1
     242:	01 2d       	mov	r16, r1
     244:	11 2d       	mov	r17, r1
     246:	18 c0       	rjmp	.+48     	; 0x278 <__udivdi3+0xe8>
     248:	ee 24       	eor	r14, r14
     24a:	ff 24       	eor	r15, r15
     24c:	87 01       	movw	r16, r14
     24e:	14 c0       	rjmp	.+40     	; 0x278 <__udivdi3+0xe8>
     250:	20 e0       	ldi	r18, 0x00	; 0
     252:	22 16       	cp	r2, r18
     254:	20 e0       	ldi	r18, 0x00	; 0
     256:	32 06       	cpc	r3, r18
     258:	20 e0       	ldi	r18, 0x00	; 0
     25a:	42 06       	cpc	r4, r18
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	52 06       	cpc	r5, r18
     260:	30 f0       	brcs	.+12     	; 0x26e <__udivdi3+0xde>
     262:	38 e1       	ldi	r19, 0x18	; 24
     264:	e3 2e       	mov	r14, r19
     266:	f1 2c       	mov	r15, r1
     268:	01 2d       	mov	r16, r1
     26a:	11 2d       	mov	r17, r1
     26c:	05 c0       	rjmp	.+10     	; 0x278 <__udivdi3+0xe8>
     26e:	20 e1       	ldi	r18, 0x10	; 16
     270:	e2 2e       	mov	r14, r18
     272:	f1 2c       	mov	r15, r1
     274:	01 2d       	mov	r16, r1
     276:	11 2d       	mov	r17, r1
     278:	d2 01       	movw	r26, r4
     27a:	c1 01       	movw	r24, r2
     27c:	0e 2c       	mov	r0, r14
     27e:	04 c0       	rjmp	.+8      	; 0x288 <__udivdi3+0xf8>
     280:	b6 95       	lsr	r27
     282:	a7 95       	ror	r26
     284:	97 95       	ror	r25
     286:	87 95       	ror	r24
     288:	0a 94       	dec	r0
     28a:	d2 f7       	brpl	.-12     	; 0x280 <__udivdi3+0xf0>
     28c:	89 57       	subi	r24, 0x79	; 121
     28e:	9f 4f       	sbci	r25, 0xFF	; 255
     290:	dc 01       	movw	r26, r24
     292:	2c 91       	ld	r18, X
     294:	80 e2       	ldi	r24, 0x20	; 32
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	a0 e0       	ldi	r26, 0x00	; 0
     29a:	b0 e0       	ldi	r27, 0x00	; 0
     29c:	8e 19       	sub	r24, r14
     29e:	9f 09       	sbc	r25, r15
     2a0:	a0 0b       	sbc	r26, r16
     2a2:	b1 0b       	sbc	r27, r17
     2a4:	7c 01       	movw	r14, r24
     2a6:	8d 01       	movw	r16, r26
     2a8:	e2 1a       	sub	r14, r18
     2aa:	f1 08       	sbc	r15, r1
     2ac:	01 09       	sbc	r16, r1
     2ae:	11 09       	sbc	r17, r1
     2b0:	e1 14       	cp	r14, r1
     2b2:	f1 04       	cpc	r15, r1
     2b4:	01 05       	cpc	r16, r1
     2b6:	11 05       	cpc	r17, r1
     2b8:	a1 f1       	breq	.+104    	; 0x322 <__udivdi3+0x192>
     2ba:	0e 2c       	mov	r0, r14
     2bc:	04 c0       	rjmp	.+8      	; 0x2c6 <__udivdi3+0x136>
     2be:	22 0c       	add	r2, r2
     2c0:	33 1c       	adc	r3, r3
     2c2:	44 1c       	adc	r4, r4
     2c4:	55 1c       	adc	r5, r5
     2c6:	0a 94       	dec	r0
     2c8:	d2 f7       	brpl	.-12     	; 0x2be <__udivdi3+0x12e>
     2ca:	a4 01       	movw	r20, r8
     2cc:	93 01       	movw	r18, r6
     2ce:	0e 2c       	mov	r0, r14
     2d0:	04 c0       	rjmp	.+8      	; 0x2da <__udivdi3+0x14a>
     2d2:	22 0f       	add	r18, r18
     2d4:	33 1f       	adc	r19, r19
     2d6:	44 1f       	adc	r20, r20
     2d8:	55 1f       	adc	r21, r21
     2da:	0a 94       	dec	r0
     2dc:	d2 f7       	brpl	.-12     	; 0x2d2 <__udivdi3+0x142>
     2de:	80 e2       	ldi	r24, 0x20	; 32
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	8e 19       	sub	r24, r14
     2e4:	9f 09       	sbc	r25, r15
     2e6:	6d a4       	ldd	r6, Y+45	; 0x2d
     2e8:	7e a4       	ldd	r7, Y+46	; 0x2e
     2ea:	8f a4       	ldd	r8, Y+47	; 0x2f
     2ec:	98 a8       	ldd	r9, Y+48	; 0x30
     2ee:	04 c0       	rjmp	.+8      	; 0x2f8 <__udivdi3+0x168>
     2f0:	96 94       	lsr	r9
     2f2:	87 94       	ror	r8
     2f4:	77 94       	ror	r7
     2f6:	67 94       	ror	r6
     2f8:	8a 95       	dec	r24
     2fa:	d2 f7       	brpl	.-12     	; 0x2f0 <__udivdi3+0x160>
     2fc:	62 2a       	or	r6, r18
     2fe:	73 2a       	or	r7, r19
     300:	84 2a       	or	r8, r20
     302:	95 2a       	or	r9, r21
     304:	ad a4       	ldd	r10, Y+45	; 0x2d
     306:	be a4       	ldd	r11, Y+46	; 0x2e
     308:	cf a4       	ldd	r12, Y+47	; 0x2f
     30a:	d8 a8       	ldd	r13, Y+48	; 0x30
     30c:	04 c0       	rjmp	.+8      	; 0x316 <__udivdi3+0x186>
     30e:	aa 0c       	add	r10, r10
     310:	bb 1c       	adc	r11, r11
     312:	cc 1c       	adc	r12, r12
     314:	dd 1c       	adc	r13, r13
     316:	ea 94       	dec	r14
     318:	d2 f7       	brpl	.-12     	; 0x30e <__udivdi3+0x17e>
     31a:	ad a6       	std	Y+45, r10	; 0x2d
     31c:	be a6       	std	Y+46, r11	; 0x2e
     31e:	cf a6       	std	Y+47, r12	; 0x2f
     320:	d8 aa       	std	Y+48, r13	; 0x30
     322:	62 01       	movw	r12, r4
     324:	ee 24       	eor	r14, r14
     326:	ff 24       	eor	r15, r15
     328:	cd aa       	std	Y+53, r12	; 0x35
     32a:	de aa       	std	Y+54, r13	; 0x36
     32c:	ef aa       	std	Y+55, r14	; 0x37
     32e:	f8 ae       	std	Y+56, r15	; 0x38
     330:	92 01       	movw	r18, r4
     332:	81 01       	movw	r16, r2
     334:	20 70       	andi	r18, 0x00	; 0
     336:	30 70       	andi	r19, 0x00	; 0
     338:	09 af       	std	Y+57, r16	; 0x39
     33a:	1a af       	std	Y+58, r17	; 0x3a
     33c:	2b af       	std	Y+59, r18	; 0x3b
     33e:	3c af       	std	Y+60, r19	; 0x3c
     340:	c4 01       	movw	r24, r8
     342:	b3 01       	movw	r22, r6
     344:	a7 01       	movw	r20, r14
     346:	96 01       	movw	r18, r12
     348:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     34c:	7b 01       	movw	r14, r22
     34e:	8c 01       	movw	r16, r24
     350:	c4 01       	movw	r24, r8
     352:	b3 01       	movw	r22, r6
     354:	2d a9       	ldd	r18, Y+53	; 0x35
     356:	3e a9       	ldd	r19, Y+54	; 0x36
     358:	4f a9       	ldd	r20, Y+55	; 0x37
     35a:	58 ad       	ldd	r21, Y+56	; 0x38
     35c:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     360:	c9 01       	movw	r24, r18
     362:	da 01       	movw	r26, r20
     364:	3c 01       	movw	r6, r24
     366:	4d 01       	movw	r8, r26
     368:	c4 01       	movw	r24, r8
     36a:	b3 01       	movw	r22, r6
     36c:	29 ad       	ldd	r18, Y+57	; 0x39
     36e:	3a ad       	ldd	r19, Y+58	; 0x3a
     370:	4b ad       	ldd	r20, Y+59	; 0x3b
     372:	5c ad       	ldd	r21, Y+60	; 0x3c
     374:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     378:	9b 01       	movw	r18, r22
     37a:	ac 01       	movw	r20, r24
     37c:	87 01       	movw	r16, r14
     37e:	ff 24       	eor	r15, r15
     380:	ee 24       	eor	r14, r14
     382:	ad a4       	ldd	r10, Y+45	; 0x2d
     384:	be a4       	ldd	r11, Y+46	; 0x2e
     386:	cf a4       	ldd	r12, Y+47	; 0x2f
     388:	d8 a8       	ldd	r13, Y+48	; 0x30
     38a:	c6 01       	movw	r24, r12
     38c:	aa 27       	eor	r26, r26
     38e:	bb 27       	eor	r27, r27
     390:	57 01       	movw	r10, r14
     392:	68 01       	movw	r12, r16
     394:	a8 2a       	or	r10, r24
     396:	b9 2a       	or	r11, r25
     398:	ca 2a       	or	r12, r26
     39a:	db 2a       	or	r13, r27
     39c:	a2 16       	cp	r10, r18
     39e:	b3 06       	cpc	r11, r19
     3a0:	c4 06       	cpc	r12, r20
     3a2:	d5 06       	cpc	r13, r21
     3a4:	e0 f4       	brcc	.+56     	; 0x3de <__udivdi3+0x24e>
     3a6:	08 94       	sec
     3a8:	61 08       	sbc	r6, r1
     3aa:	71 08       	sbc	r7, r1
     3ac:	81 08       	sbc	r8, r1
     3ae:	91 08       	sbc	r9, r1
     3b0:	a2 0c       	add	r10, r2
     3b2:	b3 1c       	adc	r11, r3
     3b4:	c4 1c       	adc	r12, r4
     3b6:	d5 1c       	adc	r13, r5
     3b8:	a2 14       	cp	r10, r2
     3ba:	b3 04       	cpc	r11, r3
     3bc:	c4 04       	cpc	r12, r4
     3be:	d5 04       	cpc	r13, r5
     3c0:	70 f0       	brcs	.+28     	; 0x3de <__udivdi3+0x24e>
     3c2:	a2 16       	cp	r10, r18
     3c4:	b3 06       	cpc	r11, r19
     3c6:	c4 06       	cpc	r12, r20
     3c8:	d5 06       	cpc	r13, r21
     3ca:	48 f4       	brcc	.+18     	; 0x3de <__udivdi3+0x24e>
     3cc:	08 94       	sec
     3ce:	61 08       	sbc	r6, r1
     3d0:	71 08       	sbc	r7, r1
     3d2:	81 08       	sbc	r8, r1
     3d4:	91 08       	sbc	r9, r1
     3d6:	a2 0c       	add	r10, r2
     3d8:	b3 1c       	adc	r11, r3
     3da:	c4 1c       	adc	r12, r4
     3dc:	d5 1c       	adc	r13, r5
     3de:	a2 1a       	sub	r10, r18
     3e0:	b3 0a       	sbc	r11, r19
     3e2:	c4 0a       	sbc	r12, r20
     3e4:	d5 0a       	sbc	r13, r21
     3e6:	c6 01       	movw	r24, r12
     3e8:	b5 01       	movw	r22, r10
     3ea:	2d a9       	ldd	r18, Y+53	; 0x35
     3ec:	3e a9       	ldd	r19, Y+54	; 0x36
     3ee:	4f a9       	ldd	r20, Y+55	; 0x37
     3f0:	58 ad       	ldd	r21, Y+56	; 0x38
     3f2:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     3f6:	7b 01       	movw	r14, r22
     3f8:	8c 01       	movw	r16, r24
     3fa:	c6 01       	movw	r24, r12
     3fc:	b5 01       	movw	r22, r10
     3fe:	2d a9       	ldd	r18, Y+53	; 0x35
     400:	3e a9       	ldd	r19, Y+54	; 0x36
     402:	4f a9       	ldd	r20, Y+55	; 0x37
     404:	58 ad       	ldd	r21, Y+56	; 0x38
     406:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     40a:	c9 01       	movw	r24, r18
     40c:	da 01       	movw	r26, r20
     40e:	5c 01       	movw	r10, r24
     410:	6d 01       	movw	r12, r26
     412:	c6 01       	movw	r24, r12
     414:	b5 01       	movw	r22, r10
     416:	29 ad       	ldd	r18, Y+57	; 0x39
     418:	3a ad       	ldd	r19, Y+58	; 0x3a
     41a:	4b ad       	ldd	r20, Y+59	; 0x3b
     41c:	5c ad       	ldd	r21, Y+60	; 0x3c
     41e:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     422:	9b 01       	movw	r18, r22
     424:	ac 01       	movw	r20, r24
     426:	87 01       	movw	r16, r14
     428:	ff 24       	eor	r15, r15
     42a:	ee 24       	eor	r14, r14
     42c:	8d a5       	ldd	r24, Y+45	; 0x2d
     42e:	9e a5       	ldd	r25, Y+46	; 0x2e
     430:	af a5       	ldd	r26, Y+47	; 0x2f
     432:	b8 a9       	ldd	r27, Y+48	; 0x30
     434:	a0 70       	andi	r26, 0x00	; 0
     436:	b0 70       	andi	r27, 0x00	; 0
     438:	e8 2a       	or	r14, r24
     43a:	f9 2a       	or	r15, r25
     43c:	0a 2b       	or	r16, r26
     43e:	1b 2b       	or	r17, r27
     440:	e2 16       	cp	r14, r18
     442:	f3 06       	cpc	r15, r19
     444:	04 07       	cpc	r16, r20
     446:	15 07       	cpc	r17, r21
     448:	c0 f4       	brcc	.+48     	; 0x47a <__udivdi3+0x2ea>
     44a:	08 94       	sec
     44c:	a1 08       	sbc	r10, r1
     44e:	b1 08       	sbc	r11, r1
     450:	c1 08       	sbc	r12, r1
     452:	d1 08       	sbc	r13, r1
     454:	e2 0c       	add	r14, r2
     456:	f3 1c       	adc	r15, r3
     458:	04 1d       	adc	r16, r4
     45a:	15 1d       	adc	r17, r5
     45c:	e2 14       	cp	r14, r2
     45e:	f3 04       	cpc	r15, r3
     460:	04 05       	cpc	r16, r4
     462:	15 05       	cpc	r17, r5
     464:	50 f0       	brcs	.+20     	; 0x47a <__udivdi3+0x2ea>
     466:	e2 16       	cp	r14, r18
     468:	f3 06       	cpc	r15, r19
     46a:	04 07       	cpc	r16, r20
     46c:	15 07       	cpc	r17, r21
     46e:	28 f4       	brcc	.+10     	; 0x47a <__udivdi3+0x2ea>
     470:	08 94       	sec
     472:	a1 08       	sbc	r10, r1
     474:	b1 08       	sbc	r11, r1
     476:	c1 08       	sbc	r12, r1
     478:	d1 08       	sbc	r13, r1
     47a:	d3 01       	movw	r26, r6
     47c:	99 27       	eor	r25, r25
     47e:	88 27       	eor	r24, r24
     480:	86 01       	movw	r16, r12
     482:	75 01       	movw	r14, r10
     484:	e8 2a       	or	r14, r24
     486:	f9 2a       	or	r15, r25
     488:	0a 2b       	or	r16, r26
     48a:	1b 2b       	or	r17, r27
     48c:	e9 aa       	std	Y+49, r14	; 0x31
     48e:	fa aa       	std	Y+50, r15	; 0x32
     490:	0b ab       	std	Y+51, r16	; 0x33
     492:	1c ab       	std	Y+52, r17	; 0x34
     494:	cf c4       	rjmp	.+2462   	; 0xe34 <__stack+0x5d5>
     496:	21 14       	cp	r2, r1
     498:	31 04       	cpc	r3, r1
     49a:	41 04       	cpc	r4, r1
     49c:	51 04       	cpc	r5, r1
     49e:	71 f4       	brne	.+28     	; 0x4bc <__udivdi3+0x32c>
     4a0:	61 e0       	ldi	r22, 0x01	; 1
     4a2:	70 e0       	ldi	r23, 0x00	; 0
     4a4:	80 e0       	ldi	r24, 0x00	; 0
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	20 e0       	ldi	r18, 0x00	; 0
     4aa:	30 e0       	ldi	r19, 0x00	; 0
     4ac:	40 e0       	ldi	r20, 0x00	; 0
     4ae:	50 e0       	ldi	r21, 0x00	; 0
     4b0:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     4b4:	c9 01       	movw	r24, r18
     4b6:	da 01       	movw	r26, r20
     4b8:	1c 01       	movw	r2, r24
     4ba:	2d 01       	movw	r4, r26
     4bc:	00 e0       	ldi	r16, 0x00	; 0
     4be:	20 16       	cp	r2, r16
     4c0:	00 e0       	ldi	r16, 0x00	; 0
     4c2:	30 06       	cpc	r3, r16
     4c4:	01 e0       	ldi	r16, 0x01	; 1
     4c6:	40 06       	cpc	r4, r16
     4c8:	00 e0       	ldi	r16, 0x00	; 0
     4ca:	50 06       	cpc	r5, r16
     4cc:	88 f4       	brcc	.+34     	; 0x4f0 <__udivdi3+0x360>
     4ce:	1f ef       	ldi	r17, 0xFF	; 255
     4d0:	21 16       	cp	r2, r17
     4d2:	31 04       	cpc	r3, r1
     4d4:	41 04       	cpc	r4, r1
     4d6:	51 04       	cpc	r5, r1
     4d8:	31 f0       	breq	.+12     	; 0x4e6 <__udivdi3+0x356>
     4da:	28 f0       	brcs	.+10     	; 0x4e6 <__udivdi3+0x356>
     4dc:	48 e0       	ldi	r20, 0x08	; 8
     4de:	50 e0       	ldi	r21, 0x00	; 0
     4e0:	60 e0       	ldi	r22, 0x00	; 0
     4e2:	70 e0       	ldi	r23, 0x00	; 0
     4e4:	17 c0       	rjmp	.+46     	; 0x514 <__udivdi3+0x384>
     4e6:	40 e0       	ldi	r20, 0x00	; 0
     4e8:	50 e0       	ldi	r21, 0x00	; 0
     4ea:	60 e0       	ldi	r22, 0x00	; 0
     4ec:	70 e0       	ldi	r23, 0x00	; 0
     4ee:	12 c0       	rjmp	.+36     	; 0x514 <__udivdi3+0x384>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	22 16       	cp	r2, r18
     4f4:	20 e0       	ldi	r18, 0x00	; 0
     4f6:	32 06       	cpc	r3, r18
     4f8:	20 e0       	ldi	r18, 0x00	; 0
     4fa:	42 06       	cpc	r4, r18
     4fc:	21 e0       	ldi	r18, 0x01	; 1
     4fe:	52 06       	cpc	r5, r18
     500:	28 f0       	brcs	.+10     	; 0x50c <__udivdi3+0x37c>
     502:	48 e1       	ldi	r20, 0x18	; 24
     504:	50 e0       	ldi	r21, 0x00	; 0
     506:	60 e0       	ldi	r22, 0x00	; 0
     508:	70 e0       	ldi	r23, 0x00	; 0
     50a:	04 c0       	rjmp	.+8      	; 0x514 <__udivdi3+0x384>
     50c:	40 e1       	ldi	r20, 0x10	; 16
     50e:	50 e0       	ldi	r21, 0x00	; 0
     510:	60 e0       	ldi	r22, 0x00	; 0
     512:	70 e0       	ldi	r23, 0x00	; 0
     514:	d2 01       	movw	r26, r4
     516:	c1 01       	movw	r24, r2
     518:	04 2e       	mov	r0, r20
     51a:	04 c0       	rjmp	.+8      	; 0x524 <__udivdi3+0x394>
     51c:	b6 95       	lsr	r27
     51e:	a7 95       	ror	r26
     520:	97 95       	ror	r25
     522:	87 95       	ror	r24
     524:	0a 94       	dec	r0
     526:	d2 f7       	brpl	.-12     	; 0x51c <__udivdi3+0x38c>
     528:	89 57       	subi	r24, 0x79	; 121
     52a:	9f 4f       	sbci	r25, 0xFF	; 255
     52c:	dc 01       	movw	r26, r24
     52e:	2c 91       	ld	r18, X
     530:	e0 e2       	ldi	r30, 0x20	; 32
     532:	ee 2e       	mov	r14, r30
     534:	f1 2c       	mov	r15, r1
     536:	01 2d       	mov	r16, r1
     538:	11 2d       	mov	r17, r1
     53a:	d8 01       	movw	r26, r16
     53c:	c7 01       	movw	r24, r14
     53e:	84 1b       	sub	r24, r20
     540:	95 0b       	sbc	r25, r21
     542:	a6 0b       	sbc	r26, r22
     544:	b7 0b       	sbc	r27, r23
     546:	82 1b       	sub	r24, r18
     548:	91 09       	sbc	r25, r1
     54a:	a1 09       	sbc	r26, r1
     54c:	b1 09       	sbc	r27, r1
     54e:	00 97       	sbiw	r24, 0x00	; 0
     550:	a1 05       	cpc	r26, r1
     552:	b1 05       	cpc	r27, r1
     554:	61 f4       	brne	.+24     	; 0x56e <__udivdi3+0x3de>
     556:	64 01       	movw	r12, r8
     558:	53 01       	movw	r10, r6
     55a:	a2 18       	sub	r10, r2
     55c:	b3 08       	sbc	r11, r3
     55e:	c4 08       	sbc	r12, r4
     560:	d5 08       	sbc	r13, r5
     562:	31 e0       	ldi	r19, 0x01	; 1
     564:	63 2e       	mov	r6, r19
     566:	71 2c       	mov	r7, r1
     568:	81 2c       	mov	r8, r1
     56a:	91 2c       	mov	r9, r1
     56c:	1e c1       	rjmp	.+572    	; 0x7aa <__udivdi3+0x61a>
     56e:	6f 96       	adiw	r28, 0x1f	; 31
     570:	8f af       	std	Y+63, r24	; 0x3f
     572:	6f 97       	sbiw	r28, 0x1f	; 31
     574:	08 2e       	mov	r0, r24
     576:	04 c0       	rjmp	.+8      	; 0x580 <__udivdi3+0x3f0>
     578:	22 0c       	add	r2, r2
     57a:	33 1c       	adc	r3, r3
     57c:	44 1c       	adc	r4, r4
     57e:	55 1c       	adc	r5, r5
     580:	0a 94       	dec	r0
     582:	d2 f7       	brpl	.-12     	; 0x578 <__udivdi3+0x3e8>
     584:	ee 2d       	mov	r30, r14
     586:	e8 1b       	sub	r30, r24
     588:	64 01       	movw	r12, r8
     58a:	53 01       	movw	r10, r6
     58c:	0e 2e       	mov	r0, r30
     58e:	04 c0       	rjmp	.+8      	; 0x598 <__udivdi3+0x408>
     590:	d6 94       	lsr	r13
     592:	c7 94       	ror	r12
     594:	b7 94       	ror	r11
     596:	a7 94       	ror	r10
     598:	0a 94       	dec	r0
     59a:	d2 f7       	brpl	.-12     	; 0x590 <__udivdi3+0x400>
     59c:	a4 01       	movw	r20, r8
     59e:	93 01       	movw	r18, r6
     5a0:	6f 96       	adiw	r28, 0x1f	; 31
     5a2:	0f ac       	ldd	r0, Y+63	; 0x3f
     5a4:	6f 97       	sbiw	r28, 0x1f	; 31
     5a6:	04 c0       	rjmp	.+8      	; 0x5b0 <__udivdi3+0x420>
     5a8:	22 0f       	add	r18, r18
     5aa:	33 1f       	adc	r19, r19
     5ac:	44 1f       	adc	r20, r20
     5ae:	55 1f       	adc	r21, r21
     5b0:	0a 94       	dec	r0
     5b2:	d2 f7       	brpl	.-12     	; 0x5a8 <__udivdi3+0x418>
     5b4:	6d a4       	ldd	r6, Y+45	; 0x2d
     5b6:	7e a4       	ldd	r7, Y+46	; 0x2e
     5b8:	8f a4       	ldd	r8, Y+47	; 0x2f
     5ba:	98 a8       	ldd	r9, Y+48	; 0x30
     5bc:	0e 2e       	mov	r0, r30
     5be:	04 c0       	rjmp	.+8      	; 0x5c8 <__udivdi3+0x438>
     5c0:	96 94       	lsr	r9
     5c2:	87 94       	ror	r8
     5c4:	77 94       	ror	r7
     5c6:	67 94       	ror	r6
     5c8:	0a 94       	dec	r0
     5ca:	d2 f7       	brpl	.-12     	; 0x5c0 <__udivdi3+0x430>
     5cc:	84 01       	movw	r16, r8
     5ce:	73 01       	movw	r14, r6
     5d0:	e2 2a       	or	r14, r18
     5d2:	f3 2a       	or	r15, r19
     5d4:	04 2b       	or	r16, r20
     5d6:	15 2b       	or	r17, r21
     5d8:	e9 a6       	std	Y+41, r14	; 0x29
     5da:	fa a6       	std	Y+42, r15	; 0x2a
     5dc:	0b a7       	std	Y+43, r16	; 0x2b
     5de:	1c a7       	std	Y+44, r17	; 0x2c
     5e0:	32 01       	movw	r6, r4
     5e2:	88 24       	eor	r8, r8
     5e4:	99 24       	eor	r9, r9
     5e6:	92 01       	movw	r18, r4
     5e8:	81 01       	movw	r16, r2
     5ea:	20 70       	andi	r18, 0x00	; 0
     5ec:	30 70       	andi	r19, 0x00	; 0
     5ee:	21 96       	adiw	r28, 0x01	; 1
     5f0:	0c af       	std	Y+60, r16	; 0x3c
     5f2:	1d af       	std	Y+61, r17	; 0x3d
     5f4:	2e af       	std	Y+62, r18	; 0x3e
     5f6:	3f af       	std	Y+63, r19	; 0x3f
     5f8:	21 97       	sbiw	r28, 0x01	; 1
     5fa:	c6 01       	movw	r24, r12
     5fc:	b5 01       	movw	r22, r10
     5fe:	a4 01       	movw	r20, r8
     600:	93 01       	movw	r18, r6
     602:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     606:	7b 01       	movw	r14, r22
     608:	8c 01       	movw	r16, r24
     60a:	c6 01       	movw	r24, r12
     60c:	b5 01       	movw	r22, r10
     60e:	a4 01       	movw	r20, r8
     610:	93 01       	movw	r18, r6
     612:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     616:	c9 01       	movw	r24, r18
     618:	da 01       	movw	r26, r20
     61a:	25 96       	adiw	r28, 0x05	; 5
     61c:	8c af       	std	Y+60, r24	; 0x3c
     61e:	9d af       	std	Y+61, r25	; 0x3d
     620:	ae af       	std	Y+62, r26	; 0x3e
     622:	bf af       	std	Y+63, r27	; 0x3f
     624:	25 97       	sbiw	r28, 0x05	; 5
     626:	bc 01       	movw	r22, r24
     628:	cd 01       	movw	r24, r26
     62a:	21 96       	adiw	r28, 0x01	; 1
     62c:	2c ad       	ldd	r18, Y+60	; 0x3c
     62e:	3d ad       	ldd	r19, Y+61	; 0x3d
     630:	4e ad       	ldd	r20, Y+62	; 0x3e
     632:	5f ad       	ldd	r21, Y+63	; 0x3f
     634:	21 97       	sbiw	r28, 0x01	; 1
     636:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     63a:	9b 01       	movw	r18, r22
     63c:	ac 01       	movw	r20, r24
     63e:	87 01       	movw	r16, r14
     640:	ff 24       	eor	r15, r15
     642:	ee 24       	eor	r14, r14
     644:	a9 a4       	ldd	r10, Y+41	; 0x29
     646:	ba a4       	ldd	r11, Y+42	; 0x2a
     648:	cb a4       	ldd	r12, Y+43	; 0x2b
     64a:	dc a4       	ldd	r13, Y+44	; 0x2c
     64c:	c6 01       	movw	r24, r12
     64e:	aa 27       	eor	r26, r26
     650:	bb 27       	eor	r27, r27
     652:	5c 01       	movw	r10, r24
     654:	6d 01       	movw	r12, r26
     656:	ae 28       	or	r10, r14
     658:	bf 28       	or	r11, r15
     65a:	c0 2a       	or	r12, r16
     65c:	d1 2a       	or	r13, r17
     65e:	a2 16       	cp	r10, r18
     660:	b3 06       	cpc	r11, r19
     662:	c4 06       	cpc	r12, r20
     664:	d5 06       	cpc	r13, r21
     666:	60 f5       	brcc	.+88     	; 0x6c0 <__udivdi3+0x530>
     668:	25 96       	adiw	r28, 0x05	; 5
     66a:	6c ad       	ldd	r22, Y+60	; 0x3c
     66c:	7d ad       	ldd	r23, Y+61	; 0x3d
     66e:	8e ad       	ldd	r24, Y+62	; 0x3e
     670:	9f ad       	ldd	r25, Y+63	; 0x3f
     672:	25 97       	sbiw	r28, 0x05	; 5
     674:	61 50       	subi	r22, 0x01	; 1
     676:	70 40       	sbci	r23, 0x00	; 0
     678:	80 40       	sbci	r24, 0x00	; 0
     67a:	90 40       	sbci	r25, 0x00	; 0
     67c:	25 96       	adiw	r28, 0x05	; 5
     67e:	6c af       	std	Y+60, r22	; 0x3c
     680:	7d af       	std	Y+61, r23	; 0x3d
     682:	8e af       	std	Y+62, r24	; 0x3e
     684:	9f af       	std	Y+63, r25	; 0x3f
     686:	25 97       	sbiw	r28, 0x05	; 5
     688:	a2 0c       	add	r10, r2
     68a:	b3 1c       	adc	r11, r3
     68c:	c4 1c       	adc	r12, r4
     68e:	d5 1c       	adc	r13, r5
     690:	a2 14       	cp	r10, r2
     692:	b3 04       	cpc	r11, r3
     694:	c4 04       	cpc	r12, r4
     696:	d5 04       	cpc	r13, r5
     698:	98 f0       	brcs	.+38     	; 0x6c0 <__udivdi3+0x530>
     69a:	a2 16       	cp	r10, r18
     69c:	b3 06       	cpc	r11, r19
     69e:	c4 06       	cpc	r12, r20
     6a0:	d5 06       	cpc	r13, r21
     6a2:	70 f4       	brcc	.+28     	; 0x6c0 <__udivdi3+0x530>
     6a4:	61 50       	subi	r22, 0x01	; 1
     6a6:	70 40       	sbci	r23, 0x00	; 0
     6a8:	80 40       	sbci	r24, 0x00	; 0
     6aa:	90 40       	sbci	r25, 0x00	; 0
     6ac:	25 96       	adiw	r28, 0x05	; 5
     6ae:	6c af       	std	Y+60, r22	; 0x3c
     6b0:	7d af       	std	Y+61, r23	; 0x3d
     6b2:	8e af       	std	Y+62, r24	; 0x3e
     6b4:	9f af       	std	Y+63, r25	; 0x3f
     6b6:	25 97       	sbiw	r28, 0x05	; 5
     6b8:	a2 0c       	add	r10, r2
     6ba:	b3 1c       	adc	r11, r3
     6bc:	c4 1c       	adc	r12, r4
     6be:	d5 1c       	adc	r13, r5
     6c0:	a2 1a       	sub	r10, r18
     6c2:	b3 0a       	sbc	r11, r19
     6c4:	c4 0a       	sbc	r12, r20
     6c6:	d5 0a       	sbc	r13, r21
     6c8:	c6 01       	movw	r24, r12
     6ca:	b5 01       	movw	r22, r10
     6cc:	a4 01       	movw	r20, r8
     6ce:	93 01       	movw	r18, r6
     6d0:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     6d4:	7b 01       	movw	r14, r22
     6d6:	8c 01       	movw	r16, r24
     6d8:	c6 01       	movw	r24, r12
     6da:	b5 01       	movw	r22, r10
     6dc:	a4 01       	movw	r20, r8
     6de:	93 01       	movw	r18, r6
     6e0:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     6e4:	c9 01       	movw	r24, r18
     6e6:	da 01       	movw	r26, r20
     6e8:	3c 01       	movw	r6, r24
     6ea:	4d 01       	movw	r8, r26
     6ec:	c4 01       	movw	r24, r8
     6ee:	b3 01       	movw	r22, r6
     6f0:	21 96       	adiw	r28, 0x01	; 1
     6f2:	2c ad       	ldd	r18, Y+60	; 0x3c
     6f4:	3d ad       	ldd	r19, Y+61	; 0x3d
     6f6:	4e ad       	ldd	r20, Y+62	; 0x3e
     6f8:	5f ad       	ldd	r21, Y+63	; 0x3f
     6fa:	21 97       	sbiw	r28, 0x01	; 1
     6fc:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     700:	9b 01       	movw	r18, r22
     702:	ac 01       	movw	r20, r24
     704:	87 01       	movw	r16, r14
     706:	ff 24       	eor	r15, r15
     708:	ee 24       	eor	r14, r14
     70a:	89 a5       	ldd	r24, Y+41	; 0x29
     70c:	9a a5       	ldd	r25, Y+42	; 0x2a
     70e:	ab a5       	ldd	r26, Y+43	; 0x2b
     710:	bc a5       	ldd	r27, Y+44	; 0x2c
     712:	a0 70       	andi	r26, 0x00	; 0
     714:	b0 70       	andi	r27, 0x00	; 0
     716:	57 01       	movw	r10, r14
     718:	68 01       	movw	r12, r16
     71a:	a8 2a       	or	r10, r24
     71c:	b9 2a       	or	r11, r25
     71e:	ca 2a       	or	r12, r26
     720:	db 2a       	or	r13, r27
     722:	a2 16       	cp	r10, r18
     724:	b3 06       	cpc	r11, r19
     726:	c4 06       	cpc	r12, r20
     728:	d5 06       	cpc	r13, r21
     72a:	e0 f4       	brcc	.+56     	; 0x764 <__udivdi3+0x5d4>
     72c:	08 94       	sec
     72e:	61 08       	sbc	r6, r1
     730:	71 08       	sbc	r7, r1
     732:	81 08       	sbc	r8, r1
     734:	91 08       	sbc	r9, r1
     736:	a2 0c       	add	r10, r2
     738:	b3 1c       	adc	r11, r3
     73a:	c4 1c       	adc	r12, r4
     73c:	d5 1c       	adc	r13, r5
     73e:	a2 14       	cp	r10, r2
     740:	b3 04       	cpc	r11, r3
     742:	c4 04       	cpc	r12, r4
     744:	d5 04       	cpc	r13, r5
     746:	70 f0       	brcs	.+28     	; 0x764 <__udivdi3+0x5d4>
     748:	a2 16       	cp	r10, r18
     74a:	b3 06       	cpc	r11, r19
     74c:	c4 06       	cpc	r12, r20
     74e:	d5 06       	cpc	r13, r21
     750:	48 f4       	brcc	.+18     	; 0x764 <__udivdi3+0x5d4>
     752:	08 94       	sec
     754:	61 08       	sbc	r6, r1
     756:	71 08       	sbc	r7, r1
     758:	81 08       	sbc	r8, r1
     75a:	91 08       	sbc	r9, r1
     75c:	a2 0c       	add	r10, r2
     75e:	b3 1c       	adc	r11, r3
     760:	c4 1c       	adc	r12, r4
     762:	d5 1c       	adc	r13, r5
     764:	8d a5       	ldd	r24, Y+45	; 0x2d
     766:	9e a5       	ldd	r25, Y+46	; 0x2e
     768:	af a5       	ldd	r26, Y+47	; 0x2f
     76a:	b8 a9       	ldd	r27, Y+48	; 0x30
     76c:	6f 96       	adiw	r28, 0x1f	; 31
     76e:	0f ac       	ldd	r0, Y+63	; 0x3f
     770:	6f 97       	sbiw	r28, 0x1f	; 31
     772:	04 c0       	rjmp	.+8      	; 0x77c <__udivdi3+0x5ec>
     774:	88 0f       	add	r24, r24
     776:	99 1f       	adc	r25, r25
     778:	aa 1f       	adc	r26, r26
     77a:	bb 1f       	adc	r27, r27
     77c:	0a 94       	dec	r0
     77e:	d2 f7       	brpl	.-12     	; 0x774 <__udivdi3+0x5e4>
     780:	8d a7       	std	Y+45, r24	; 0x2d
     782:	9e a7       	std	Y+46, r25	; 0x2e
     784:	af a7       	std	Y+47, r26	; 0x2f
     786:	b8 ab       	std	Y+48, r27	; 0x30
     788:	a2 1a       	sub	r10, r18
     78a:	b3 0a       	sbc	r11, r19
     78c:	c4 0a       	sbc	r12, r20
     78e:	d5 0a       	sbc	r13, r21
     790:	25 96       	adiw	r28, 0x05	; 5
     792:	ec ac       	ldd	r14, Y+60	; 0x3c
     794:	fd ac       	ldd	r15, Y+61	; 0x3d
     796:	0e ad       	ldd	r16, Y+62	; 0x3e
     798:	1f ad       	ldd	r17, Y+63	; 0x3f
     79a:	25 97       	sbiw	r28, 0x05	; 5
     79c:	d7 01       	movw	r26, r14
     79e:	99 27       	eor	r25, r25
     7a0:	88 27       	eor	r24, r24
     7a2:	68 2a       	or	r6, r24
     7a4:	79 2a       	or	r7, r25
     7a6:	8a 2a       	or	r8, r26
     7a8:	9b 2a       	or	r9, r27
     7aa:	82 01       	movw	r16, r4
     7ac:	22 27       	eor	r18, r18
     7ae:	33 27       	eor	r19, r19
     7b0:	29 96       	adiw	r28, 0x09	; 9
     7b2:	0c af       	std	Y+60, r16	; 0x3c
     7b4:	1d af       	std	Y+61, r17	; 0x3d
     7b6:	2e af       	std	Y+62, r18	; 0x3e
     7b8:	3f af       	std	Y+63, r19	; 0x3f
     7ba:	29 97       	sbiw	r28, 0x09	; 9
     7bc:	a2 01       	movw	r20, r4
     7be:	91 01       	movw	r18, r2
     7c0:	40 70       	andi	r20, 0x00	; 0
     7c2:	50 70       	andi	r21, 0x00	; 0
     7c4:	2d 96       	adiw	r28, 0x0d	; 13
     7c6:	2c af       	std	Y+60, r18	; 0x3c
     7c8:	3d af       	std	Y+61, r19	; 0x3d
     7ca:	4e af       	std	Y+62, r20	; 0x3e
     7cc:	5f af       	std	Y+63, r21	; 0x3f
     7ce:	2d 97       	sbiw	r28, 0x0d	; 13
     7d0:	c6 01       	movw	r24, r12
     7d2:	b5 01       	movw	r22, r10
     7d4:	29 96       	adiw	r28, 0x09	; 9
     7d6:	2c ad       	ldd	r18, Y+60	; 0x3c
     7d8:	3d ad       	ldd	r19, Y+61	; 0x3d
     7da:	4e ad       	ldd	r20, Y+62	; 0x3e
     7dc:	5f ad       	ldd	r21, Y+63	; 0x3f
     7de:	29 97       	sbiw	r28, 0x09	; 9
     7e0:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     7e4:	7b 01       	movw	r14, r22
     7e6:	8c 01       	movw	r16, r24
     7e8:	c6 01       	movw	r24, r12
     7ea:	b5 01       	movw	r22, r10
     7ec:	29 96       	adiw	r28, 0x09	; 9
     7ee:	2c ad       	ldd	r18, Y+60	; 0x3c
     7f0:	3d ad       	ldd	r19, Y+61	; 0x3d
     7f2:	4e ad       	ldd	r20, Y+62	; 0x3e
     7f4:	5f ad       	ldd	r21, Y+63	; 0x3f
     7f6:	29 97       	sbiw	r28, 0x09	; 9
     7f8:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     7fc:	c9 01       	movw	r24, r18
     7fe:	da 01       	movw	r26, r20
     800:	61 96       	adiw	r28, 0x11	; 17
     802:	8c af       	std	Y+60, r24	; 0x3c
     804:	9d af       	std	Y+61, r25	; 0x3d
     806:	ae af       	std	Y+62, r26	; 0x3e
     808:	bf af       	std	Y+63, r27	; 0x3f
     80a:	61 97       	sbiw	r28, 0x11	; 17
     80c:	bc 01       	movw	r22, r24
     80e:	cd 01       	movw	r24, r26
     810:	2d 96       	adiw	r28, 0x0d	; 13
     812:	2c ad       	ldd	r18, Y+60	; 0x3c
     814:	3d ad       	ldd	r19, Y+61	; 0x3d
     816:	4e ad       	ldd	r20, Y+62	; 0x3e
     818:	5f ad       	ldd	r21, Y+63	; 0x3f
     81a:	2d 97       	sbiw	r28, 0x0d	; 13
     81c:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     820:	9b 01       	movw	r18, r22
     822:	ac 01       	movw	r20, r24
     824:	87 01       	movw	r16, r14
     826:	ff 24       	eor	r15, r15
     828:	ee 24       	eor	r14, r14
     82a:	ad a4       	ldd	r10, Y+45	; 0x2d
     82c:	be a4       	ldd	r11, Y+46	; 0x2e
     82e:	cf a4       	ldd	r12, Y+47	; 0x2f
     830:	d8 a8       	ldd	r13, Y+48	; 0x30
     832:	c6 01       	movw	r24, r12
     834:	aa 27       	eor	r26, r26
     836:	bb 27       	eor	r27, r27
     838:	57 01       	movw	r10, r14
     83a:	68 01       	movw	r12, r16
     83c:	a8 2a       	or	r10, r24
     83e:	b9 2a       	or	r11, r25
     840:	ca 2a       	or	r12, r26
     842:	db 2a       	or	r13, r27
     844:	a2 16       	cp	r10, r18
     846:	b3 06       	cpc	r11, r19
     848:	c4 06       	cpc	r12, r20
     84a:	d5 06       	cpc	r13, r21
     84c:	60 f5       	brcc	.+88     	; 0x8a6 <__stack+0x47>
     84e:	61 96       	adiw	r28, 0x11	; 17
     850:	6c ad       	ldd	r22, Y+60	; 0x3c
     852:	7d ad       	ldd	r23, Y+61	; 0x3d
     854:	8e ad       	ldd	r24, Y+62	; 0x3e
     856:	9f ad       	ldd	r25, Y+63	; 0x3f
     858:	61 97       	sbiw	r28, 0x11	; 17
     85a:	61 50       	subi	r22, 0x01	; 1
     85c:	70 40       	sbci	r23, 0x00	; 0
     85e:	80 40       	sbci	r24, 0x00	; 0
     860:	90 40       	sbci	r25, 0x00	; 0
     862:	61 96       	adiw	r28, 0x11	; 17
     864:	6c af       	std	Y+60, r22	; 0x3c
     866:	7d af       	std	Y+61, r23	; 0x3d
     868:	8e af       	std	Y+62, r24	; 0x3e
     86a:	9f af       	std	Y+63, r25	; 0x3f
     86c:	61 97       	sbiw	r28, 0x11	; 17
     86e:	a2 0c       	add	r10, r2
     870:	b3 1c       	adc	r11, r3
     872:	c4 1c       	adc	r12, r4
     874:	d5 1c       	adc	r13, r5
     876:	a2 14       	cp	r10, r2
     878:	b3 04       	cpc	r11, r3
     87a:	c4 04       	cpc	r12, r4
     87c:	d5 04       	cpc	r13, r5
     87e:	98 f0       	brcs	.+38     	; 0x8a6 <__stack+0x47>
     880:	a2 16       	cp	r10, r18
     882:	b3 06       	cpc	r11, r19
     884:	c4 06       	cpc	r12, r20
     886:	d5 06       	cpc	r13, r21
     888:	70 f4       	brcc	.+28     	; 0x8a6 <__stack+0x47>
     88a:	61 50       	subi	r22, 0x01	; 1
     88c:	70 40       	sbci	r23, 0x00	; 0
     88e:	80 40       	sbci	r24, 0x00	; 0
     890:	90 40       	sbci	r25, 0x00	; 0
     892:	61 96       	adiw	r28, 0x11	; 17
     894:	6c af       	std	Y+60, r22	; 0x3c
     896:	7d af       	std	Y+61, r23	; 0x3d
     898:	8e af       	std	Y+62, r24	; 0x3e
     89a:	9f af       	std	Y+63, r25	; 0x3f
     89c:	61 97       	sbiw	r28, 0x11	; 17
     89e:	a2 0c       	add	r10, r2
     8a0:	b3 1c       	adc	r11, r3
     8a2:	c4 1c       	adc	r12, r4
     8a4:	d5 1c       	adc	r13, r5
     8a6:	a2 1a       	sub	r10, r18
     8a8:	b3 0a       	sbc	r11, r19
     8aa:	c4 0a       	sbc	r12, r20
     8ac:	d5 0a       	sbc	r13, r21
     8ae:	c6 01       	movw	r24, r12
     8b0:	b5 01       	movw	r22, r10
     8b2:	29 96       	adiw	r28, 0x09	; 9
     8b4:	2c ad       	ldd	r18, Y+60	; 0x3c
     8b6:	3d ad       	ldd	r19, Y+61	; 0x3d
     8b8:	4e ad       	ldd	r20, Y+62	; 0x3e
     8ba:	5f ad       	ldd	r21, Y+63	; 0x3f
     8bc:	29 97       	sbiw	r28, 0x09	; 9
     8be:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     8c2:	7b 01       	movw	r14, r22
     8c4:	8c 01       	movw	r16, r24
     8c6:	c6 01       	movw	r24, r12
     8c8:	b5 01       	movw	r22, r10
     8ca:	29 96       	adiw	r28, 0x09	; 9
     8cc:	2c ad       	ldd	r18, Y+60	; 0x3c
     8ce:	3d ad       	ldd	r19, Y+61	; 0x3d
     8d0:	4e ad       	ldd	r20, Y+62	; 0x3e
     8d2:	5f ad       	ldd	r21, Y+63	; 0x3f
     8d4:	29 97       	sbiw	r28, 0x09	; 9
     8d6:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     8da:	c9 01       	movw	r24, r18
     8dc:	da 01       	movw	r26, r20
     8de:	5c 01       	movw	r10, r24
     8e0:	6d 01       	movw	r12, r26
     8e2:	c6 01       	movw	r24, r12
     8e4:	b5 01       	movw	r22, r10
     8e6:	2d 96       	adiw	r28, 0x0d	; 13
     8e8:	2c ad       	ldd	r18, Y+60	; 0x3c
     8ea:	3d ad       	ldd	r19, Y+61	; 0x3d
     8ec:	4e ad       	ldd	r20, Y+62	; 0x3e
     8ee:	5f ad       	ldd	r21, Y+63	; 0x3f
     8f0:	2d 97       	sbiw	r28, 0x0d	; 13
     8f2:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     8f6:	9b 01       	movw	r18, r22
     8f8:	ac 01       	movw	r20, r24
     8fa:	87 01       	movw	r16, r14
     8fc:	ff 24       	eor	r15, r15
     8fe:	ee 24       	eor	r14, r14
     900:	8d a5       	ldd	r24, Y+45	; 0x2d
     902:	9e a5       	ldd	r25, Y+46	; 0x2e
     904:	af a5       	ldd	r26, Y+47	; 0x2f
     906:	b8 a9       	ldd	r27, Y+48	; 0x30
     908:	a0 70       	andi	r26, 0x00	; 0
     90a:	b0 70       	andi	r27, 0x00	; 0
     90c:	e8 2a       	or	r14, r24
     90e:	f9 2a       	or	r15, r25
     910:	0a 2b       	or	r16, r26
     912:	1b 2b       	or	r17, r27
     914:	e2 16       	cp	r14, r18
     916:	f3 06       	cpc	r15, r19
     918:	04 07       	cpc	r16, r20
     91a:	15 07       	cpc	r17, r21
     91c:	c0 f4       	brcc	.+48     	; 0x94e <__stack+0xef>
     91e:	08 94       	sec
     920:	a1 08       	sbc	r10, r1
     922:	b1 08       	sbc	r11, r1
     924:	c1 08       	sbc	r12, r1
     926:	d1 08       	sbc	r13, r1
     928:	e2 0c       	add	r14, r2
     92a:	f3 1c       	adc	r15, r3
     92c:	04 1d       	adc	r16, r4
     92e:	15 1d       	adc	r17, r5
     930:	e2 14       	cp	r14, r2
     932:	f3 04       	cpc	r15, r3
     934:	04 05       	cpc	r16, r4
     936:	15 05       	cpc	r17, r5
     938:	50 f0       	brcs	.+20     	; 0x94e <__stack+0xef>
     93a:	e2 16       	cp	r14, r18
     93c:	f3 06       	cpc	r15, r19
     93e:	04 07       	cpc	r16, r20
     940:	15 07       	cpc	r17, r21
     942:	28 f4       	brcc	.+10     	; 0x94e <__stack+0xef>
     944:	08 94       	sec
     946:	a1 08       	sbc	r10, r1
     948:	b1 08       	sbc	r11, r1
     94a:	c1 08       	sbc	r12, r1
     94c:	d1 08       	sbc	r13, r1
     94e:	61 96       	adiw	r28, 0x11	; 17
     950:	ec ac       	ldd	r14, Y+60	; 0x3c
     952:	fd ac       	ldd	r15, Y+61	; 0x3d
     954:	0e ad       	ldd	r16, Y+62	; 0x3e
     956:	1f ad       	ldd	r17, Y+63	; 0x3f
     958:	61 97       	sbiw	r28, 0x11	; 17
     95a:	d7 01       	movw	r26, r14
     95c:	99 27       	eor	r25, r25
     95e:	88 27       	eor	r24, r24
     960:	96 01       	movw	r18, r12
     962:	85 01       	movw	r16, r10
     964:	08 2b       	or	r16, r24
     966:	19 2b       	or	r17, r25
     968:	2a 2b       	or	r18, r26
     96a:	3b 2b       	or	r19, r27
     96c:	09 ab       	std	Y+49, r16	; 0x31
     96e:	1a ab       	std	Y+50, r17	; 0x32
     970:	2b ab       	std	Y+51, r18	; 0x33
     972:	3c ab       	std	Y+52, r19	; 0x34
     974:	62 c2       	rjmp	.+1220   	; 0xe3a <__stack+0x5db>
     976:	6e 14       	cp	r6, r14
     978:	7f 04       	cpc	r7, r15
     97a:	80 06       	cpc	r8, r16
     97c:	91 06       	cpc	r9, r17
     97e:	08 f4       	brcc	.+2      	; 0x982 <__stack+0x123>
     980:	51 c2       	rjmp	.+1186   	; 0xe24 <__stack+0x5c5>
     982:	20 e0       	ldi	r18, 0x00	; 0
     984:	e2 16       	cp	r14, r18
     986:	20 e0       	ldi	r18, 0x00	; 0
     988:	f2 06       	cpc	r15, r18
     98a:	21 e0       	ldi	r18, 0x01	; 1
     98c:	02 07       	cpc	r16, r18
     98e:	20 e0       	ldi	r18, 0x00	; 0
     990:	12 07       	cpc	r17, r18
     992:	88 f4       	brcc	.+34     	; 0x9b6 <__stack+0x157>
     994:	3f ef       	ldi	r19, 0xFF	; 255
     996:	e3 16       	cp	r14, r19
     998:	f1 04       	cpc	r15, r1
     99a:	01 05       	cpc	r16, r1
     99c:	11 05       	cpc	r17, r1
     99e:	31 f0       	breq	.+12     	; 0x9ac <__stack+0x14d>
     9a0:	28 f0       	brcs	.+10     	; 0x9ac <__stack+0x14d>
     9a2:	48 e0       	ldi	r20, 0x08	; 8
     9a4:	50 e0       	ldi	r21, 0x00	; 0
     9a6:	60 e0       	ldi	r22, 0x00	; 0
     9a8:	70 e0       	ldi	r23, 0x00	; 0
     9aa:	17 c0       	rjmp	.+46     	; 0x9da <__stack+0x17b>
     9ac:	40 e0       	ldi	r20, 0x00	; 0
     9ae:	50 e0       	ldi	r21, 0x00	; 0
     9b0:	60 e0       	ldi	r22, 0x00	; 0
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	12 c0       	rjmp	.+36     	; 0x9da <__stack+0x17b>
     9b6:	40 e0       	ldi	r20, 0x00	; 0
     9b8:	e4 16       	cp	r14, r20
     9ba:	40 e0       	ldi	r20, 0x00	; 0
     9bc:	f4 06       	cpc	r15, r20
     9be:	40 e0       	ldi	r20, 0x00	; 0
     9c0:	04 07       	cpc	r16, r20
     9c2:	41 e0       	ldi	r20, 0x01	; 1
     9c4:	14 07       	cpc	r17, r20
     9c6:	28 f0       	brcs	.+10     	; 0x9d2 <__stack+0x173>
     9c8:	48 e1       	ldi	r20, 0x18	; 24
     9ca:	50 e0       	ldi	r21, 0x00	; 0
     9cc:	60 e0       	ldi	r22, 0x00	; 0
     9ce:	70 e0       	ldi	r23, 0x00	; 0
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <__stack+0x17b>
     9d2:	40 e1       	ldi	r20, 0x10	; 16
     9d4:	50 e0       	ldi	r21, 0x00	; 0
     9d6:	60 e0       	ldi	r22, 0x00	; 0
     9d8:	70 e0       	ldi	r23, 0x00	; 0
     9da:	d8 01       	movw	r26, r16
     9dc:	c7 01       	movw	r24, r14
     9de:	04 2e       	mov	r0, r20
     9e0:	04 c0       	rjmp	.+8      	; 0x9ea <__stack+0x18b>
     9e2:	b6 95       	lsr	r27
     9e4:	a7 95       	ror	r26
     9e6:	97 95       	ror	r25
     9e8:	87 95       	ror	r24
     9ea:	0a 94       	dec	r0
     9ec:	d2 f7       	brpl	.-12     	; 0x9e2 <__stack+0x183>
     9ee:	89 57       	subi	r24, 0x79	; 121
     9f0:	9f 4f       	sbci	r25, 0xFF	; 255
     9f2:	dc 01       	movw	r26, r24
     9f4:	2c 91       	ld	r18, X
     9f6:	30 e2       	ldi	r19, 0x20	; 32
     9f8:	a3 2e       	mov	r10, r19
     9fa:	b1 2c       	mov	r11, r1
     9fc:	c1 2c       	mov	r12, r1
     9fe:	d1 2c       	mov	r13, r1
     a00:	d6 01       	movw	r26, r12
     a02:	c5 01       	movw	r24, r10
     a04:	84 1b       	sub	r24, r20
     a06:	95 0b       	sbc	r25, r21
     a08:	a6 0b       	sbc	r26, r22
     a0a:	b7 0b       	sbc	r27, r23
     a0c:	82 1b       	sub	r24, r18
     a0e:	91 09       	sbc	r25, r1
     a10:	a1 09       	sbc	r26, r1
     a12:	b1 09       	sbc	r27, r1
     a14:	00 97       	sbiw	r24, 0x00	; 0
     a16:	a1 05       	cpc	r26, r1
     a18:	b1 05       	cpc	r27, r1
     a1a:	89 f4       	brne	.+34     	; 0xa3e <__stack+0x1df>
     a1c:	e6 14       	cp	r14, r6
     a1e:	f7 04       	cpc	r15, r7
     a20:	08 05       	cpc	r16, r8
     a22:	19 05       	cpc	r17, r9
     a24:	08 f4       	brcc	.+2      	; 0xa28 <__stack+0x1c9>
     a26:	f2 c1       	rjmp	.+996    	; 0xe0c <__stack+0x5ad>
     a28:	6d a4       	ldd	r6, Y+45	; 0x2d
     a2a:	7e a4       	ldd	r7, Y+46	; 0x2e
     a2c:	8f a4       	ldd	r8, Y+47	; 0x2f
     a2e:	98 a8       	ldd	r9, Y+48	; 0x30
     a30:	62 14       	cp	r6, r2
     a32:	73 04       	cpc	r7, r3
     a34:	84 04       	cpc	r8, r4
     a36:	95 04       	cpc	r9, r5
     a38:	08 f0       	brcs	.+2      	; 0xa3c <__stack+0x1dd>
     a3a:	e8 c1       	rjmp	.+976    	; 0xe0c <__stack+0x5ad>
     a3c:	f3 c1       	rjmp	.+998    	; 0xe24 <__stack+0x5c5>
     a3e:	6e 96       	adiw	r28, 0x1e	; 30
     a40:	8f af       	std	Y+63, r24	; 0x3f
     a42:	6e 97       	sbiw	r28, 0x1e	; 30
     a44:	08 2e       	mov	r0, r24
     a46:	04 c0       	rjmp	.+8      	; 0xa50 <__stack+0x1f1>
     a48:	ee 0c       	add	r14, r14
     a4a:	ff 1c       	adc	r15, r15
     a4c:	00 1f       	adc	r16, r16
     a4e:	11 1f       	adc	r17, r17
     a50:	0a 94       	dec	r0
     a52:	d2 f7       	brpl	.-12     	; 0xa48 <__stack+0x1e9>
     a54:	6a 2d       	mov	r22, r10
     a56:	68 1b       	sub	r22, r24
     a58:	d2 01       	movw	r26, r4
     a5a:	c1 01       	movw	r24, r2
     a5c:	06 2e       	mov	r0, r22
     a5e:	04 c0       	rjmp	.+8      	; 0xa68 <__stack+0x209>
     a60:	b6 95       	lsr	r27
     a62:	a7 95       	ror	r26
     a64:	97 95       	ror	r25
     a66:	87 95       	ror	r24
     a68:	0a 94       	dec	r0
     a6a:	d2 f7       	brpl	.-12     	; 0xa60 <__stack+0x201>
     a6c:	5c 01       	movw	r10, r24
     a6e:	6d 01       	movw	r12, r26
     a70:	ae 28       	or	r10, r14
     a72:	bf 28       	or	r11, r15
     a74:	c0 2a       	or	r12, r16
     a76:	d1 2a       	or	r13, r17
     a78:	ad a2       	std	Y+37, r10	; 0x25
     a7a:	be a2       	std	Y+38, r11	; 0x26
     a7c:	cf a2       	std	Y+39, r12	; 0x27
     a7e:	d8 a6       	std	Y+40, r13	; 0x28
     a80:	72 01       	movw	r14, r4
     a82:	61 01       	movw	r12, r2
     a84:	6e 96       	adiw	r28, 0x1e	; 30
     a86:	0f ac       	ldd	r0, Y+63	; 0x3f
     a88:	6e 97       	sbiw	r28, 0x1e	; 30
     a8a:	04 c0       	rjmp	.+8      	; 0xa94 <__stack+0x235>
     a8c:	cc 0c       	add	r12, r12
     a8e:	dd 1c       	adc	r13, r13
     a90:	ee 1c       	adc	r14, r14
     a92:	ff 1c       	adc	r15, r15
     a94:	0a 94       	dec	r0
     a96:	d2 f7       	brpl	.-12     	; 0xa8c <__stack+0x22d>
     a98:	c9 a2       	std	Y+33, r12	; 0x21
     a9a:	da a2       	std	Y+34, r13	; 0x22
     a9c:	eb a2       	std	Y+35, r14	; 0x23
     a9e:	fc a2       	std	Y+36, r15	; 0x24
     aa0:	64 01       	movw	r12, r8
     aa2:	53 01       	movw	r10, r6
     aa4:	06 2e       	mov	r0, r22
     aa6:	04 c0       	rjmp	.+8      	; 0xab0 <__stack+0x251>
     aa8:	d6 94       	lsr	r13
     aaa:	c7 94       	ror	r12
     aac:	b7 94       	ror	r11
     aae:	a7 94       	ror	r10
     ab0:	0a 94       	dec	r0
     ab2:	d2 f7       	brpl	.-12     	; 0xaa8 <__stack+0x249>
     ab4:	d4 01       	movw	r26, r8
     ab6:	c3 01       	movw	r24, r6
     ab8:	6e 96       	adiw	r28, 0x1e	; 30
     aba:	0f ac       	ldd	r0, Y+63	; 0x3f
     abc:	6e 97       	sbiw	r28, 0x1e	; 30
     abe:	04 c0       	rjmp	.+8      	; 0xac8 <__stack+0x269>
     ac0:	88 0f       	add	r24, r24
     ac2:	99 1f       	adc	r25, r25
     ac4:	aa 1f       	adc	r26, r26
     ac6:	bb 1f       	adc	r27, r27
     ac8:	0a 94       	dec	r0
     aca:	d2 f7       	brpl	.-12     	; 0xac0 <__stack+0x261>
     acc:	ed a4       	ldd	r14, Y+45	; 0x2d
     ace:	fe a4       	ldd	r15, Y+46	; 0x2e
     ad0:	0f a5       	ldd	r16, Y+47	; 0x2f
     ad2:	18 a9       	ldd	r17, Y+48	; 0x30
     ad4:	04 c0       	rjmp	.+8      	; 0xade <__stack+0x27f>
     ad6:	16 95       	lsr	r17
     ad8:	07 95       	ror	r16
     ada:	f7 94       	ror	r15
     adc:	e7 94       	ror	r14
     ade:	6a 95       	dec	r22
     ae0:	d2 f7       	brpl	.-12     	; 0xad6 <__stack+0x277>
     ae2:	37 01       	movw	r6, r14
     ae4:	48 01       	movw	r8, r16
     ae6:	68 2a       	or	r6, r24
     ae8:	79 2a       	or	r7, r25
     aea:	8a 2a       	or	r8, r26
     aec:	9b 2a       	or	r9, r27
     aee:	6d 8e       	std	Y+29, r6	; 0x1d
     af0:	7e 8e       	std	Y+30, r7	; 0x1e
     af2:	8f 8e       	std	Y+31, r8	; 0x1f
     af4:	98 a2       	std	Y+32, r9	; 0x20
     af6:	ed a0       	ldd	r14, Y+37	; 0x25
     af8:	fe a0       	ldd	r15, Y+38	; 0x26
     afa:	0f a1       	ldd	r16, Y+39	; 0x27
     afc:	18 a5       	ldd	r17, Y+40	; 0x28
     afe:	38 01       	movw	r6, r16
     b00:	88 24       	eor	r8, r8
     b02:	99 24       	eor	r9, r9
     b04:	98 01       	movw	r18, r16
     b06:	87 01       	movw	r16, r14
     b08:	20 70       	andi	r18, 0x00	; 0
     b0a:	30 70       	andi	r19, 0x00	; 0
     b0c:	65 96       	adiw	r28, 0x15	; 21
     b0e:	0c af       	std	Y+60, r16	; 0x3c
     b10:	1d af       	std	Y+61, r17	; 0x3d
     b12:	2e af       	std	Y+62, r18	; 0x3e
     b14:	3f af       	std	Y+63, r19	; 0x3f
     b16:	65 97       	sbiw	r28, 0x15	; 21
     b18:	c6 01       	movw	r24, r12
     b1a:	b5 01       	movw	r22, r10
     b1c:	a4 01       	movw	r20, r8
     b1e:	93 01       	movw	r18, r6
     b20:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     b24:	7b 01       	movw	r14, r22
     b26:	8c 01       	movw	r16, r24
     b28:	c6 01       	movw	r24, r12
     b2a:	b5 01       	movw	r22, r10
     b2c:	a4 01       	movw	r20, r8
     b2e:	93 01       	movw	r18, r6
     b30:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     b34:	c9 01       	movw	r24, r18
     b36:	da 01       	movw	r26, r20
     b38:	1c 01       	movw	r2, r24
     b3a:	2d 01       	movw	r4, r26
     b3c:	c2 01       	movw	r24, r4
     b3e:	b1 01       	movw	r22, r2
     b40:	65 96       	adiw	r28, 0x15	; 21
     b42:	2c ad       	ldd	r18, Y+60	; 0x3c
     b44:	3d ad       	ldd	r19, Y+61	; 0x3d
     b46:	4e ad       	ldd	r20, Y+62	; 0x3e
     b48:	5f ad       	ldd	r21, Y+63	; 0x3f
     b4a:	65 97       	sbiw	r28, 0x15	; 21
     b4c:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     b50:	9b 01       	movw	r18, r22
     b52:	ac 01       	movw	r20, r24
     b54:	87 01       	movw	r16, r14
     b56:	ff 24       	eor	r15, r15
     b58:	ee 24       	eor	r14, r14
     b5a:	ad 8c       	ldd	r10, Y+29	; 0x1d
     b5c:	be 8c       	ldd	r11, Y+30	; 0x1e
     b5e:	cf 8c       	ldd	r12, Y+31	; 0x1f
     b60:	d8 a0       	ldd	r13, Y+32	; 0x20
     b62:	c6 01       	movw	r24, r12
     b64:	aa 27       	eor	r26, r26
     b66:	bb 27       	eor	r27, r27
     b68:	57 01       	movw	r10, r14
     b6a:	68 01       	movw	r12, r16
     b6c:	a8 2a       	or	r10, r24
     b6e:	b9 2a       	or	r11, r25
     b70:	ca 2a       	or	r12, r26
     b72:	db 2a       	or	r13, r27
     b74:	a2 16       	cp	r10, r18
     b76:	b3 06       	cpc	r11, r19
     b78:	c4 06       	cpc	r12, r20
     b7a:	d5 06       	cpc	r13, r21
     b7c:	00 f5       	brcc	.+64     	; 0xbbe <__stack+0x35f>
     b7e:	08 94       	sec
     b80:	21 08       	sbc	r2, r1
     b82:	31 08       	sbc	r3, r1
     b84:	41 08       	sbc	r4, r1
     b86:	51 08       	sbc	r5, r1
     b88:	ed a0       	ldd	r14, Y+37	; 0x25
     b8a:	fe a0       	ldd	r15, Y+38	; 0x26
     b8c:	0f a1       	ldd	r16, Y+39	; 0x27
     b8e:	18 a5       	ldd	r17, Y+40	; 0x28
     b90:	ae 0c       	add	r10, r14
     b92:	bf 1c       	adc	r11, r15
     b94:	c0 1e       	adc	r12, r16
     b96:	d1 1e       	adc	r13, r17
     b98:	ae 14       	cp	r10, r14
     b9a:	bf 04       	cpc	r11, r15
     b9c:	c0 06       	cpc	r12, r16
     b9e:	d1 06       	cpc	r13, r17
     ba0:	70 f0       	brcs	.+28     	; 0xbbe <__stack+0x35f>
     ba2:	a2 16       	cp	r10, r18
     ba4:	b3 06       	cpc	r11, r19
     ba6:	c4 06       	cpc	r12, r20
     ba8:	d5 06       	cpc	r13, r21
     baa:	48 f4       	brcc	.+18     	; 0xbbe <__stack+0x35f>
     bac:	08 94       	sec
     bae:	21 08       	sbc	r2, r1
     bb0:	31 08       	sbc	r3, r1
     bb2:	41 08       	sbc	r4, r1
     bb4:	51 08       	sbc	r5, r1
     bb6:	ae 0c       	add	r10, r14
     bb8:	bf 1c       	adc	r11, r15
     bba:	c0 1e       	adc	r12, r16
     bbc:	d1 1e       	adc	r13, r17
     bbe:	a2 1a       	sub	r10, r18
     bc0:	b3 0a       	sbc	r11, r19
     bc2:	c4 0a       	sbc	r12, r20
     bc4:	d5 0a       	sbc	r13, r21
     bc6:	c6 01       	movw	r24, r12
     bc8:	b5 01       	movw	r22, r10
     bca:	a4 01       	movw	r20, r8
     bcc:	93 01       	movw	r18, r6
     bce:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     bd2:	7b 01       	movw	r14, r22
     bd4:	8c 01       	movw	r16, r24
     bd6:	c6 01       	movw	r24, r12
     bd8:	b5 01       	movw	r22, r10
     bda:	a4 01       	movw	r20, r8
     bdc:	93 01       	movw	r18, r6
     bde:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
     be2:	c9 01       	movw	r24, r18
     be4:	da 01       	movw	r26, r20
     be6:	3c 01       	movw	r6, r24
     be8:	4d 01       	movw	r8, r26
     bea:	c4 01       	movw	r24, r8
     bec:	b3 01       	movw	r22, r6
     bee:	65 96       	adiw	r28, 0x15	; 21
     bf0:	2c ad       	ldd	r18, Y+60	; 0x3c
     bf2:	3d ad       	ldd	r19, Y+61	; 0x3d
     bf4:	4e ad       	ldd	r20, Y+62	; 0x3e
     bf6:	5f ad       	ldd	r21, Y+63	; 0x3f
     bf8:	65 97       	sbiw	r28, 0x15	; 21
     bfa:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     bfe:	9b 01       	movw	r18, r22
     c00:	ac 01       	movw	r20, r24
     c02:	87 01       	movw	r16, r14
     c04:	ff 24       	eor	r15, r15
     c06:	ee 24       	eor	r14, r14
     c08:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c0a:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c0c:	af 8d       	ldd	r26, Y+31	; 0x1f
     c0e:	b8 a1       	ldd	r27, Y+32	; 0x20
     c10:	a0 70       	andi	r26, 0x00	; 0
     c12:	b0 70       	andi	r27, 0x00	; 0
     c14:	57 01       	movw	r10, r14
     c16:	68 01       	movw	r12, r16
     c18:	a8 2a       	or	r10, r24
     c1a:	b9 2a       	or	r11, r25
     c1c:	ca 2a       	or	r12, r26
     c1e:	db 2a       	or	r13, r27
     c20:	a2 16       	cp	r10, r18
     c22:	b3 06       	cpc	r11, r19
     c24:	c4 06       	cpc	r12, r20
     c26:	d5 06       	cpc	r13, r21
     c28:	00 f5       	brcc	.+64     	; 0xc6a <__stack+0x40b>
     c2a:	08 94       	sec
     c2c:	61 08       	sbc	r6, r1
     c2e:	71 08       	sbc	r7, r1
     c30:	81 08       	sbc	r8, r1
     c32:	91 08       	sbc	r9, r1
     c34:	6d a1       	ldd	r22, Y+37	; 0x25
     c36:	7e a1       	ldd	r23, Y+38	; 0x26
     c38:	8f a1       	ldd	r24, Y+39	; 0x27
     c3a:	98 a5       	ldd	r25, Y+40	; 0x28
     c3c:	a6 0e       	add	r10, r22
     c3e:	b7 1e       	adc	r11, r23
     c40:	c8 1e       	adc	r12, r24
     c42:	d9 1e       	adc	r13, r25
     c44:	a6 16       	cp	r10, r22
     c46:	b7 06       	cpc	r11, r23
     c48:	c8 06       	cpc	r12, r24
     c4a:	d9 06       	cpc	r13, r25
     c4c:	70 f0       	brcs	.+28     	; 0xc6a <__stack+0x40b>
     c4e:	a2 16       	cp	r10, r18
     c50:	b3 06       	cpc	r11, r19
     c52:	c4 06       	cpc	r12, r20
     c54:	d5 06       	cpc	r13, r21
     c56:	48 f4       	brcc	.+18     	; 0xc6a <__stack+0x40b>
     c58:	08 94       	sec
     c5a:	61 08       	sbc	r6, r1
     c5c:	71 08       	sbc	r7, r1
     c5e:	81 08       	sbc	r8, r1
     c60:	91 08       	sbc	r9, r1
     c62:	a6 0e       	add	r10, r22
     c64:	b7 1e       	adc	r11, r23
     c66:	c8 1e       	adc	r12, r24
     c68:	d9 1e       	adc	r13, r25
     c6a:	d6 01       	movw	r26, r12
     c6c:	c5 01       	movw	r24, r10
     c6e:	82 1b       	sub	r24, r18
     c70:	93 0b       	sbc	r25, r19
     c72:	a4 0b       	sbc	r26, r20
     c74:	b5 0b       	sbc	r27, r21
     c76:	89 8f       	std	Y+25, r24	; 0x19
     c78:	9a 8f       	std	Y+26, r25	; 0x1a
     c7a:	ab 8f       	std	Y+27, r26	; 0x1b
     c7c:	bc 8f       	std	Y+28, r27	; 0x1c
     c7e:	d1 01       	movw	r26, r2
     c80:	99 27       	eor	r25, r25
     c82:	88 27       	eor	r24, r24
     c84:	64 01       	movw	r12, r8
     c86:	53 01       	movw	r10, r6
     c88:	a8 2a       	or	r10, r24
     c8a:	b9 2a       	or	r11, r25
     c8c:	ca 2a       	or	r12, r26
     c8e:	db 2a       	or	r13, r27
     c90:	a9 aa       	std	Y+49, r10	; 0x31
     c92:	ba aa       	std	Y+50, r11	; 0x32
     c94:	cb aa       	std	Y+51, r12	; 0x33
     c96:	dc aa       	std	Y+52, r13	; 0x34
     c98:	86 01       	movw	r16, r12
     c9a:	75 01       	movw	r14, r10
     c9c:	2f ef       	ldi	r18, 0xFF	; 255
     c9e:	3f ef       	ldi	r19, 0xFF	; 255
     ca0:	40 e0       	ldi	r20, 0x00	; 0
     ca2:	50 e0       	ldi	r21, 0x00	; 0
     ca4:	e2 22       	and	r14, r18
     ca6:	f3 22       	and	r15, r19
     ca8:	04 23       	and	r16, r20
     caa:	15 23       	and	r17, r21
     cac:	a6 01       	movw	r20, r12
     cae:	66 27       	eor	r22, r22
     cb0:	77 27       	eor	r23, r23
     cb2:	6d 96       	adiw	r28, 0x1d	; 29
     cb4:	4c af       	std	Y+60, r20	; 0x3c
     cb6:	5d af       	std	Y+61, r21	; 0x3d
     cb8:	6e af       	std	Y+62, r22	; 0x3e
     cba:	7f af       	std	Y+63, r23	; 0x3f
     cbc:	6d 97       	sbiw	r28, 0x1d	; 29
     cbe:	a9 a0       	ldd	r10, Y+33	; 0x21
     cc0:	ba a0       	ldd	r11, Y+34	; 0x22
     cc2:	cb a0       	ldd	r12, Y+35	; 0x23
     cc4:	dc a0       	ldd	r13, Y+36	; 0x24
     cc6:	6f ef       	ldi	r22, 0xFF	; 255
     cc8:	7f ef       	ldi	r23, 0xFF	; 255
     cca:	80 e0       	ldi	r24, 0x00	; 0
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	a6 22       	and	r10, r22
     cd0:	b7 22       	and	r11, r23
     cd2:	c8 22       	and	r12, r24
     cd4:	d9 22       	and	r13, r25
     cd6:	89 a1       	ldd	r24, Y+33	; 0x21
     cd8:	9a a1       	ldd	r25, Y+34	; 0x22
     cda:	ab a1       	ldd	r26, Y+35	; 0x23
     cdc:	bc a1       	ldd	r27, Y+36	; 0x24
     cde:	1d 01       	movw	r2, r26
     ce0:	44 24       	eor	r4, r4
     ce2:	55 24       	eor	r5, r5
     ce4:	c8 01       	movw	r24, r16
     ce6:	b7 01       	movw	r22, r14
     ce8:	a6 01       	movw	r20, r12
     cea:	95 01       	movw	r18, r10
     cec:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     cf0:	69 96       	adiw	r28, 0x19	; 25
     cf2:	6c af       	std	Y+60, r22	; 0x3c
     cf4:	7d af       	std	Y+61, r23	; 0x3d
     cf6:	8e af       	std	Y+62, r24	; 0x3e
     cf8:	9f af       	std	Y+63, r25	; 0x3f
     cfa:	69 97       	sbiw	r28, 0x19	; 25
     cfc:	c8 01       	movw	r24, r16
     cfe:	b7 01       	movw	r22, r14
     d00:	a2 01       	movw	r20, r4
     d02:	91 01       	movw	r18, r2
     d04:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     d08:	3b 01       	movw	r6, r22
     d0a:	4c 01       	movw	r8, r24
     d0c:	6d 96       	adiw	r28, 0x1d	; 29
     d0e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d10:	7d ad       	ldd	r23, Y+61	; 0x3d
     d12:	8e ad       	ldd	r24, Y+62	; 0x3e
     d14:	9f ad       	ldd	r25, Y+63	; 0x3f
     d16:	6d 97       	sbiw	r28, 0x1d	; 29
     d18:	a6 01       	movw	r20, r12
     d1a:	95 01       	movw	r18, r10
     d1c:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     d20:	7b 01       	movw	r14, r22
     d22:	8c 01       	movw	r16, r24
     d24:	6d 96       	adiw	r28, 0x1d	; 29
     d26:	6c ad       	ldd	r22, Y+60	; 0x3c
     d28:	7d ad       	ldd	r23, Y+61	; 0x3d
     d2a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d2c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d2e:	6d 97       	sbiw	r28, 0x1d	; 29
     d30:	a2 01       	movw	r20, r4
     d32:	91 01       	movw	r18, r2
     d34:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
     d38:	5b 01       	movw	r10, r22
     d3a:	6c 01       	movw	r12, r24
     d3c:	a8 01       	movw	r20, r16
     d3e:	97 01       	movw	r18, r14
     d40:	26 0d       	add	r18, r6
     d42:	37 1d       	adc	r19, r7
     d44:	48 1d       	adc	r20, r8
     d46:	59 1d       	adc	r21, r9
     d48:	69 96       	adiw	r28, 0x19	; 25
     d4a:	6c ac       	ldd	r6, Y+60	; 0x3c
     d4c:	7d ac       	ldd	r7, Y+61	; 0x3d
     d4e:	8e ac       	ldd	r8, Y+62	; 0x3e
     d50:	9f ac       	ldd	r9, Y+63	; 0x3f
     d52:	69 97       	sbiw	r28, 0x19	; 25
     d54:	c4 01       	movw	r24, r8
     d56:	aa 27       	eor	r26, r26
     d58:	bb 27       	eor	r27, r27
     d5a:	28 0f       	add	r18, r24
     d5c:	39 1f       	adc	r19, r25
     d5e:	4a 1f       	adc	r20, r26
     d60:	5b 1f       	adc	r21, r27
     d62:	2e 15       	cp	r18, r14
     d64:	3f 05       	cpc	r19, r15
     d66:	40 07       	cpc	r20, r16
     d68:	51 07       	cpc	r21, r17
     d6a:	48 f4       	brcc	.+18     	; 0xd7e <__stack+0x51f>
     d6c:	e1 2c       	mov	r14, r1
     d6e:	f1 2c       	mov	r15, r1
     d70:	61 e0       	ldi	r22, 0x01	; 1
     d72:	06 2f       	mov	r16, r22
     d74:	11 2d       	mov	r17, r1
     d76:	ae 0c       	add	r10, r14
     d78:	bf 1c       	adc	r11, r15
     d7a:	c0 1e       	adc	r12, r16
     d7c:	d1 1e       	adc	r13, r17
     d7e:	ca 01       	movw	r24, r20
     d80:	aa 27       	eor	r26, r26
     d82:	bb 27       	eor	r27, r27
     d84:	bc 01       	movw	r22, r24
     d86:	cd 01       	movw	r24, r26
     d88:	6a 0d       	add	r22, r10
     d8a:	7b 1d       	adc	r23, r11
     d8c:	8c 1d       	adc	r24, r12
     d8e:	9d 1d       	adc	r25, r13
     d90:	69 8c       	ldd	r6, Y+25	; 0x19
     d92:	7a 8c       	ldd	r7, Y+26	; 0x1a
     d94:	8b 8c       	ldd	r8, Y+27	; 0x1b
     d96:	9c 8c       	ldd	r9, Y+28	; 0x1c
     d98:	66 16       	cp	r6, r22
     d9a:	77 06       	cpc	r7, r23
     d9c:	88 06       	cpc	r8, r24
     d9e:	99 06       	cpc	r9, r25
     da0:	40 f1       	brcs	.+80     	; 0xdf2 <__stack+0x593>
     da2:	66 15       	cp	r22, r6
     da4:	77 05       	cpc	r23, r7
     da6:	88 05       	cpc	r24, r8
     da8:	99 05       	cpc	r25, r9
     daa:	09 f0       	breq	.+2      	; 0xdae <__stack+0x54f>
     dac:	43 c0       	rjmp	.+134    	; 0xe34 <__stack+0x5d5>
     dae:	d9 01       	movw	r26, r18
     db0:	99 27       	eor	r25, r25
     db2:	88 27       	eor	r24, r24
     db4:	69 96       	adiw	r28, 0x19	; 25
     db6:	2c ad       	ldd	r18, Y+60	; 0x3c
     db8:	3d ad       	ldd	r19, Y+61	; 0x3d
     dba:	4e ad       	ldd	r20, Y+62	; 0x3e
     dbc:	5f ad       	ldd	r21, Y+63	; 0x3f
     dbe:	69 97       	sbiw	r28, 0x19	; 25
     dc0:	40 70       	andi	r20, 0x00	; 0
     dc2:	50 70       	andi	r21, 0x00	; 0
     dc4:	82 0f       	add	r24, r18
     dc6:	93 1f       	adc	r25, r19
     dc8:	a4 1f       	adc	r26, r20
     dca:	b5 1f       	adc	r27, r21
     dcc:	2d a5       	ldd	r18, Y+45	; 0x2d
     dce:	3e a5       	ldd	r19, Y+46	; 0x2e
     dd0:	4f a5       	ldd	r20, Y+47	; 0x2f
     dd2:	58 a9       	ldd	r21, Y+48	; 0x30
     dd4:	6e 96       	adiw	r28, 0x1e	; 30
     dd6:	0f ac       	ldd	r0, Y+63	; 0x3f
     dd8:	6e 97       	sbiw	r28, 0x1e	; 30
     dda:	04 c0       	rjmp	.+8      	; 0xde4 <__stack+0x585>
     ddc:	22 0f       	add	r18, r18
     dde:	33 1f       	adc	r19, r19
     de0:	44 1f       	adc	r20, r20
     de2:	55 1f       	adc	r21, r21
     de4:	0a 94       	dec	r0
     de6:	d2 f7       	brpl	.-12     	; 0xddc <__stack+0x57d>
     de8:	28 17       	cp	r18, r24
     dea:	39 07       	cpc	r19, r25
     dec:	4a 07       	cpc	r20, r26
     dee:	5b 07       	cpc	r21, r27
     df0:	08 f5       	brcc	.+66     	; 0xe34 <__stack+0x5d5>
     df2:	09 a9       	ldd	r16, Y+49	; 0x31
     df4:	1a a9       	ldd	r17, Y+50	; 0x32
     df6:	2b a9       	ldd	r18, Y+51	; 0x33
     df8:	3c a9       	ldd	r19, Y+52	; 0x34
     dfa:	01 50       	subi	r16, 0x01	; 1
     dfc:	10 40       	sbci	r17, 0x00	; 0
     dfe:	20 40       	sbci	r18, 0x00	; 0
     e00:	30 40       	sbci	r19, 0x00	; 0
     e02:	09 ab       	std	Y+49, r16	; 0x31
     e04:	1a ab       	std	Y+50, r17	; 0x32
     e06:	2b ab       	std	Y+51, r18	; 0x33
     e08:	3c ab       	std	Y+52, r19	; 0x34
     e0a:	14 c0       	rjmp	.+40     	; 0xe34 <__stack+0x5d5>
     e0c:	66 24       	eor	r6, r6
     e0e:	77 24       	eor	r7, r7
     e10:	43 01       	movw	r8, r6
     e12:	21 e0       	ldi	r18, 0x01	; 1
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	40 e0       	ldi	r20, 0x00	; 0
     e18:	50 e0       	ldi	r21, 0x00	; 0
     e1a:	29 ab       	std	Y+49, r18	; 0x31
     e1c:	3a ab       	std	Y+50, r19	; 0x32
     e1e:	4b ab       	std	Y+51, r20	; 0x33
     e20:	5c ab       	std	Y+52, r21	; 0x34
     e22:	0b c0       	rjmp	.+22     	; 0xe3a <__stack+0x5db>
     e24:	66 24       	eor	r6, r6
     e26:	77 24       	eor	r7, r7
     e28:	43 01       	movw	r8, r6
     e2a:	19 aa       	std	Y+49, r1	; 0x31
     e2c:	1a aa       	std	Y+50, r1	; 0x32
     e2e:	1b aa       	std	Y+51, r1	; 0x33
     e30:	1c aa       	std	Y+52, r1	; 0x34
     e32:	03 c0       	rjmp	.+6      	; 0xe3a <__stack+0x5db>
     e34:	66 24       	eor	r6, r6
     e36:	77 24       	eor	r7, r7
     e38:	43 01       	movw	r8, r6
     e3a:	fe 01       	movw	r30, r28
     e3c:	71 96       	adiw	r30, 0x11	; 17
     e3e:	88 e0       	ldi	r24, 0x08	; 8
     e40:	df 01       	movw	r26, r30
     e42:	1d 92       	st	X+, r1
     e44:	8a 95       	dec	r24
     e46:	e9 f7       	brne	.-6      	; 0xe42 <__stack+0x5e3>
     e48:	a9 a8       	ldd	r10, Y+49	; 0x31
     e4a:	ba a8       	ldd	r11, Y+50	; 0x32
     e4c:	cb a8       	ldd	r12, Y+51	; 0x33
     e4e:	dc a8       	ldd	r13, Y+52	; 0x34
     e50:	a9 8a       	std	Y+17, r10	; 0x11
     e52:	ba 8a       	std	Y+18, r11	; 0x12
     e54:	cb 8a       	std	Y+19, r12	; 0x13
     e56:	dc 8a       	std	Y+20, r13	; 0x14
     e58:	6d 8a       	std	Y+21, r6	; 0x15
     e5a:	7e 8a       	std	Y+22, r7	; 0x16
     e5c:	8f 8a       	std	Y+23, r8	; 0x17
     e5e:	98 8e       	std	Y+24, r9	; 0x18
     e60:	29 a9       	ldd	r18, Y+49	; 0x31
     e62:	3a 89       	ldd	r19, Y+18	; 0x12
     e64:	4b 89       	ldd	r20, Y+19	; 0x13
     e66:	5c 89       	ldd	r21, Y+20	; 0x14
     e68:	66 2d       	mov	r22, r6
     e6a:	7e 89       	ldd	r23, Y+22	; 0x16
     e6c:	8f 89       	ldd	r24, Y+23	; 0x17
     e6e:	98 8d       	ldd	r25, Y+24	; 0x18
     e70:	c2 5a       	subi	r28, 0xA2	; 162
     e72:	df 4f       	sbci	r29, 0xFF	; 255
     e74:	e2 e1       	ldi	r30, 0x12	; 18
     e76:	0c 94 0a 1f 	jmp	0x3e14	; 0x3e14 <__epilogue_restores__>

00000e7a <__umoddi3>:
     e7a:	ab e5       	ldi	r26, 0x5B	; 91
     e7c:	b0 e0       	ldi	r27, 0x00	; 0
     e7e:	e3 e4       	ldi	r30, 0x43	; 67
     e80:	f7 e0       	ldi	r31, 0x07	; 7
     e82:	0c 94 ee 1e 	jmp	0x3ddc	; 0x3ddc <__prologue_saves__>
     e86:	a8 e0       	ldi	r26, 0x08	; 8
     e88:	4e 01       	movw	r8, r28
     e8a:	08 94       	sec
     e8c:	81 1c       	adc	r8, r1
     e8e:	91 1c       	adc	r9, r1
     e90:	f4 01       	movw	r30, r8
     e92:	6a 2e       	mov	r6, r26
     e94:	11 92       	st	Z+, r1
     e96:	6a 94       	dec	r6
     e98:	e9 f7       	brne	.-6      	; 0xe94 <__umoddi3+0x1a>
     e9a:	29 83       	std	Y+1, r18	; 0x01
     e9c:	3a 83       	std	Y+2, r19	; 0x02
     e9e:	4b 83       	std	Y+3, r20	; 0x03
     ea0:	5c 83       	std	Y+4, r21	; 0x04
     ea2:	6d 83       	std	Y+5, r22	; 0x05
     ea4:	7e 83       	std	Y+6, r23	; 0x06
     ea6:	8f 83       	std	Y+7, r24	; 0x07
     ea8:	98 87       	std	Y+8, r25	; 0x08
     eaa:	ce 01       	movw	r24, r28
     eac:	09 96       	adiw	r24, 0x09	; 9
     eae:	fc 01       	movw	r30, r24
     eb0:	11 92       	st	Z+, r1
     eb2:	aa 95       	dec	r26
     eb4:	e9 f7       	brne	.-6      	; 0xeb0 <__umoddi3+0x36>
     eb6:	a9 86       	std	Y+9, r10	; 0x09
     eb8:	ba 86       	std	Y+10, r11	; 0x0a
     eba:	cb 86       	std	Y+11, r12	; 0x0b
     ebc:	dc 86       	std	Y+12, r13	; 0x0c
     ebe:	ed 86       	std	Y+13, r14	; 0x0d
     ec0:	fe 86       	std	Y+14, r15	; 0x0e
     ec2:	0f 87       	std	Y+15, r16	; 0x0f
     ec4:	18 8b       	std	Y+16, r17	; 0x10
     ec6:	29 84       	ldd	r2, Y+9	; 0x09
     ec8:	3a 84       	ldd	r3, Y+10	; 0x0a
     eca:	4b 84       	ldd	r4, Y+11	; 0x0b
     ecc:	5c 84       	ldd	r5, Y+12	; 0x0c
     ece:	ad 84       	ldd	r10, Y+13	; 0x0d
     ed0:	be 84       	ldd	r11, Y+14	; 0x0e
     ed2:	cf 84       	ldd	r12, Y+15	; 0x0f
     ed4:	d8 88       	ldd	r13, Y+16	; 0x10
     ed6:	29 81       	ldd	r18, Y+1	; 0x01
     ed8:	3a 81       	ldd	r19, Y+2	; 0x02
     eda:	4b 81       	ldd	r20, Y+3	; 0x03
     edc:	5c 81       	ldd	r21, Y+4	; 0x04
     ede:	69 96       	adiw	r28, 0x19	; 25
     ee0:	2f af       	std	Y+63, r18	; 0x3f
     ee2:	69 97       	sbiw	r28, 0x19	; 25
     ee4:	6a 96       	adiw	r28, 0x1a	; 26
     ee6:	3f af       	std	Y+63, r19	; 0x3f
     ee8:	6a 97       	sbiw	r28, 0x1a	; 26
     eea:	6b 96       	adiw	r28, 0x1b	; 27
     eec:	4f af       	std	Y+63, r20	; 0x3f
     eee:	6b 97       	sbiw	r28, 0x1b	; 27
     ef0:	6c 96       	adiw	r28, 0x1c	; 28
     ef2:	5f af       	std	Y+63, r21	; 0x3f
     ef4:	6c 97       	sbiw	r28, 0x1c	; 28
     ef6:	6c 96       	adiw	r28, 0x1c	; 28
     ef8:	6c ac       	ldd	r6, Y+60	; 0x3c
     efa:	7d ac       	ldd	r7, Y+61	; 0x3d
     efc:	8e ac       	ldd	r8, Y+62	; 0x3e
     efe:	9f ac       	ldd	r9, Y+63	; 0x3f
     f00:	6c 97       	sbiw	r28, 0x1c	; 28
     f02:	69 aa       	std	Y+49, r6	; 0x31
     f04:	7a aa       	std	Y+50, r7	; 0x32
     f06:	8b aa       	std	Y+51, r8	; 0x33
     f08:	9c aa       	std	Y+52, r9	; 0x34
     f0a:	6d 81       	ldd	r22, Y+5	; 0x05
     f0c:	7e 81       	ldd	r23, Y+6	; 0x06
     f0e:	8f 81       	ldd	r24, Y+7	; 0x07
     f10:	98 85       	ldd	r25, Y+8	; 0x08
     f12:	3b 01       	movw	r6, r22
     f14:	4c 01       	movw	r8, r24
     f16:	6d aa       	std	Y+53, r6	; 0x35
     f18:	7e aa       	std	Y+54, r7	; 0x36
     f1a:	8f aa       	std	Y+55, r8	; 0x37
     f1c:	98 ae       	std	Y+56, r9	; 0x38
     f1e:	a1 14       	cp	r10, r1
     f20:	b1 04       	cpc	r11, r1
     f22:	c1 04       	cpc	r12, r1
     f24:	d1 04       	cpc	r13, r1
     f26:	09 f0       	breq	.+2      	; 0xf2a <__umoddi3+0xb0>
     f28:	04 c3       	rjmp	.+1544   	; 0x1532 <__umoddi3+0x6b8>
     f2a:	62 14       	cp	r6, r2
     f2c:	73 04       	cpc	r7, r3
     f2e:	84 04       	cpc	r8, r4
     f30:	95 04       	cpc	r9, r5
     f32:	08 f0       	brcs	.+2      	; 0xf36 <__umoddi3+0xbc>
     f34:	00 c1       	rjmp	.+512    	; 0x1136 <__umoddi3+0x2bc>
     f36:	00 e0       	ldi	r16, 0x00	; 0
     f38:	20 16       	cp	r2, r16
     f3a:	00 e0       	ldi	r16, 0x00	; 0
     f3c:	30 06       	cpc	r3, r16
     f3e:	01 e0       	ldi	r16, 0x01	; 1
     f40:	40 06       	cpc	r4, r16
     f42:	00 e0       	ldi	r16, 0x00	; 0
     f44:	50 06       	cpc	r5, r16
     f46:	88 f4       	brcc	.+34     	; 0xf6a <__umoddi3+0xf0>
     f48:	1f ef       	ldi	r17, 0xFF	; 255
     f4a:	21 16       	cp	r2, r17
     f4c:	31 04       	cpc	r3, r1
     f4e:	41 04       	cpc	r4, r1
     f50:	51 04       	cpc	r5, r1
     f52:	39 f0       	breq	.+14     	; 0xf62 <__umoddi3+0xe8>
     f54:	30 f0       	brcs	.+12     	; 0xf62 <__umoddi3+0xe8>
     f56:	88 e0       	ldi	r24, 0x08	; 8
     f58:	e8 2e       	mov	r14, r24
     f5a:	f1 2c       	mov	r15, r1
     f5c:	01 2d       	mov	r16, r1
     f5e:	11 2d       	mov	r17, r1
     f60:	18 c0       	rjmp	.+48     	; 0xf92 <__umoddi3+0x118>
     f62:	ee 24       	eor	r14, r14
     f64:	ff 24       	eor	r15, r15
     f66:	87 01       	movw	r16, r14
     f68:	14 c0       	rjmp	.+40     	; 0xf92 <__umoddi3+0x118>
     f6a:	40 e0       	ldi	r20, 0x00	; 0
     f6c:	24 16       	cp	r2, r20
     f6e:	40 e0       	ldi	r20, 0x00	; 0
     f70:	34 06       	cpc	r3, r20
     f72:	40 e0       	ldi	r20, 0x00	; 0
     f74:	44 06       	cpc	r4, r20
     f76:	41 e0       	ldi	r20, 0x01	; 1
     f78:	54 06       	cpc	r5, r20
     f7a:	30 f0       	brcs	.+12     	; 0xf88 <__umoddi3+0x10e>
     f7c:	b8 e1       	ldi	r27, 0x18	; 24
     f7e:	eb 2e       	mov	r14, r27
     f80:	f1 2c       	mov	r15, r1
     f82:	01 2d       	mov	r16, r1
     f84:	11 2d       	mov	r17, r1
     f86:	05 c0       	rjmp	.+10     	; 0xf92 <__umoddi3+0x118>
     f88:	a0 e1       	ldi	r26, 0x10	; 16
     f8a:	ea 2e       	mov	r14, r26
     f8c:	f1 2c       	mov	r15, r1
     f8e:	01 2d       	mov	r16, r1
     f90:	11 2d       	mov	r17, r1
     f92:	d2 01       	movw	r26, r4
     f94:	c1 01       	movw	r24, r2
     f96:	0e 2c       	mov	r0, r14
     f98:	04 c0       	rjmp	.+8      	; 0xfa2 <__umoddi3+0x128>
     f9a:	b6 95       	lsr	r27
     f9c:	a7 95       	ror	r26
     f9e:	97 95       	ror	r25
     fa0:	87 95       	ror	r24
     fa2:	0a 94       	dec	r0
     fa4:	d2 f7       	brpl	.-12     	; 0xf9a <__umoddi3+0x120>
     fa6:	89 57       	subi	r24, 0x79	; 121
     fa8:	9f 4f       	sbci	r25, 0xFF	; 255
     faa:	dc 01       	movw	r26, r24
     fac:	2c 91       	ld	r18, X
     fae:	80 e2       	ldi	r24, 0x20	; 32
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	a0 e0       	ldi	r26, 0x00	; 0
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	8e 19       	sub	r24, r14
     fb8:	9f 09       	sbc	r25, r15
     fba:	a0 0b       	sbc	r26, r16
     fbc:	b1 0b       	sbc	r27, r17
     fbe:	5c 01       	movw	r10, r24
     fc0:	6d 01       	movw	r12, r26
     fc2:	a2 1a       	sub	r10, r18
     fc4:	b1 08       	sbc	r11, r1
     fc6:	c1 08       	sbc	r12, r1
     fc8:	d1 08       	sbc	r13, r1
     fca:	a9 ae       	std	Y+57, r10	; 0x39
     fcc:	ba ae       	std	Y+58, r11	; 0x3a
     fce:	cb ae       	std	Y+59, r12	; 0x3b
     fd0:	dc ae       	std	Y+60, r13	; 0x3c
     fd2:	a1 14       	cp	r10, r1
     fd4:	b1 04       	cpc	r11, r1
     fd6:	c1 04       	cpc	r12, r1
     fd8:	d1 04       	cpc	r13, r1
     fda:	09 f4       	brne	.+2      	; 0xfde <__umoddi3+0x164>
     fdc:	3f c0       	rjmp	.+126    	; 0x105c <__umoddi3+0x1e2>
     fde:	69 ad       	ldd	r22, Y+57	; 0x39
     fe0:	06 2e       	mov	r0, r22
     fe2:	04 c0       	rjmp	.+8      	; 0xfec <__umoddi3+0x172>
     fe4:	22 0c       	add	r2, r2
     fe6:	33 1c       	adc	r3, r3
     fe8:	44 1c       	adc	r4, r4
     fea:	55 1c       	adc	r5, r5
     fec:	0a 94       	dec	r0
     fee:	d2 f7       	brpl	.-12     	; 0xfe4 <__umoddi3+0x16a>
     ff0:	a4 01       	movw	r20, r8
     ff2:	93 01       	movw	r18, r6
     ff4:	06 2e       	mov	r0, r22
     ff6:	04 c0       	rjmp	.+8      	; 0x1000 <__umoddi3+0x186>
     ff8:	22 0f       	add	r18, r18
     ffa:	33 1f       	adc	r19, r19
     ffc:	44 1f       	adc	r20, r20
     ffe:	55 1f       	adc	r21, r21
    1000:	0a 94       	dec	r0
    1002:	d2 f7       	brpl	.-12     	; 0xff8 <__umoddi3+0x17e>
    1004:	80 e2       	ldi	r24, 0x20	; 32
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	8a 19       	sub	r24, r10
    100a:	9b 09       	sbc	r25, r11
    100c:	6c 96       	adiw	r28, 0x1c	; 28
    100e:	cc ac       	ldd	r12, Y+60	; 0x3c
    1010:	dd ac       	ldd	r13, Y+61	; 0x3d
    1012:	ee ac       	ldd	r14, Y+62	; 0x3e
    1014:	ff ac       	ldd	r15, Y+63	; 0x3f
    1016:	6c 97       	sbiw	r28, 0x1c	; 28
    1018:	04 c0       	rjmp	.+8      	; 0x1022 <__umoddi3+0x1a8>
    101a:	f6 94       	lsr	r15
    101c:	e7 94       	ror	r14
    101e:	d7 94       	ror	r13
    1020:	c7 94       	ror	r12
    1022:	8a 95       	dec	r24
    1024:	d2 f7       	brpl	.-12     	; 0x101a <__umoddi3+0x1a0>
    1026:	87 01       	movw	r16, r14
    1028:	76 01       	movw	r14, r12
    102a:	e2 2a       	or	r14, r18
    102c:	f3 2a       	or	r15, r19
    102e:	04 2b       	or	r16, r20
    1030:	15 2b       	or	r17, r21
    1032:	ed aa       	std	Y+53, r14	; 0x35
    1034:	fe aa       	std	Y+54, r15	; 0x36
    1036:	0f ab       	std	Y+55, r16	; 0x37
    1038:	18 af       	std	Y+56, r17	; 0x38
    103a:	6c 96       	adiw	r28, 0x1c	; 28
    103c:	8c ad       	ldd	r24, Y+60	; 0x3c
    103e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1040:	ae ad       	ldd	r26, Y+62	; 0x3e
    1042:	bf ad       	ldd	r27, Y+63	; 0x3f
    1044:	6c 97       	sbiw	r28, 0x1c	; 28
    1046:	04 c0       	rjmp	.+8      	; 0x1050 <__umoddi3+0x1d6>
    1048:	88 0f       	add	r24, r24
    104a:	99 1f       	adc	r25, r25
    104c:	aa 1f       	adc	r26, r26
    104e:	bb 1f       	adc	r27, r27
    1050:	6a 95       	dec	r22
    1052:	d2 f7       	brpl	.-12     	; 0x1048 <__umoddi3+0x1ce>
    1054:	89 ab       	std	Y+49, r24	; 0x31
    1056:	9a ab       	std	Y+50, r25	; 0x32
    1058:	ab ab       	std	Y+51, r26	; 0x33
    105a:	bc ab       	std	Y+52, r27	; 0x34
    105c:	32 01       	movw	r6, r4
    105e:	88 24       	eor	r8, r8
    1060:	99 24       	eor	r9, r9
    1062:	b2 01       	movw	r22, r4
    1064:	a1 01       	movw	r20, r2
    1066:	60 70       	andi	r22, 0x00	; 0
    1068:	70 70       	andi	r23, 0x00	; 0
    106a:	21 96       	adiw	r28, 0x01	; 1
    106c:	4c af       	std	Y+60, r20	; 0x3c
    106e:	5d af       	std	Y+61, r21	; 0x3d
    1070:	6e af       	std	Y+62, r22	; 0x3e
    1072:	7f af       	std	Y+63, r23	; 0x3f
    1074:	21 97       	sbiw	r28, 0x01	; 1
    1076:	6d a9       	ldd	r22, Y+53	; 0x35
    1078:	7e a9       	ldd	r23, Y+54	; 0x36
    107a:	8f a9       	ldd	r24, Y+55	; 0x37
    107c:	98 ad       	ldd	r25, Y+56	; 0x38
    107e:	a4 01       	movw	r20, r8
    1080:	93 01       	movw	r18, r6
    1082:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1086:	7b 01       	movw	r14, r22
    1088:	8c 01       	movw	r16, r24
    108a:	6d a9       	ldd	r22, Y+53	; 0x35
    108c:	7e a9       	ldd	r23, Y+54	; 0x36
    108e:	8f a9       	ldd	r24, Y+55	; 0x37
    1090:	98 ad       	ldd	r25, Y+56	; 0x38
    1092:	a4 01       	movw	r20, r8
    1094:	93 01       	movw	r18, r6
    1096:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    109a:	ca 01       	movw	r24, r20
    109c:	b9 01       	movw	r22, r18
    109e:	21 96       	adiw	r28, 0x01	; 1
    10a0:	2c ad       	ldd	r18, Y+60	; 0x3c
    10a2:	3d ad       	ldd	r19, Y+61	; 0x3d
    10a4:	4e ad       	ldd	r20, Y+62	; 0x3e
    10a6:	5f ad       	ldd	r21, Y+63	; 0x3f
    10a8:	21 97       	sbiw	r28, 0x01	; 1
    10aa:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    10ae:	9b 01       	movw	r18, r22
    10b0:	ac 01       	movw	r20, r24
    10b2:	87 01       	movw	r16, r14
    10b4:	ff 24       	eor	r15, r15
    10b6:	ee 24       	eor	r14, r14
    10b8:	a9 a8       	ldd	r10, Y+49	; 0x31
    10ba:	ba a8       	ldd	r11, Y+50	; 0x32
    10bc:	cb a8       	ldd	r12, Y+51	; 0x33
    10be:	dc a8       	ldd	r13, Y+52	; 0x34
    10c0:	c6 01       	movw	r24, r12
    10c2:	aa 27       	eor	r26, r26
    10c4:	bb 27       	eor	r27, r27
    10c6:	57 01       	movw	r10, r14
    10c8:	68 01       	movw	r12, r16
    10ca:	a8 2a       	or	r10, r24
    10cc:	b9 2a       	or	r11, r25
    10ce:	ca 2a       	or	r12, r26
    10d0:	db 2a       	or	r13, r27
    10d2:	a2 16       	cp	r10, r18
    10d4:	b3 06       	cpc	r11, r19
    10d6:	c4 06       	cpc	r12, r20
    10d8:	d5 06       	cpc	r13, r21
    10da:	90 f4       	brcc	.+36     	; 0x1100 <__umoddi3+0x286>
    10dc:	a2 0c       	add	r10, r2
    10de:	b3 1c       	adc	r11, r3
    10e0:	c4 1c       	adc	r12, r4
    10e2:	d5 1c       	adc	r13, r5
    10e4:	a2 14       	cp	r10, r2
    10e6:	b3 04       	cpc	r11, r3
    10e8:	c4 04       	cpc	r12, r4
    10ea:	d5 04       	cpc	r13, r5
    10ec:	48 f0       	brcs	.+18     	; 0x1100 <__umoddi3+0x286>
    10ee:	a2 16       	cp	r10, r18
    10f0:	b3 06       	cpc	r11, r19
    10f2:	c4 06       	cpc	r12, r20
    10f4:	d5 06       	cpc	r13, r21
    10f6:	20 f4       	brcc	.+8      	; 0x1100 <__umoddi3+0x286>
    10f8:	a2 0c       	add	r10, r2
    10fa:	b3 1c       	adc	r11, r3
    10fc:	c4 1c       	adc	r12, r4
    10fe:	d5 1c       	adc	r13, r5
    1100:	a2 1a       	sub	r10, r18
    1102:	b3 0a       	sbc	r11, r19
    1104:	c4 0a       	sbc	r12, r20
    1106:	d5 0a       	sbc	r13, r21
    1108:	c6 01       	movw	r24, r12
    110a:	b5 01       	movw	r22, r10
    110c:	a4 01       	movw	r20, r8
    110e:	93 01       	movw	r18, r6
    1110:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1114:	7b 01       	movw	r14, r22
    1116:	8c 01       	movw	r16, r24
    1118:	c6 01       	movw	r24, r12
    111a:	b5 01       	movw	r22, r10
    111c:	a4 01       	movw	r20, r8
    111e:	93 01       	movw	r18, r6
    1120:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1124:	ca 01       	movw	r24, r20
    1126:	b9 01       	movw	r22, r18
    1128:	21 96       	adiw	r28, 0x01	; 1
    112a:	2c ad       	ldd	r18, Y+60	; 0x3c
    112c:	3d ad       	ldd	r19, Y+61	; 0x3d
    112e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1130:	5f ad       	ldd	r21, Y+63	; 0x3f
    1132:	21 97       	sbiw	r28, 0x01	; 1
    1134:	ba c1       	rjmp	.+884    	; 0x14aa <__umoddi3+0x630>
    1136:	21 14       	cp	r2, r1
    1138:	31 04       	cpc	r3, r1
    113a:	41 04       	cpc	r4, r1
    113c:	51 04       	cpc	r5, r1
    113e:	71 f4       	brne	.+28     	; 0x115c <__umoddi3+0x2e2>
    1140:	61 e0       	ldi	r22, 0x01	; 1
    1142:	70 e0       	ldi	r23, 0x00	; 0
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	20 e0       	ldi	r18, 0x00	; 0
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	40 e0       	ldi	r20, 0x00	; 0
    114e:	50 e0       	ldi	r21, 0x00	; 0
    1150:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1154:	c9 01       	movw	r24, r18
    1156:	da 01       	movw	r26, r20
    1158:	1c 01       	movw	r2, r24
    115a:	2d 01       	movw	r4, r26
    115c:	00 e0       	ldi	r16, 0x00	; 0
    115e:	20 16       	cp	r2, r16
    1160:	00 e0       	ldi	r16, 0x00	; 0
    1162:	30 06       	cpc	r3, r16
    1164:	01 e0       	ldi	r16, 0x01	; 1
    1166:	40 06       	cpc	r4, r16
    1168:	00 e0       	ldi	r16, 0x00	; 0
    116a:	50 06       	cpc	r5, r16
    116c:	88 f4       	brcc	.+34     	; 0x1190 <__umoddi3+0x316>
    116e:	1f ef       	ldi	r17, 0xFF	; 255
    1170:	21 16       	cp	r2, r17
    1172:	31 04       	cpc	r3, r1
    1174:	41 04       	cpc	r4, r1
    1176:	51 04       	cpc	r5, r1
    1178:	39 f0       	breq	.+14     	; 0x1188 <__umoddi3+0x30e>
    117a:	30 f0       	brcs	.+12     	; 0x1188 <__umoddi3+0x30e>
    117c:	68 e0       	ldi	r22, 0x08	; 8
    117e:	e6 2e       	mov	r14, r22
    1180:	f1 2c       	mov	r15, r1
    1182:	01 2d       	mov	r16, r1
    1184:	11 2d       	mov	r17, r1
    1186:	18 c0       	rjmp	.+48     	; 0x11b8 <__umoddi3+0x33e>
    1188:	ee 24       	eor	r14, r14
    118a:	ff 24       	eor	r15, r15
    118c:	87 01       	movw	r16, r14
    118e:	14 c0       	rjmp	.+40     	; 0x11b8 <__umoddi3+0x33e>
    1190:	40 e0       	ldi	r20, 0x00	; 0
    1192:	24 16       	cp	r2, r20
    1194:	40 e0       	ldi	r20, 0x00	; 0
    1196:	34 06       	cpc	r3, r20
    1198:	40 e0       	ldi	r20, 0x00	; 0
    119a:	44 06       	cpc	r4, r20
    119c:	41 e0       	ldi	r20, 0x01	; 1
    119e:	54 06       	cpc	r5, r20
    11a0:	30 f0       	brcs	.+12     	; 0x11ae <__umoddi3+0x334>
    11a2:	58 e1       	ldi	r21, 0x18	; 24
    11a4:	e5 2e       	mov	r14, r21
    11a6:	f1 2c       	mov	r15, r1
    11a8:	01 2d       	mov	r16, r1
    11aa:	11 2d       	mov	r17, r1
    11ac:	05 c0       	rjmp	.+10     	; 0x11b8 <__umoddi3+0x33e>
    11ae:	40 e1       	ldi	r20, 0x10	; 16
    11b0:	e4 2e       	mov	r14, r20
    11b2:	f1 2c       	mov	r15, r1
    11b4:	01 2d       	mov	r16, r1
    11b6:	11 2d       	mov	r17, r1
    11b8:	d2 01       	movw	r26, r4
    11ba:	c1 01       	movw	r24, r2
    11bc:	0e 2c       	mov	r0, r14
    11be:	04 c0       	rjmp	.+8      	; 0x11c8 <__umoddi3+0x34e>
    11c0:	b6 95       	lsr	r27
    11c2:	a7 95       	ror	r26
    11c4:	97 95       	ror	r25
    11c6:	87 95       	ror	r24
    11c8:	0a 94       	dec	r0
    11ca:	d2 f7       	brpl	.-12     	; 0x11c0 <__umoddi3+0x346>
    11cc:	89 57       	subi	r24, 0x79	; 121
    11ce:	9f 4f       	sbci	r25, 0xFF	; 255
    11d0:	dc 01       	movw	r26, r24
    11d2:	2c 91       	ld	r18, X
    11d4:	30 e2       	ldi	r19, 0x20	; 32
    11d6:	a3 2e       	mov	r10, r19
    11d8:	b1 2c       	mov	r11, r1
    11da:	c1 2c       	mov	r12, r1
    11dc:	d1 2c       	mov	r13, r1
    11de:	d6 01       	movw	r26, r12
    11e0:	c5 01       	movw	r24, r10
    11e2:	8e 19       	sub	r24, r14
    11e4:	9f 09       	sbc	r25, r15
    11e6:	a0 0b       	sbc	r26, r16
    11e8:	b1 0b       	sbc	r27, r17
    11ea:	7c 01       	movw	r14, r24
    11ec:	8d 01       	movw	r16, r26
    11ee:	e2 1a       	sub	r14, r18
    11f0:	f1 08       	sbc	r15, r1
    11f2:	01 09       	sbc	r16, r1
    11f4:	11 09       	sbc	r17, r1
    11f6:	e9 ae       	std	Y+57, r14	; 0x39
    11f8:	fa ae       	std	Y+58, r15	; 0x3a
    11fa:	0b af       	std	Y+59, r16	; 0x3b
    11fc:	1c af       	std	Y+60, r17	; 0x3c
    11fe:	e1 14       	cp	r14, r1
    1200:	f1 04       	cpc	r15, r1
    1202:	01 05       	cpc	r16, r1
    1204:	11 05       	cpc	r17, r1
    1206:	39 f4       	brne	.+14     	; 0x1216 <__umoddi3+0x39c>
    1208:	64 01       	movw	r12, r8
    120a:	53 01       	movw	r10, r6
    120c:	a2 18       	sub	r10, r2
    120e:	b3 08       	sbc	r11, r3
    1210:	c4 08       	sbc	r12, r4
    1212:	d5 08       	sbc	r13, r5
    1214:	e2 c0       	rjmp	.+452    	; 0x13da <__umoddi3+0x560>
    1216:	f9 ac       	ldd	r15, Y+57	; 0x39
    1218:	68 96       	adiw	r28, 0x18	; 24
    121a:	ff ae       	std	Y+63, r15	; 0x3f
    121c:	68 97       	sbiw	r28, 0x18	; 24
    121e:	0f 2c       	mov	r0, r15
    1220:	04 c0       	rjmp	.+8      	; 0x122a <__umoddi3+0x3b0>
    1222:	22 0c       	add	r2, r2
    1224:	33 1c       	adc	r3, r3
    1226:	44 1c       	adc	r4, r4
    1228:	55 1c       	adc	r5, r5
    122a:	0a 94       	dec	r0
    122c:	d2 f7       	brpl	.-12     	; 0x1222 <__umoddi3+0x3a8>
    122e:	8a 2d       	mov	r24, r10
    1230:	8f 19       	sub	r24, r15
    1232:	64 01       	movw	r12, r8
    1234:	53 01       	movw	r10, r6
    1236:	08 2e       	mov	r0, r24
    1238:	04 c0       	rjmp	.+8      	; 0x1242 <__umoddi3+0x3c8>
    123a:	d6 94       	lsr	r13
    123c:	c7 94       	ror	r12
    123e:	b7 94       	ror	r11
    1240:	a7 94       	ror	r10
    1242:	0a 94       	dec	r0
    1244:	d2 f7       	brpl	.-12     	; 0x123a <__umoddi3+0x3c0>
    1246:	a4 01       	movw	r20, r8
    1248:	93 01       	movw	r18, r6
    124a:	04 c0       	rjmp	.+8      	; 0x1254 <__umoddi3+0x3da>
    124c:	22 0f       	add	r18, r18
    124e:	33 1f       	adc	r19, r19
    1250:	44 1f       	adc	r20, r20
    1252:	55 1f       	adc	r21, r21
    1254:	fa 94       	dec	r15
    1256:	d2 f7       	brpl	.-12     	; 0x124c <__umoddi3+0x3d2>
    1258:	6c 96       	adiw	r28, 0x1c	; 28
    125a:	6c ac       	ldd	r6, Y+60	; 0x3c
    125c:	7d ac       	ldd	r7, Y+61	; 0x3d
    125e:	8e ac       	ldd	r8, Y+62	; 0x3e
    1260:	9f ac       	ldd	r9, Y+63	; 0x3f
    1262:	6c 97       	sbiw	r28, 0x1c	; 28
    1264:	04 c0       	rjmp	.+8      	; 0x126e <__umoddi3+0x3f4>
    1266:	96 94       	lsr	r9
    1268:	87 94       	ror	r8
    126a:	77 94       	ror	r7
    126c:	67 94       	ror	r6
    126e:	8a 95       	dec	r24
    1270:	d2 f7       	brpl	.-12     	; 0x1266 <__umoddi3+0x3ec>
    1272:	84 01       	movw	r16, r8
    1274:	73 01       	movw	r14, r6
    1276:	e2 2a       	or	r14, r18
    1278:	f3 2a       	or	r15, r19
    127a:	04 2b       	or	r16, r20
    127c:	15 2b       	or	r17, r21
    127e:	ed a6       	std	Y+45, r14	; 0x2d
    1280:	fe a6       	std	Y+46, r15	; 0x2e
    1282:	0f a7       	std	Y+47, r16	; 0x2f
    1284:	18 ab       	std	Y+48, r17	; 0x30
    1286:	32 01       	movw	r6, r4
    1288:	88 24       	eor	r8, r8
    128a:	99 24       	eor	r9, r9
    128c:	b2 01       	movw	r22, r4
    128e:	a1 01       	movw	r20, r2
    1290:	60 70       	andi	r22, 0x00	; 0
    1292:	70 70       	andi	r23, 0x00	; 0
    1294:	25 96       	adiw	r28, 0x05	; 5
    1296:	4c af       	std	Y+60, r20	; 0x3c
    1298:	5d af       	std	Y+61, r21	; 0x3d
    129a:	6e af       	std	Y+62, r22	; 0x3e
    129c:	7f af       	std	Y+63, r23	; 0x3f
    129e:	25 97       	sbiw	r28, 0x05	; 5
    12a0:	c6 01       	movw	r24, r12
    12a2:	b5 01       	movw	r22, r10
    12a4:	a4 01       	movw	r20, r8
    12a6:	93 01       	movw	r18, r6
    12a8:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    12ac:	7b 01       	movw	r14, r22
    12ae:	8c 01       	movw	r16, r24
    12b0:	c6 01       	movw	r24, r12
    12b2:	b5 01       	movw	r22, r10
    12b4:	a4 01       	movw	r20, r8
    12b6:	93 01       	movw	r18, r6
    12b8:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    12bc:	ca 01       	movw	r24, r20
    12be:	b9 01       	movw	r22, r18
    12c0:	25 96       	adiw	r28, 0x05	; 5
    12c2:	2c ad       	ldd	r18, Y+60	; 0x3c
    12c4:	3d ad       	ldd	r19, Y+61	; 0x3d
    12c6:	4e ad       	ldd	r20, Y+62	; 0x3e
    12c8:	5f ad       	ldd	r21, Y+63	; 0x3f
    12ca:	25 97       	sbiw	r28, 0x05	; 5
    12cc:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    12d0:	9b 01       	movw	r18, r22
    12d2:	ac 01       	movw	r20, r24
    12d4:	87 01       	movw	r16, r14
    12d6:	ff 24       	eor	r15, r15
    12d8:	ee 24       	eor	r14, r14
    12da:	ad a4       	ldd	r10, Y+45	; 0x2d
    12dc:	be a4       	ldd	r11, Y+46	; 0x2e
    12de:	cf a4       	ldd	r12, Y+47	; 0x2f
    12e0:	d8 a8       	ldd	r13, Y+48	; 0x30
    12e2:	c6 01       	movw	r24, r12
    12e4:	aa 27       	eor	r26, r26
    12e6:	bb 27       	eor	r27, r27
    12e8:	5c 01       	movw	r10, r24
    12ea:	6d 01       	movw	r12, r26
    12ec:	ae 28       	or	r10, r14
    12ee:	bf 28       	or	r11, r15
    12f0:	c0 2a       	or	r12, r16
    12f2:	d1 2a       	or	r13, r17
    12f4:	a2 16       	cp	r10, r18
    12f6:	b3 06       	cpc	r11, r19
    12f8:	c4 06       	cpc	r12, r20
    12fa:	d5 06       	cpc	r13, r21
    12fc:	90 f4       	brcc	.+36     	; 0x1322 <__umoddi3+0x4a8>
    12fe:	a2 0c       	add	r10, r2
    1300:	b3 1c       	adc	r11, r3
    1302:	c4 1c       	adc	r12, r4
    1304:	d5 1c       	adc	r13, r5
    1306:	a2 14       	cp	r10, r2
    1308:	b3 04       	cpc	r11, r3
    130a:	c4 04       	cpc	r12, r4
    130c:	d5 04       	cpc	r13, r5
    130e:	48 f0       	brcs	.+18     	; 0x1322 <__umoddi3+0x4a8>
    1310:	a2 16       	cp	r10, r18
    1312:	b3 06       	cpc	r11, r19
    1314:	c4 06       	cpc	r12, r20
    1316:	d5 06       	cpc	r13, r21
    1318:	20 f4       	brcc	.+8      	; 0x1322 <__umoddi3+0x4a8>
    131a:	a2 0c       	add	r10, r2
    131c:	b3 1c       	adc	r11, r3
    131e:	c4 1c       	adc	r12, r4
    1320:	d5 1c       	adc	r13, r5
    1322:	a2 1a       	sub	r10, r18
    1324:	b3 0a       	sbc	r11, r19
    1326:	c4 0a       	sbc	r12, r20
    1328:	d5 0a       	sbc	r13, r21
    132a:	c6 01       	movw	r24, r12
    132c:	b5 01       	movw	r22, r10
    132e:	a4 01       	movw	r20, r8
    1330:	93 01       	movw	r18, r6
    1332:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1336:	7b 01       	movw	r14, r22
    1338:	8c 01       	movw	r16, r24
    133a:	c6 01       	movw	r24, r12
    133c:	b5 01       	movw	r22, r10
    133e:	a4 01       	movw	r20, r8
    1340:	93 01       	movw	r18, r6
    1342:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1346:	ca 01       	movw	r24, r20
    1348:	b9 01       	movw	r22, r18
    134a:	25 96       	adiw	r28, 0x05	; 5
    134c:	2c ad       	ldd	r18, Y+60	; 0x3c
    134e:	3d ad       	ldd	r19, Y+61	; 0x3d
    1350:	4e ad       	ldd	r20, Y+62	; 0x3e
    1352:	5f ad       	ldd	r21, Y+63	; 0x3f
    1354:	25 97       	sbiw	r28, 0x05	; 5
    1356:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    135a:	9b 01       	movw	r18, r22
    135c:	ac 01       	movw	r20, r24
    135e:	87 01       	movw	r16, r14
    1360:	ff 24       	eor	r15, r15
    1362:	ee 24       	eor	r14, r14
    1364:	8d a5       	ldd	r24, Y+45	; 0x2d
    1366:	9e a5       	ldd	r25, Y+46	; 0x2e
    1368:	af a5       	ldd	r26, Y+47	; 0x2f
    136a:	b8 a9       	ldd	r27, Y+48	; 0x30
    136c:	a0 70       	andi	r26, 0x00	; 0
    136e:	b0 70       	andi	r27, 0x00	; 0
    1370:	57 01       	movw	r10, r14
    1372:	68 01       	movw	r12, r16
    1374:	a8 2a       	or	r10, r24
    1376:	b9 2a       	or	r11, r25
    1378:	ca 2a       	or	r12, r26
    137a:	db 2a       	or	r13, r27
    137c:	a2 16       	cp	r10, r18
    137e:	b3 06       	cpc	r11, r19
    1380:	c4 06       	cpc	r12, r20
    1382:	d5 06       	cpc	r13, r21
    1384:	90 f4       	brcc	.+36     	; 0x13aa <__umoddi3+0x530>
    1386:	a2 0c       	add	r10, r2
    1388:	b3 1c       	adc	r11, r3
    138a:	c4 1c       	adc	r12, r4
    138c:	d5 1c       	adc	r13, r5
    138e:	a2 14       	cp	r10, r2
    1390:	b3 04       	cpc	r11, r3
    1392:	c4 04       	cpc	r12, r4
    1394:	d5 04       	cpc	r13, r5
    1396:	48 f0       	brcs	.+18     	; 0x13aa <__umoddi3+0x530>
    1398:	a2 16       	cp	r10, r18
    139a:	b3 06       	cpc	r11, r19
    139c:	c4 06       	cpc	r12, r20
    139e:	d5 06       	cpc	r13, r21
    13a0:	20 f4       	brcc	.+8      	; 0x13aa <__umoddi3+0x530>
    13a2:	a2 0c       	add	r10, r2
    13a4:	b3 1c       	adc	r11, r3
    13a6:	c4 1c       	adc	r12, r4
    13a8:	d5 1c       	adc	r13, r5
    13aa:	6c 96       	adiw	r28, 0x1c	; 28
    13ac:	ec ac       	ldd	r14, Y+60	; 0x3c
    13ae:	fd ac       	ldd	r15, Y+61	; 0x3d
    13b0:	0e ad       	ldd	r16, Y+62	; 0x3e
    13b2:	1f ad       	ldd	r17, Y+63	; 0x3f
    13b4:	6c 97       	sbiw	r28, 0x1c	; 28
    13b6:	68 96       	adiw	r28, 0x18	; 24
    13b8:	0f ac       	ldd	r0, Y+63	; 0x3f
    13ba:	68 97       	sbiw	r28, 0x18	; 24
    13bc:	04 c0       	rjmp	.+8      	; 0x13c6 <__umoddi3+0x54c>
    13be:	ee 0c       	add	r14, r14
    13c0:	ff 1c       	adc	r15, r15
    13c2:	00 1f       	adc	r16, r16
    13c4:	11 1f       	adc	r17, r17
    13c6:	0a 94       	dec	r0
    13c8:	d2 f7       	brpl	.-12     	; 0x13be <__umoddi3+0x544>
    13ca:	e9 aa       	std	Y+49, r14	; 0x31
    13cc:	fa aa       	std	Y+50, r15	; 0x32
    13ce:	0b ab       	std	Y+51, r16	; 0x33
    13d0:	1c ab       	std	Y+52, r17	; 0x34
    13d2:	a2 1a       	sub	r10, r18
    13d4:	b3 0a       	sbc	r11, r19
    13d6:	c4 0a       	sbc	r12, r20
    13d8:	d5 0a       	sbc	r13, r21
    13da:	32 01       	movw	r6, r4
    13dc:	88 24       	eor	r8, r8
    13de:	99 24       	eor	r9, r9
    13e0:	b2 01       	movw	r22, r4
    13e2:	a1 01       	movw	r20, r2
    13e4:	60 70       	andi	r22, 0x00	; 0
    13e6:	70 70       	andi	r23, 0x00	; 0
    13e8:	29 96       	adiw	r28, 0x09	; 9
    13ea:	4c af       	std	Y+60, r20	; 0x3c
    13ec:	5d af       	std	Y+61, r21	; 0x3d
    13ee:	6e af       	std	Y+62, r22	; 0x3e
    13f0:	7f af       	std	Y+63, r23	; 0x3f
    13f2:	29 97       	sbiw	r28, 0x09	; 9
    13f4:	c6 01       	movw	r24, r12
    13f6:	b5 01       	movw	r22, r10
    13f8:	a4 01       	movw	r20, r8
    13fa:	93 01       	movw	r18, r6
    13fc:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1400:	7b 01       	movw	r14, r22
    1402:	8c 01       	movw	r16, r24
    1404:	c6 01       	movw	r24, r12
    1406:	b5 01       	movw	r22, r10
    1408:	a4 01       	movw	r20, r8
    140a:	93 01       	movw	r18, r6
    140c:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1410:	ca 01       	movw	r24, r20
    1412:	b9 01       	movw	r22, r18
    1414:	29 96       	adiw	r28, 0x09	; 9
    1416:	2c ad       	ldd	r18, Y+60	; 0x3c
    1418:	3d ad       	ldd	r19, Y+61	; 0x3d
    141a:	4e ad       	ldd	r20, Y+62	; 0x3e
    141c:	5f ad       	ldd	r21, Y+63	; 0x3f
    141e:	29 97       	sbiw	r28, 0x09	; 9
    1420:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    1424:	9b 01       	movw	r18, r22
    1426:	ac 01       	movw	r20, r24
    1428:	87 01       	movw	r16, r14
    142a:	ff 24       	eor	r15, r15
    142c:	ee 24       	eor	r14, r14
    142e:	a9 a8       	ldd	r10, Y+49	; 0x31
    1430:	ba a8       	ldd	r11, Y+50	; 0x32
    1432:	cb a8       	ldd	r12, Y+51	; 0x33
    1434:	dc a8       	ldd	r13, Y+52	; 0x34
    1436:	c6 01       	movw	r24, r12
    1438:	aa 27       	eor	r26, r26
    143a:	bb 27       	eor	r27, r27
    143c:	57 01       	movw	r10, r14
    143e:	68 01       	movw	r12, r16
    1440:	a8 2a       	or	r10, r24
    1442:	b9 2a       	or	r11, r25
    1444:	ca 2a       	or	r12, r26
    1446:	db 2a       	or	r13, r27
    1448:	a2 16       	cp	r10, r18
    144a:	b3 06       	cpc	r11, r19
    144c:	c4 06       	cpc	r12, r20
    144e:	d5 06       	cpc	r13, r21
    1450:	90 f4       	brcc	.+36     	; 0x1476 <__umoddi3+0x5fc>
    1452:	a2 0c       	add	r10, r2
    1454:	b3 1c       	adc	r11, r3
    1456:	c4 1c       	adc	r12, r4
    1458:	d5 1c       	adc	r13, r5
    145a:	a2 14       	cp	r10, r2
    145c:	b3 04       	cpc	r11, r3
    145e:	c4 04       	cpc	r12, r4
    1460:	d5 04       	cpc	r13, r5
    1462:	48 f0       	brcs	.+18     	; 0x1476 <__umoddi3+0x5fc>
    1464:	a2 16       	cp	r10, r18
    1466:	b3 06       	cpc	r11, r19
    1468:	c4 06       	cpc	r12, r20
    146a:	d5 06       	cpc	r13, r21
    146c:	20 f4       	brcc	.+8      	; 0x1476 <__umoddi3+0x5fc>
    146e:	a2 0c       	add	r10, r2
    1470:	b3 1c       	adc	r11, r3
    1472:	c4 1c       	adc	r12, r4
    1474:	d5 1c       	adc	r13, r5
    1476:	a2 1a       	sub	r10, r18
    1478:	b3 0a       	sbc	r11, r19
    147a:	c4 0a       	sbc	r12, r20
    147c:	d5 0a       	sbc	r13, r21
    147e:	c6 01       	movw	r24, r12
    1480:	b5 01       	movw	r22, r10
    1482:	a4 01       	movw	r20, r8
    1484:	93 01       	movw	r18, r6
    1486:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    148a:	7b 01       	movw	r14, r22
    148c:	8c 01       	movw	r16, r24
    148e:	c6 01       	movw	r24, r12
    1490:	b5 01       	movw	r22, r10
    1492:	a4 01       	movw	r20, r8
    1494:	93 01       	movw	r18, r6
    1496:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    149a:	ca 01       	movw	r24, r20
    149c:	b9 01       	movw	r22, r18
    149e:	29 96       	adiw	r28, 0x09	; 9
    14a0:	2c ad       	ldd	r18, Y+60	; 0x3c
    14a2:	3d ad       	ldd	r19, Y+61	; 0x3d
    14a4:	4e ad       	ldd	r20, Y+62	; 0x3e
    14a6:	5f ad       	ldd	r21, Y+63	; 0x3f
    14a8:	29 97       	sbiw	r28, 0x09	; 9
    14aa:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    14ae:	9b 01       	movw	r18, r22
    14b0:	ac 01       	movw	r20, r24
    14b2:	87 01       	movw	r16, r14
    14b4:	ff 24       	eor	r15, r15
    14b6:	ee 24       	eor	r14, r14
    14b8:	89 a9       	ldd	r24, Y+49	; 0x31
    14ba:	9a a9       	ldd	r25, Y+50	; 0x32
    14bc:	ab a9       	ldd	r26, Y+51	; 0x33
    14be:	bc a9       	ldd	r27, Y+52	; 0x34
    14c0:	a0 70       	andi	r26, 0x00	; 0
    14c2:	b0 70       	andi	r27, 0x00	; 0
    14c4:	e8 2a       	or	r14, r24
    14c6:	f9 2a       	or	r15, r25
    14c8:	0a 2b       	or	r16, r26
    14ca:	1b 2b       	or	r17, r27
    14cc:	e2 16       	cp	r14, r18
    14ce:	f3 06       	cpc	r15, r19
    14d0:	04 07       	cpc	r16, r20
    14d2:	15 07       	cpc	r17, r21
    14d4:	90 f4       	brcc	.+36     	; 0x14fa <__umoddi3+0x680>
    14d6:	e2 0c       	add	r14, r2
    14d8:	f3 1c       	adc	r15, r3
    14da:	04 1d       	adc	r16, r4
    14dc:	15 1d       	adc	r17, r5
    14de:	e2 14       	cp	r14, r2
    14e0:	f3 04       	cpc	r15, r3
    14e2:	04 05       	cpc	r16, r4
    14e4:	15 05       	cpc	r17, r5
    14e6:	48 f0       	brcs	.+18     	; 0x14fa <__umoddi3+0x680>
    14e8:	e2 16       	cp	r14, r18
    14ea:	f3 06       	cpc	r15, r19
    14ec:	04 07       	cpc	r16, r20
    14ee:	15 07       	cpc	r17, r21
    14f0:	20 f4       	brcc	.+8      	; 0x14fa <__umoddi3+0x680>
    14f2:	e2 0c       	add	r14, r2
    14f4:	f3 1c       	adc	r15, r3
    14f6:	04 1d       	adc	r16, r4
    14f8:	15 1d       	adc	r17, r5
    14fa:	e2 1a       	sub	r14, r18
    14fc:	f3 0a       	sbc	r15, r19
    14fe:	04 0b       	sbc	r16, r20
    1500:	15 0b       	sbc	r17, r21
    1502:	d8 01       	movw	r26, r16
    1504:	c7 01       	movw	r24, r14
    1506:	09 ac       	ldd	r0, Y+57	; 0x39
    1508:	04 c0       	rjmp	.+8      	; 0x1512 <__umoddi3+0x698>
    150a:	b6 95       	lsr	r27
    150c:	a7 95       	ror	r26
    150e:	97 95       	ror	r25
    1510:	87 95       	ror	r24
    1512:	0a 94       	dec	r0
    1514:	d2 f7       	brpl	.-12     	; 0x150a <__umoddi3+0x690>
    1516:	89 8b       	std	Y+17, r24	; 0x11
    1518:	9a 8b       	std	Y+18, r25	; 0x12
    151a:	ab 8b       	std	Y+19, r26	; 0x13
    151c:	bc 8b       	std	Y+20, r27	; 0x14
    151e:	1d 8a       	std	Y+21, r1	; 0x15
    1520:	1e 8a       	std	Y+22, r1	; 0x16
    1522:	1f 8a       	std	Y+23, r1	; 0x17
    1524:	18 8e       	std	Y+24, r1	; 0x18
    1526:	28 2f       	mov	r18, r24
    1528:	3a 89       	ldd	r19, Y+18	; 0x12
    152a:	4b 89       	ldd	r20, Y+19	; 0x13
    152c:	5c 89       	ldd	r21, Y+20	; 0x14
    152e:	6d 89       	ldd	r22, Y+21	; 0x15
    1530:	0c c3       	rjmp	.+1560   	; 0x1b4a <__umoddi3+0xcd0>
    1532:	6a 14       	cp	r6, r10
    1534:	7b 04       	cpc	r7, r11
    1536:	8c 04       	cpc	r8, r12
    1538:	9d 04       	cpc	r9, r13
    153a:	08 f4       	brcc	.+2      	; 0x153e <__umoddi3+0x6c4>
    153c:	09 c3       	rjmp	.+1554   	; 0x1b50 <__umoddi3+0xcd6>
    153e:	00 e0       	ldi	r16, 0x00	; 0
    1540:	a0 16       	cp	r10, r16
    1542:	00 e0       	ldi	r16, 0x00	; 0
    1544:	b0 06       	cpc	r11, r16
    1546:	01 e0       	ldi	r16, 0x01	; 1
    1548:	c0 06       	cpc	r12, r16
    154a:	00 e0       	ldi	r16, 0x00	; 0
    154c:	d0 06       	cpc	r13, r16
    154e:	88 f4       	brcc	.+34     	; 0x1572 <__umoddi3+0x6f8>
    1550:	1f ef       	ldi	r17, 0xFF	; 255
    1552:	a1 16       	cp	r10, r17
    1554:	b1 04       	cpc	r11, r1
    1556:	c1 04       	cpc	r12, r1
    1558:	d1 04       	cpc	r13, r1
    155a:	39 f0       	breq	.+14     	; 0x156a <__umoddi3+0x6f0>
    155c:	30 f0       	brcs	.+12     	; 0x156a <__umoddi3+0x6f0>
    155e:	28 e0       	ldi	r18, 0x08	; 8
    1560:	e2 2e       	mov	r14, r18
    1562:	f1 2c       	mov	r15, r1
    1564:	01 2d       	mov	r16, r1
    1566:	11 2d       	mov	r17, r1
    1568:	18 c0       	rjmp	.+48     	; 0x159a <__umoddi3+0x720>
    156a:	ee 24       	eor	r14, r14
    156c:	ff 24       	eor	r15, r15
    156e:	87 01       	movw	r16, r14
    1570:	14 c0       	rjmp	.+40     	; 0x159a <__umoddi3+0x720>
    1572:	40 e0       	ldi	r20, 0x00	; 0
    1574:	a4 16       	cp	r10, r20
    1576:	40 e0       	ldi	r20, 0x00	; 0
    1578:	b4 06       	cpc	r11, r20
    157a:	40 e0       	ldi	r20, 0x00	; 0
    157c:	c4 06       	cpc	r12, r20
    157e:	41 e0       	ldi	r20, 0x01	; 1
    1580:	d4 06       	cpc	r13, r20
    1582:	30 f0       	brcs	.+12     	; 0x1590 <__umoddi3+0x716>
    1584:	98 e1       	ldi	r25, 0x18	; 24
    1586:	e9 2e       	mov	r14, r25
    1588:	f1 2c       	mov	r15, r1
    158a:	01 2d       	mov	r16, r1
    158c:	11 2d       	mov	r17, r1
    158e:	05 c0       	rjmp	.+10     	; 0x159a <__umoddi3+0x720>
    1590:	80 e1       	ldi	r24, 0x10	; 16
    1592:	e8 2e       	mov	r14, r24
    1594:	f1 2c       	mov	r15, r1
    1596:	01 2d       	mov	r16, r1
    1598:	11 2d       	mov	r17, r1
    159a:	d6 01       	movw	r26, r12
    159c:	c5 01       	movw	r24, r10
    159e:	0e 2c       	mov	r0, r14
    15a0:	04 c0       	rjmp	.+8      	; 0x15aa <__umoddi3+0x730>
    15a2:	b6 95       	lsr	r27
    15a4:	a7 95       	ror	r26
    15a6:	97 95       	ror	r25
    15a8:	87 95       	ror	r24
    15aa:	0a 94       	dec	r0
    15ac:	d2 f7       	brpl	.-12     	; 0x15a2 <__umoddi3+0x728>
    15ae:	89 57       	subi	r24, 0x79	; 121
    15b0:	9f 4f       	sbci	r25, 0xFF	; 255
    15b2:	dc 01       	movw	r26, r24
    15b4:	2c 91       	ld	r18, X
    15b6:	80 e2       	ldi	r24, 0x20	; 32
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	a0 e0       	ldi	r26, 0x00	; 0
    15bc:	b0 e0       	ldi	r27, 0x00	; 0
    15be:	8e 19       	sub	r24, r14
    15c0:	9f 09       	sbc	r25, r15
    15c2:	a0 0b       	sbc	r26, r16
    15c4:	b1 0b       	sbc	r27, r17
    15c6:	82 1b       	sub	r24, r18
    15c8:	91 09       	sbc	r25, r1
    15ca:	a1 09       	sbc	r26, r1
    15cc:	b1 09       	sbc	r27, r1
    15ce:	00 97       	sbiw	r24, 0x00	; 0
    15d0:	a1 05       	cpc	r26, r1
    15d2:	b1 05       	cpc	r27, r1
    15d4:	09 f0       	breq	.+2      	; 0x15d8 <__umoddi3+0x75e>
    15d6:	4f c0       	rjmp	.+158    	; 0x1676 <__umoddi3+0x7fc>
    15d8:	a6 14       	cp	r10, r6
    15da:	b7 04       	cpc	r11, r7
    15dc:	c8 04       	cpc	r12, r8
    15de:	d9 04       	cpc	r13, r9
    15e0:	58 f0       	brcs	.+22     	; 0x15f8 <__umoddi3+0x77e>
    15e2:	6c 96       	adiw	r28, 0x1c	; 28
    15e4:	ec ac       	ldd	r14, Y+60	; 0x3c
    15e6:	fd ac       	ldd	r15, Y+61	; 0x3d
    15e8:	0e ad       	ldd	r16, Y+62	; 0x3e
    15ea:	1f ad       	ldd	r17, Y+63	; 0x3f
    15ec:	6c 97       	sbiw	r28, 0x1c	; 28
    15ee:	e2 14       	cp	r14, r2
    15f0:	f3 04       	cpc	r15, r3
    15f2:	04 05       	cpc	r16, r4
    15f4:	15 05       	cpc	r17, r5
    15f6:	68 f1       	brcs	.+90     	; 0x1652 <__umoddi3+0x7d8>
    15f8:	6c 96       	adiw	r28, 0x1c	; 28
    15fa:	ec ac       	ldd	r14, Y+60	; 0x3c
    15fc:	fd ac       	ldd	r15, Y+61	; 0x3d
    15fe:	0e ad       	ldd	r16, Y+62	; 0x3e
    1600:	1f ad       	ldd	r17, Y+63	; 0x3f
    1602:	6c 97       	sbiw	r28, 0x1c	; 28
    1604:	e2 18       	sub	r14, r2
    1606:	f3 08       	sbc	r15, r3
    1608:	04 09       	sbc	r16, r4
    160a:	15 09       	sbc	r17, r5
    160c:	a4 01       	movw	r20, r8
    160e:	93 01       	movw	r18, r6
    1610:	2a 19       	sub	r18, r10
    1612:	3b 09       	sbc	r19, r11
    1614:	4c 09       	sbc	r20, r12
    1616:	5d 09       	sbc	r21, r13
    1618:	aa 24       	eor	r10, r10
    161a:	bb 24       	eor	r11, r11
    161c:	65 01       	movw	r12, r10
    161e:	6c 96       	adiw	r28, 0x1c	; 28
    1620:	6c ad       	ldd	r22, Y+60	; 0x3c
    1622:	7d ad       	ldd	r23, Y+61	; 0x3d
    1624:	8e ad       	ldd	r24, Y+62	; 0x3e
    1626:	9f ad       	ldd	r25, Y+63	; 0x3f
    1628:	6c 97       	sbiw	r28, 0x1c	; 28
    162a:	6e 15       	cp	r22, r14
    162c:	7f 05       	cpc	r23, r15
    162e:	80 07       	cpc	r24, r16
    1630:	91 07       	cpc	r25, r17
    1632:	28 f4       	brcc	.+10     	; 0x163e <__umoddi3+0x7c4>
    1634:	b1 e0       	ldi	r27, 0x01	; 1
    1636:	ab 2e       	mov	r10, r27
    1638:	b1 2c       	mov	r11, r1
    163a:	c1 2c       	mov	r12, r1
    163c:	d1 2c       	mov	r13, r1
    163e:	da 01       	movw	r26, r20
    1640:	c9 01       	movw	r24, r18
    1642:	8a 19       	sub	r24, r10
    1644:	9b 09       	sbc	r25, r11
    1646:	ac 09       	sbc	r26, r12
    1648:	bd 09       	sbc	r27, r13
    164a:	8d ab       	std	Y+53, r24	; 0x35
    164c:	9e ab       	std	Y+54, r25	; 0x36
    164e:	af ab       	std	Y+55, r26	; 0x37
    1650:	b8 af       	std	Y+56, r27	; 0x38
    1652:	e9 8a       	std	Y+17, r14	; 0x11
    1654:	fa 8a       	std	Y+18, r15	; 0x12
    1656:	0b 8b       	std	Y+19, r16	; 0x13
    1658:	1c 8b       	std	Y+20, r17	; 0x14
    165a:	6d a8       	ldd	r6, Y+53	; 0x35
    165c:	7e a8       	ldd	r7, Y+54	; 0x36
    165e:	8f a8       	ldd	r8, Y+55	; 0x37
    1660:	98 ac       	ldd	r9, Y+56	; 0x38
    1662:	6d 8a       	std	Y+21, r6	; 0x15
    1664:	7e 8a       	std	Y+22, r7	; 0x16
    1666:	8f 8a       	std	Y+23, r8	; 0x17
    1668:	98 8e       	std	Y+24, r9	; 0x18
    166a:	2e 2d       	mov	r18, r14
    166c:	3a 89       	ldd	r19, Y+18	; 0x12
    166e:	4b 89       	ldd	r20, Y+19	; 0x13
    1670:	5c 89       	ldd	r21, Y+20	; 0x14
    1672:	6d a9       	ldd	r22, Y+53	; 0x35
    1674:	6a c2       	rjmp	.+1236   	; 0x1b4a <__umoddi3+0xcd0>
    1676:	67 96       	adiw	r28, 0x17	; 23
    1678:	8f af       	std	Y+63, r24	; 0x3f
    167a:	67 97       	sbiw	r28, 0x17	; 23
    167c:	a6 01       	movw	r20, r12
    167e:	95 01       	movw	r18, r10
    1680:	08 2e       	mov	r0, r24
    1682:	04 c0       	rjmp	.+8      	; 0x168c <__umoddi3+0x812>
    1684:	22 0f       	add	r18, r18
    1686:	33 1f       	adc	r19, r19
    1688:	44 1f       	adc	r20, r20
    168a:	55 1f       	adc	r21, r21
    168c:	0a 94       	dec	r0
    168e:	d2 f7       	brpl	.-12     	; 0x1684 <__umoddi3+0x80a>
    1690:	a0 e2       	ldi	r26, 0x20	; 32
    1692:	aa 2e       	mov	r10, r26
    1694:	a8 1a       	sub	r10, r24
    1696:	66 96       	adiw	r28, 0x16	; 22
    1698:	af ae       	std	Y+63, r10	; 0x3f
    169a:	66 97       	sbiw	r28, 0x16	; 22
    169c:	d2 01       	movw	r26, r4
    169e:	c1 01       	movw	r24, r2
    16a0:	04 c0       	rjmp	.+8      	; 0x16aa <__umoddi3+0x830>
    16a2:	b6 95       	lsr	r27
    16a4:	a7 95       	ror	r26
    16a6:	97 95       	ror	r25
    16a8:	87 95       	ror	r24
    16aa:	aa 94       	dec	r10
    16ac:	d2 f7       	brpl	.-12     	; 0x16a2 <__umoddi3+0x828>
    16ae:	6c 01       	movw	r12, r24
    16b0:	7d 01       	movw	r14, r26
    16b2:	c2 2a       	or	r12, r18
    16b4:	d3 2a       	or	r13, r19
    16b6:	e4 2a       	or	r14, r20
    16b8:	f5 2a       	or	r15, r21
    16ba:	c9 a6       	std	Y+41, r12	; 0x29
    16bc:	da a6       	std	Y+42, r13	; 0x2a
    16be:	eb a6       	std	Y+43, r14	; 0x2b
    16c0:	fc a6       	std	Y+44, r15	; 0x2c
    16c2:	82 01       	movw	r16, r4
    16c4:	71 01       	movw	r14, r2
    16c6:	67 96       	adiw	r28, 0x17	; 23
    16c8:	0f ac       	ldd	r0, Y+63	; 0x3f
    16ca:	67 97       	sbiw	r28, 0x17	; 23
    16cc:	04 c0       	rjmp	.+8      	; 0x16d6 <__umoddi3+0x85c>
    16ce:	ee 0c       	add	r14, r14
    16d0:	ff 1c       	adc	r15, r15
    16d2:	00 1f       	adc	r16, r16
    16d4:	11 1f       	adc	r17, r17
    16d6:	0a 94       	dec	r0
    16d8:	d2 f7       	brpl	.-12     	; 0x16ce <__umoddi3+0x854>
    16da:	ed a2       	std	Y+37, r14	; 0x25
    16dc:	fe a2       	std	Y+38, r15	; 0x26
    16de:	0f a3       	std	Y+39, r16	; 0x27
    16e0:	18 a7       	std	Y+40, r17	; 0x28
    16e2:	64 01       	movw	r12, r8
    16e4:	53 01       	movw	r10, r6
    16e6:	66 96       	adiw	r28, 0x16	; 22
    16e8:	0f ac       	ldd	r0, Y+63	; 0x3f
    16ea:	66 97       	sbiw	r28, 0x16	; 22
    16ec:	04 c0       	rjmp	.+8      	; 0x16f6 <__umoddi3+0x87c>
    16ee:	d6 94       	lsr	r13
    16f0:	c7 94       	ror	r12
    16f2:	b7 94       	ror	r11
    16f4:	a7 94       	ror	r10
    16f6:	0a 94       	dec	r0
    16f8:	d2 f7       	brpl	.-12     	; 0x16ee <__umoddi3+0x874>
    16fa:	a4 01       	movw	r20, r8
    16fc:	93 01       	movw	r18, r6
    16fe:	67 96       	adiw	r28, 0x17	; 23
    1700:	0f ac       	ldd	r0, Y+63	; 0x3f
    1702:	67 97       	sbiw	r28, 0x17	; 23
    1704:	04 c0       	rjmp	.+8      	; 0x170e <__umoddi3+0x894>
    1706:	22 0f       	add	r18, r18
    1708:	33 1f       	adc	r19, r19
    170a:	44 1f       	adc	r20, r20
    170c:	55 1f       	adc	r21, r21
    170e:	0a 94       	dec	r0
    1710:	d2 f7       	brpl	.-12     	; 0x1706 <__umoddi3+0x88c>
    1712:	6c 96       	adiw	r28, 0x1c	; 28
    1714:	8c ad       	ldd	r24, Y+60	; 0x3c
    1716:	9d ad       	ldd	r25, Y+61	; 0x3d
    1718:	ae ad       	ldd	r26, Y+62	; 0x3e
    171a:	bf ad       	ldd	r27, Y+63	; 0x3f
    171c:	6c 97       	sbiw	r28, 0x1c	; 28
    171e:	66 96       	adiw	r28, 0x16	; 22
    1720:	0f ac       	ldd	r0, Y+63	; 0x3f
    1722:	66 97       	sbiw	r28, 0x16	; 22
    1724:	04 c0       	rjmp	.+8      	; 0x172e <__umoddi3+0x8b4>
    1726:	b6 95       	lsr	r27
    1728:	a7 95       	ror	r26
    172a:	97 95       	ror	r25
    172c:	87 95       	ror	r24
    172e:	0a 94       	dec	r0
    1730:	d2 f7       	brpl	.-12     	; 0x1726 <__umoddi3+0x8ac>
    1732:	3c 01       	movw	r6, r24
    1734:	4d 01       	movw	r8, r26
    1736:	62 2a       	or	r6, r18
    1738:	73 2a       	or	r7, r19
    173a:	84 2a       	or	r8, r20
    173c:	95 2a       	or	r9, r21
    173e:	69 a2       	std	Y+33, r6	; 0x21
    1740:	7a a2       	std	Y+34, r7	; 0x22
    1742:	8b a2       	std	Y+35, r8	; 0x23
    1744:	9c a2       	std	Y+36, r9	; 0x24
    1746:	6c 96       	adiw	r28, 0x1c	; 28
    1748:	ec ac       	ldd	r14, Y+60	; 0x3c
    174a:	fd ac       	ldd	r15, Y+61	; 0x3d
    174c:	0e ad       	ldd	r16, Y+62	; 0x3e
    174e:	1f ad       	ldd	r17, Y+63	; 0x3f
    1750:	6c 97       	sbiw	r28, 0x1c	; 28
    1752:	67 96       	adiw	r28, 0x17	; 23
    1754:	0f ac       	ldd	r0, Y+63	; 0x3f
    1756:	67 97       	sbiw	r28, 0x17	; 23
    1758:	04 c0       	rjmp	.+8      	; 0x1762 <__umoddi3+0x8e8>
    175a:	ee 0c       	add	r14, r14
    175c:	ff 1c       	adc	r15, r15
    175e:	00 1f       	adc	r16, r16
    1760:	11 1f       	adc	r17, r17
    1762:	0a 94       	dec	r0
    1764:	d2 f7       	brpl	.-12     	; 0x175a <__umoddi3+0x8e0>
    1766:	ed 8e       	std	Y+29, r14	; 0x1d
    1768:	fe 8e       	std	Y+30, r15	; 0x1e
    176a:	0f 8f       	std	Y+31, r16	; 0x1f
    176c:	18 a3       	std	Y+32, r17	; 0x20
    176e:	49 a5       	ldd	r20, Y+41	; 0x29
    1770:	5a a5       	ldd	r21, Y+42	; 0x2a
    1772:	6b a5       	ldd	r22, Y+43	; 0x2b
    1774:	7c a5       	ldd	r23, Y+44	; 0x2c
    1776:	3b 01       	movw	r6, r22
    1778:	88 24       	eor	r8, r8
    177a:	99 24       	eor	r9, r9
    177c:	60 70       	andi	r22, 0x00	; 0
    177e:	70 70       	andi	r23, 0x00	; 0
    1780:	2d 96       	adiw	r28, 0x0d	; 13
    1782:	4c af       	std	Y+60, r20	; 0x3c
    1784:	5d af       	std	Y+61, r21	; 0x3d
    1786:	6e af       	std	Y+62, r22	; 0x3e
    1788:	7f af       	std	Y+63, r23	; 0x3f
    178a:	2d 97       	sbiw	r28, 0x0d	; 13
    178c:	c6 01       	movw	r24, r12
    178e:	b5 01       	movw	r22, r10
    1790:	a4 01       	movw	r20, r8
    1792:	93 01       	movw	r18, r6
    1794:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1798:	7b 01       	movw	r14, r22
    179a:	8c 01       	movw	r16, r24
    179c:	c6 01       	movw	r24, r12
    179e:	b5 01       	movw	r22, r10
    17a0:	a4 01       	movw	r20, r8
    17a2:	93 01       	movw	r18, r6
    17a4:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    17a8:	c9 01       	movw	r24, r18
    17aa:	da 01       	movw	r26, r20
    17ac:	1c 01       	movw	r2, r24
    17ae:	2d 01       	movw	r4, r26
    17b0:	c2 01       	movw	r24, r4
    17b2:	b1 01       	movw	r22, r2
    17b4:	2d 96       	adiw	r28, 0x0d	; 13
    17b6:	2c ad       	ldd	r18, Y+60	; 0x3c
    17b8:	3d ad       	ldd	r19, Y+61	; 0x3d
    17ba:	4e ad       	ldd	r20, Y+62	; 0x3e
    17bc:	5f ad       	ldd	r21, Y+63	; 0x3f
    17be:	2d 97       	sbiw	r28, 0x0d	; 13
    17c0:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    17c4:	9b 01       	movw	r18, r22
    17c6:	ac 01       	movw	r20, r24
    17c8:	87 01       	movw	r16, r14
    17ca:	ff 24       	eor	r15, r15
    17cc:	ee 24       	eor	r14, r14
    17ce:	a9 a0       	ldd	r10, Y+33	; 0x21
    17d0:	ba a0       	ldd	r11, Y+34	; 0x22
    17d2:	cb a0       	ldd	r12, Y+35	; 0x23
    17d4:	dc a0       	ldd	r13, Y+36	; 0x24
    17d6:	c6 01       	movw	r24, r12
    17d8:	aa 27       	eor	r26, r26
    17da:	bb 27       	eor	r27, r27
    17dc:	57 01       	movw	r10, r14
    17de:	68 01       	movw	r12, r16
    17e0:	a8 2a       	or	r10, r24
    17e2:	b9 2a       	or	r11, r25
    17e4:	ca 2a       	or	r12, r26
    17e6:	db 2a       	or	r13, r27
    17e8:	a2 16       	cp	r10, r18
    17ea:	b3 06       	cpc	r11, r19
    17ec:	c4 06       	cpc	r12, r20
    17ee:	d5 06       	cpc	r13, r21
    17f0:	00 f5       	brcc	.+64     	; 0x1832 <__umoddi3+0x9b8>
    17f2:	08 94       	sec
    17f4:	21 08       	sbc	r2, r1
    17f6:	31 08       	sbc	r3, r1
    17f8:	41 08       	sbc	r4, r1
    17fa:	51 08       	sbc	r5, r1
    17fc:	e9 a4       	ldd	r14, Y+41	; 0x29
    17fe:	fa a4       	ldd	r15, Y+42	; 0x2a
    1800:	0b a5       	ldd	r16, Y+43	; 0x2b
    1802:	1c a5       	ldd	r17, Y+44	; 0x2c
    1804:	ae 0c       	add	r10, r14
    1806:	bf 1c       	adc	r11, r15
    1808:	c0 1e       	adc	r12, r16
    180a:	d1 1e       	adc	r13, r17
    180c:	ae 14       	cp	r10, r14
    180e:	bf 04       	cpc	r11, r15
    1810:	c0 06       	cpc	r12, r16
    1812:	d1 06       	cpc	r13, r17
    1814:	70 f0       	brcs	.+28     	; 0x1832 <__umoddi3+0x9b8>
    1816:	a2 16       	cp	r10, r18
    1818:	b3 06       	cpc	r11, r19
    181a:	c4 06       	cpc	r12, r20
    181c:	d5 06       	cpc	r13, r21
    181e:	48 f4       	brcc	.+18     	; 0x1832 <__umoddi3+0x9b8>
    1820:	08 94       	sec
    1822:	21 08       	sbc	r2, r1
    1824:	31 08       	sbc	r3, r1
    1826:	41 08       	sbc	r4, r1
    1828:	51 08       	sbc	r5, r1
    182a:	ae 0c       	add	r10, r14
    182c:	bf 1c       	adc	r11, r15
    182e:	c0 1e       	adc	r12, r16
    1830:	d1 1e       	adc	r13, r17
    1832:	a2 1a       	sub	r10, r18
    1834:	b3 0a       	sbc	r11, r19
    1836:	c4 0a       	sbc	r12, r20
    1838:	d5 0a       	sbc	r13, r21
    183a:	c6 01       	movw	r24, r12
    183c:	b5 01       	movw	r22, r10
    183e:	a4 01       	movw	r20, r8
    1840:	93 01       	movw	r18, r6
    1842:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1846:	7b 01       	movw	r14, r22
    1848:	8c 01       	movw	r16, r24
    184a:	c6 01       	movw	r24, r12
    184c:	b5 01       	movw	r22, r10
    184e:	a4 01       	movw	r20, r8
    1850:	93 01       	movw	r18, r6
    1852:	0e 94 cc 1e 	call	0x3d98	; 0x3d98 <__udivmodsi4>
    1856:	c9 01       	movw	r24, r18
    1858:	da 01       	movw	r26, r20
    185a:	3c 01       	movw	r6, r24
    185c:	4d 01       	movw	r8, r26
    185e:	c4 01       	movw	r24, r8
    1860:	b3 01       	movw	r22, r6
    1862:	2d 96       	adiw	r28, 0x0d	; 13
    1864:	2c ad       	ldd	r18, Y+60	; 0x3c
    1866:	3d ad       	ldd	r19, Y+61	; 0x3d
    1868:	4e ad       	ldd	r20, Y+62	; 0x3e
    186a:	5f ad       	ldd	r21, Y+63	; 0x3f
    186c:	2d 97       	sbiw	r28, 0x0d	; 13
    186e:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    1872:	9b 01       	movw	r18, r22
    1874:	ac 01       	movw	r20, r24
    1876:	87 01       	movw	r16, r14
    1878:	ff 24       	eor	r15, r15
    187a:	ee 24       	eor	r14, r14
    187c:	89 a1       	ldd	r24, Y+33	; 0x21
    187e:	9a a1       	ldd	r25, Y+34	; 0x22
    1880:	ab a1       	ldd	r26, Y+35	; 0x23
    1882:	bc a1       	ldd	r27, Y+36	; 0x24
    1884:	a0 70       	andi	r26, 0x00	; 0
    1886:	b0 70       	andi	r27, 0x00	; 0
    1888:	57 01       	movw	r10, r14
    188a:	68 01       	movw	r12, r16
    188c:	a8 2a       	or	r10, r24
    188e:	b9 2a       	or	r11, r25
    1890:	ca 2a       	or	r12, r26
    1892:	db 2a       	or	r13, r27
    1894:	a2 16       	cp	r10, r18
    1896:	b3 06       	cpc	r11, r19
    1898:	c4 06       	cpc	r12, r20
    189a:	d5 06       	cpc	r13, r21
    189c:	00 f5       	brcc	.+64     	; 0x18de <__umoddi3+0xa64>
    189e:	08 94       	sec
    18a0:	61 08       	sbc	r6, r1
    18a2:	71 08       	sbc	r7, r1
    18a4:	81 08       	sbc	r8, r1
    18a6:	91 08       	sbc	r9, r1
    18a8:	69 a5       	ldd	r22, Y+41	; 0x29
    18aa:	7a a5       	ldd	r23, Y+42	; 0x2a
    18ac:	8b a5       	ldd	r24, Y+43	; 0x2b
    18ae:	9c a5       	ldd	r25, Y+44	; 0x2c
    18b0:	a6 0e       	add	r10, r22
    18b2:	b7 1e       	adc	r11, r23
    18b4:	c8 1e       	adc	r12, r24
    18b6:	d9 1e       	adc	r13, r25
    18b8:	a6 16       	cp	r10, r22
    18ba:	b7 06       	cpc	r11, r23
    18bc:	c8 06       	cpc	r12, r24
    18be:	d9 06       	cpc	r13, r25
    18c0:	70 f0       	brcs	.+28     	; 0x18de <__umoddi3+0xa64>
    18c2:	a2 16       	cp	r10, r18
    18c4:	b3 06       	cpc	r11, r19
    18c6:	c4 06       	cpc	r12, r20
    18c8:	d5 06       	cpc	r13, r21
    18ca:	48 f4       	brcc	.+18     	; 0x18de <__umoddi3+0xa64>
    18cc:	08 94       	sec
    18ce:	61 08       	sbc	r6, r1
    18d0:	71 08       	sbc	r7, r1
    18d2:	81 08       	sbc	r8, r1
    18d4:	91 08       	sbc	r9, r1
    18d6:	a6 0e       	add	r10, r22
    18d8:	b7 1e       	adc	r11, r23
    18da:	c8 1e       	adc	r12, r24
    18dc:	d9 1e       	adc	r13, r25
    18de:	d6 01       	movw	r26, r12
    18e0:	c5 01       	movw	r24, r10
    18e2:	82 1b       	sub	r24, r18
    18e4:	93 0b       	sbc	r25, r19
    18e6:	a4 0b       	sbc	r26, r20
    18e8:	b5 0b       	sbc	r27, r21
    18ea:	89 8f       	std	Y+25, r24	; 0x19
    18ec:	9a 8f       	std	Y+26, r25	; 0x1a
    18ee:	ab 8f       	std	Y+27, r26	; 0x1b
    18f0:	bc 8f       	std	Y+28, r27	; 0x1c
    18f2:	d1 01       	movw	r26, r2
    18f4:	99 27       	eor	r25, r25
    18f6:	88 27       	eor	r24, r24
    18f8:	84 01       	movw	r16, r8
    18fa:	73 01       	movw	r14, r6
    18fc:	e8 2a       	or	r14, r24
    18fe:	f9 2a       	or	r15, r25
    1900:	0a 2b       	or	r16, r26
    1902:	1b 2b       	or	r17, r27
    1904:	4f ef       	ldi	r20, 0xFF	; 255
    1906:	a4 2e       	mov	r10, r20
    1908:	4f ef       	ldi	r20, 0xFF	; 255
    190a:	b4 2e       	mov	r11, r20
    190c:	c1 2c       	mov	r12, r1
    190e:	d1 2c       	mov	r13, r1
    1910:	ae 20       	and	r10, r14
    1912:	bf 20       	and	r11, r15
    1914:	c0 22       	and	r12, r16
    1916:	d1 22       	and	r13, r17
    1918:	78 01       	movw	r14, r16
    191a:	00 27       	eor	r16, r16
    191c:	11 27       	eor	r17, r17
    191e:	6d a0       	ldd	r6, Y+37	; 0x25
    1920:	7e a0       	ldd	r7, Y+38	; 0x26
    1922:	8f a0       	ldd	r8, Y+39	; 0x27
    1924:	98 a4       	ldd	r9, Y+40	; 0x28
    1926:	4f ef       	ldi	r20, 0xFF	; 255
    1928:	5f ef       	ldi	r21, 0xFF	; 255
    192a:	60 e0       	ldi	r22, 0x00	; 0
    192c:	70 e0       	ldi	r23, 0x00	; 0
    192e:	64 22       	and	r6, r20
    1930:	75 22       	and	r7, r21
    1932:	86 22       	and	r8, r22
    1934:	97 22       	and	r9, r23
    1936:	8d a1       	ldd	r24, Y+37	; 0x25
    1938:	9e a1       	ldd	r25, Y+38	; 0x26
    193a:	af a1       	ldd	r26, Y+39	; 0x27
    193c:	b8 a5       	ldd	r27, Y+40	; 0x28
    193e:	bd 01       	movw	r22, r26
    1940:	88 27       	eor	r24, r24
    1942:	99 27       	eor	r25, r25
    1944:	65 96       	adiw	r28, 0x15	; 21
    1946:	6c af       	std	Y+60, r22	; 0x3c
    1948:	7d af       	std	Y+61, r23	; 0x3d
    194a:	8e af       	std	Y+62, r24	; 0x3e
    194c:	9f af       	std	Y+63, r25	; 0x3f
    194e:	65 97       	sbiw	r28, 0x15	; 21
    1950:	c6 01       	movw	r24, r12
    1952:	b5 01       	movw	r22, r10
    1954:	a4 01       	movw	r20, r8
    1956:	93 01       	movw	r18, r6
    1958:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    195c:	61 96       	adiw	r28, 0x11	; 17
    195e:	6c af       	std	Y+60, r22	; 0x3c
    1960:	7d af       	std	Y+61, r23	; 0x3d
    1962:	8e af       	std	Y+62, r24	; 0x3e
    1964:	9f af       	std	Y+63, r25	; 0x3f
    1966:	61 97       	sbiw	r28, 0x11	; 17
    1968:	c6 01       	movw	r24, r12
    196a:	b5 01       	movw	r22, r10
    196c:	65 96       	adiw	r28, 0x15	; 21
    196e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1970:	3d ad       	ldd	r19, Y+61	; 0x3d
    1972:	4e ad       	ldd	r20, Y+62	; 0x3e
    1974:	5f ad       	ldd	r21, Y+63	; 0x3f
    1976:	65 97       	sbiw	r28, 0x15	; 21
    1978:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    197c:	1b 01       	movw	r2, r22
    197e:	2c 01       	movw	r4, r24
    1980:	c8 01       	movw	r24, r16
    1982:	b7 01       	movw	r22, r14
    1984:	a4 01       	movw	r20, r8
    1986:	93 01       	movw	r18, r6
    1988:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    198c:	5b 01       	movw	r10, r22
    198e:	6c 01       	movw	r12, r24
    1990:	c8 01       	movw	r24, r16
    1992:	b7 01       	movw	r22, r14
    1994:	65 96       	adiw	r28, 0x15	; 21
    1996:	2c ad       	ldd	r18, Y+60	; 0x3c
    1998:	3d ad       	ldd	r19, Y+61	; 0x3d
    199a:	4e ad       	ldd	r20, Y+62	; 0x3e
    199c:	5f ad       	ldd	r21, Y+63	; 0x3f
    199e:	65 97       	sbiw	r28, 0x15	; 21
    19a0:	0e 94 ad 1e 	call	0x3d5a	; 0x3d5a <__mulsi3>
    19a4:	7b 01       	movw	r14, r22
    19a6:	8c 01       	movw	r16, r24
    19a8:	a6 01       	movw	r20, r12
    19aa:	95 01       	movw	r18, r10
    19ac:	22 0d       	add	r18, r2
    19ae:	33 1d       	adc	r19, r3
    19b0:	44 1d       	adc	r20, r4
    19b2:	55 1d       	adc	r21, r5
    19b4:	61 96       	adiw	r28, 0x11	; 17
    19b6:	6c ac       	ldd	r6, Y+60	; 0x3c
    19b8:	7d ac       	ldd	r7, Y+61	; 0x3d
    19ba:	8e ac       	ldd	r8, Y+62	; 0x3e
    19bc:	9f ac       	ldd	r9, Y+63	; 0x3f
    19be:	61 97       	sbiw	r28, 0x11	; 17
    19c0:	c4 01       	movw	r24, r8
    19c2:	aa 27       	eor	r26, r26
    19c4:	bb 27       	eor	r27, r27
    19c6:	28 0f       	add	r18, r24
    19c8:	39 1f       	adc	r19, r25
    19ca:	4a 1f       	adc	r20, r26
    19cc:	5b 1f       	adc	r21, r27
    19ce:	2a 15       	cp	r18, r10
    19d0:	3b 05       	cpc	r19, r11
    19d2:	4c 05       	cpc	r20, r12
    19d4:	5d 05       	cpc	r21, r13
    19d6:	48 f4       	brcc	.+18     	; 0x19ea <__umoddi3+0xb70>
    19d8:	81 2c       	mov	r8, r1
    19da:	91 2c       	mov	r9, r1
    19dc:	e1 e0       	ldi	r30, 0x01	; 1
    19de:	ae 2e       	mov	r10, r30
    19e0:	b1 2c       	mov	r11, r1
    19e2:	e8 0c       	add	r14, r8
    19e4:	f9 1c       	adc	r15, r9
    19e6:	0a 1d       	adc	r16, r10
    19e8:	1b 1d       	adc	r17, r11
    19ea:	ca 01       	movw	r24, r20
    19ec:	aa 27       	eor	r26, r26
    19ee:	bb 27       	eor	r27, r27
    19f0:	57 01       	movw	r10, r14
    19f2:	68 01       	movw	r12, r16
    19f4:	a8 0e       	add	r10, r24
    19f6:	b9 1e       	adc	r11, r25
    19f8:	ca 1e       	adc	r12, r26
    19fa:	db 1e       	adc	r13, r27
    19fc:	a9 01       	movw	r20, r18
    19fe:	33 27       	eor	r19, r19
    1a00:	22 27       	eor	r18, r18
    1a02:	61 96       	adiw	r28, 0x11	; 17
    1a04:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a06:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a08:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a0a:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a0c:	61 97       	sbiw	r28, 0x11	; 17
    1a0e:	a0 70       	andi	r26, 0x00	; 0
    1a10:	b0 70       	andi	r27, 0x00	; 0
    1a12:	28 0f       	add	r18, r24
    1a14:	39 1f       	adc	r19, r25
    1a16:	4a 1f       	adc	r20, r26
    1a18:	5b 1f       	adc	r21, r27
    1a1a:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a1c:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a1e:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a20:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a22:	ea 14       	cp	r14, r10
    1a24:	fb 04       	cpc	r15, r11
    1a26:	0c 05       	cpc	r16, r12
    1a28:	1d 05       	cpc	r17, r13
    1a2a:	70 f0       	brcs	.+28     	; 0x1a48 <__umoddi3+0xbce>
    1a2c:	ae 14       	cp	r10, r14
    1a2e:	bf 04       	cpc	r11, r15
    1a30:	c0 06       	cpc	r12, r16
    1a32:	d1 06       	cpc	r13, r17
    1a34:	69 f5       	brne	.+90     	; 0x1a90 <__umoddi3+0xc16>
    1a36:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a38:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a3a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a3c:	98 a1       	ldd	r25, Y+32	; 0x20
    1a3e:	62 17       	cp	r22, r18
    1a40:	73 07       	cpc	r23, r19
    1a42:	84 07       	cpc	r24, r20
    1a44:	95 07       	cpc	r25, r21
    1a46:	20 f5       	brcc	.+72     	; 0x1a90 <__umoddi3+0xc16>
    1a48:	da 01       	movw	r26, r20
    1a4a:	c9 01       	movw	r24, r18
    1a4c:	6d a0       	ldd	r6, Y+37	; 0x25
    1a4e:	7e a0       	ldd	r7, Y+38	; 0x26
    1a50:	8f a0       	ldd	r8, Y+39	; 0x27
    1a52:	98 a4       	ldd	r9, Y+40	; 0x28
    1a54:	86 19       	sub	r24, r6
    1a56:	97 09       	sbc	r25, r7
    1a58:	a8 09       	sbc	r26, r8
    1a5a:	b9 09       	sbc	r27, r9
    1a5c:	e9 a4       	ldd	r14, Y+41	; 0x29
    1a5e:	fa a4       	ldd	r15, Y+42	; 0x2a
    1a60:	0b a5       	ldd	r16, Y+43	; 0x2b
    1a62:	1c a5       	ldd	r17, Y+44	; 0x2c
    1a64:	ae 18       	sub	r10, r14
    1a66:	bf 08       	sbc	r11, r15
    1a68:	c0 0a       	sbc	r12, r16
    1a6a:	d1 0a       	sbc	r13, r17
    1a6c:	ee 24       	eor	r14, r14
    1a6e:	ff 24       	eor	r15, r15
    1a70:	87 01       	movw	r16, r14
    1a72:	28 17       	cp	r18, r24
    1a74:	39 07       	cpc	r19, r25
    1a76:	4a 07       	cpc	r20, r26
    1a78:	5b 07       	cpc	r21, r27
    1a7a:	28 f4       	brcc	.+10     	; 0x1a86 <__umoddi3+0xc0c>
    1a7c:	21 e0       	ldi	r18, 0x01	; 1
    1a7e:	e2 2e       	mov	r14, r18
    1a80:	f1 2c       	mov	r15, r1
    1a82:	01 2d       	mov	r16, r1
    1a84:	11 2d       	mov	r17, r1
    1a86:	ae 18       	sub	r10, r14
    1a88:	bf 08       	sbc	r11, r15
    1a8a:	c0 0a       	sbc	r12, r16
    1a8c:	d1 0a       	sbc	r13, r17
    1a8e:	02 c0       	rjmp	.+4      	; 0x1a94 <__umoddi3+0xc1a>
    1a90:	da 01       	movw	r26, r20
    1a92:	c9 01       	movw	r24, r18
    1a94:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1a96:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1a98:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1a9a:	98 a0       	ldd	r9, Y+32	; 0x20
    1a9c:	68 1a       	sub	r6, r24
    1a9e:	79 0a       	sbc	r7, r25
    1aa0:	8a 0a       	sbc	r8, r26
    1aa2:	9b 0a       	sbc	r9, r27
    1aa4:	49 8d       	ldd	r20, Y+25	; 0x19
    1aa6:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1aa8:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1aaa:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1aac:	4a 19       	sub	r20, r10
    1aae:	5b 09       	sbc	r21, r11
    1ab0:	6c 09       	sbc	r22, r12
    1ab2:	7d 09       	sbc	r23, r13
    1ab4:	5a 01       	movw	r10, r20
    1ab6:	6b 01       	movw	r12, r22
    1ab8:	22 24       	eor	r2, r2
    1aba:	33 24       	eor	r3, r3
    1abc:	21 01       	movw	r4, r2
    1abe:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1ac0:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1ac2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1ac4:	98 a1       	ldd	r25, Y+32	; 0x20
    1ac6:	66 15       	cp	r22, r6
    1ac8:	77 05       	cpc	r23, r7
    1aca:	88 05       	cpc	r24, r8
    1acc:	99 05       	cpc	r25, r9
    1ace:	28 f4       	brcc	.+10     	; 0x1ada <__umoddi3+0xc60>
    1ad0:	81 e0       	ldi	r24, 0x01	; 1
    1ad2:	28 2e       	mov	r2, r24
    1ad4:	31 2c       	mov	r3, r1
    1ad6:	41 2c       	mov	r4, r1
    1ad8:	51 2c       	mov	r5, r1
    1ada:	86 01       	movw	r16, r12
    1adc:	75 01       	movw	r14, r10
    1ade:	e2 18       	sub	r14, r2
    1ae0:	f3 08       	sbc	r15, r3
    1ae2:	04 09       	sbc	r16, r4
    1ae4:	15 09       	sbc	r17, r5
    1ae6:	a8 01       	movw	r20, r16
    1ae8:	97 01       	movw	r18, r14
    1aea:	66 96       	adiw	r28, 0x16	; 22
    1aec:	0f ac       	ldd	r0, Y+63	; 0x3f
    1aee:	66 97       	sbiw	r28, 0x16	; 22
    1af0:	04 c0       	rjmp	.+8      	; 0x1afa <__umoddi3+0xc80>
    1af2:	22 0f       	add	r18, r18
    1af4:	33 1f       	adc	r19, r19
    1af6:	44 1f       	adc	r20, r20
    1af8:	55 1f       	adc	r21, r21
    1afa:	0a 94       	dec	r0
    1afc:	d2 f7       	brpl	.-12     	; 0x1af2 <__umoddi3+0xc78>
    1afe:	d4 01       	movw	r26, r8
    1b00:	c3 01       	movw	r24, r6
    1b02:	67 96       	adiw	r28, 0x17	; 23
    1b04:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b06:	67 97       	sbiw	r28, 0x17	; 23
    1b08:	04 c0       	rjmp	.+8      	; 0x1b12 <__umoddi3+0xc98>
    1b0a:	b6 95       	lsr	r27
    1b0c:	a7 95       	ror	r26
    1b0e:	97 95       	ror	r25
    1b10:	87 95       	ror	r24
    1b12:	0a 94       	dec	r0
    1b14:	d2 f7       	brpl	.-12     	; 0x1b0a <__umoddi3+0xc90>
    1b16:	28 2b       	or	r18, r24
    1b18:	39 2b       	or	r19, r25
    1b1a:	4a 2b       	or	r20, r26
    1b1c:	5b 2b       	or	r21, r27
    1b1e:	29 8b       	std	Y+17, r18	; 0x11
    1b20:	3a 8b       	std	Y+18, r19	; 0x12
    1b22:	4b 8b       	std	Y+19, r20	; 0x13
    1b24:	5c 8b       	std	Y+20, r21	; 0x14
    1b26:	67 96       	adiw	r28, 0x17	; 23
    1b28:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b2a:	67 97       	sbiw	r28, 0x17	; 23
    1b2c:	04 c0       	rjmp	.+8      	; 0x1b36 <__umoddi3+0xcbc>
    1b2e:	16 95       	lsr	r17
    1b30:	07 95       	ror	r16
    1b32:	f7 94       	ror	r15
    1b34:	e7 94       	ror	r14
    1b36:	0a 94       	dec	r0
    1b38:	d2 f7       	brpl	.-12     	; 0x1b2e <__umoddi3+0xcb4>
    1b3a:	ed 8a       	std	Y+21, r14	; 0x15
    1b3c:	fe 8a       	std	Y+22, r15	; 0x16
    1b3e:	0f 8b       	std	Y+23, r16	; 0x17
    1b40:	18 8f       	std	Y+24, r17	; 0x18
    1b42:	3a 89       	ldd	r19, Y+18	; 0x12
    1b44:	4b 89       	ldd	r20, Y+19	; 0x13
    1b46:	5c 89       	ldd	r21, Y+20	; 0x14
    1b48:	6e 2d       	mov	r22, r14
    1b4a:	7e 89       	ldd	r23, Y+22	; 0x16
    1b4c:	8f 89       	ldd	r24, Y+23	; 0x17
    1b4e:	98 8d       	ldd	r25, Y+24	; 0x18
    1b50:	c5 5a       	subi	r28, 0xA5	; 165
    1b52:	df 4f       	sbci	r29, 0xFF	; 255
    1b54:	e2 e1       	ldi	r30, 0x12	; 18
    1b56:	0c 94 0a 1f 	jmp	0x3e14	; 0x3e14 <__epilogue_restores__>

00001b5a <TIMER0_voidInit>:
{
	/*Set Configurable Modes*/
		#if TIMER0_WAVEFORM_GENERATION_MODE == TIMER_NORMAL_MODE

			/*Initialize Waveform Generation Mode as Normal Mode*/
			CLR_BIT(TCCR0 , TCCR0_WGM00) ;
    1b5a:	83 b7       	in	r24, 0x33	; 51
    1b5c:	8f 7b       	andi	r24, 0xBF	; 191
    1b5e:	83 bf       	out	0x33, r24	; 51
			CLR_BIT(TCCR0 , TCCR0_WGM01) ;
    1b60:	83 b7       	in	r24, 0x33	; 51
    1b62:	87 7f       	andi	r24, 0xF7	; 247
    1b64:	83 bf       	out	0x33, r24	; 51

			/*Set the Required Preload Value*/
			TCNT0 = TIMER0_PRELOAD_VAL ;
    1b66:	80 ec       	ldi	r24, 0xC0	; 192
    1b68:	82 bf       	out	0x32, r24	; 50

			/*Timer0 Overflow Interrupt Enable*/
			#if TIMER0_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE0) ;
			#elif TIMER0_OVERFLOW_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_TOIE0) ;
    1b6a:	89 b7       	in	r24, 0x39	; 57
    1b6c:	81 60       	ori	r24, 0x01	; 1
    1b6e:	89 bf       	out	0x39, r24	; 57
			#error "Wrong TIMER0_WAVEFORM_GENERATION_MODE Config"

		#endif

	/*Set the Required Prescaler*/
	TCCR0 &= TIMER_PRESCALER_MASK ;
    1b70:	83 b7       	in	r24, 0x33	; 51
    1b72:	88 7f       	andi	r24, 0xF8	; 248
    1b74:	83 bf       	out	0x33, r24	; 51
	TCCR0 |= TIMER0_PRESCALER ;
    1b76:	83 b7       	in	r24, 0x33	; 51
    1b78:	82 60       	ori	r24, 0x02	; 2
    1b7a:	83 bf       	out	0x33, r24	; 51
}
    1b7c:	08 95       	ret

00001b7e <TIMER1_voidInit>:
				SET_BIT(TCCR1A,TCCR1A_WGM10);
				SET_BIT(TCCR1A,TCCR1A_WGM11);
				SET_BIT(TCCR1B,TCCR1B_WGM12);
				SET_BIT(TCCR1B,TCCR1B_WGM13);
			#elif TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
				CLR_BIT(TCCR1A,TCCR1A_WGM10);
    1b7e:	8f b5       	in	r24, 0x2f	; 47
    1b80:	8e 7f       	andi	r24, 0xFE	; 254
    1b82:	8f bd       	out	0x2f, r24	; 47
				SET_BIT(TCCR1A,TCCR1A_WGM11);
    1b84:	8f b5       	in	r24, 0x2f	; 47
    1b86:	82 60       	ori	r24, 0x02	; 2
    1b88:	8f bd       	out	0x2f, r24	; 47
				SET_BIT(TCCR1B,TCCR1B_WGM12);
    1b8a:	8e b5       	in	r24, 0x2e	; 46
    1b8c:	88 60       	ori	r24, 0x08	; 8
    1b8e:	8e bd       	out	0x2e, r24	; 46
				SET_BIT(TCCR1B,TCCR1B_WGM13);
    1b90:	8e b5       	in	r24, 0x2e	; 46
    1b92:	80 61       	ori	r24, 0x10	; 16
    1b94:	8e bd       	out	0x2e, r24	; 46
			#else
				#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
			#endif

			/*Set the require CTC Values*/
			OCR1A = TIMER1_CTCA_VAL ;
    1b96:	84 ef       	ldi	r24, 0xF4	; 244
    1b98:	91 e0       	ldi	r25, 0x01	; 1
    1b9a:	9b bd       	out	0x2b, r25	; 43
    1b9c:	8a bd       	out	0x2a, r24	; 42
			OCR1B = TIMER1_CTCB_VAL ;
    1b9e:	19 bc       	out	0x29, r1	; 41
    1ba0:	18 bc       	out	0x28, r1	; 40

			/*Set ICR1*/
			#if TIMER1_WAVEFORM_GENERATION_MODE == TIMER1_FAST_PWM_ICR1_MODE
				ICR1 = TIMER1_ICR1_VAL ;
    1ba2:	80 e2       	ldi	r24, 0x20	; 32
    1ba4:	9e e4       	ldi	r25, 0x4E	; 78
    1ba6:	97 bd       	out	0x27, r25	; 39
    1ba8:	86 bd       	out	0x26, r24	; 38

				#if TIMER1_ICR_EDGE == RISING_EDGE
					SET_BIT(TCCR1B , TCCR1B_ICES1) ;
    1baa:	8e b5       	in	r24, 0x2e	; 46
    1bac:	80 64       	ori	r24, 0x40	; 64
    1bae:	8e bd       	out	0x2e, r24	; 46
			/*Set OCR1A mode*/
			#if TIMER1_OCR1A_MODE == TIMER_OC_DISCONNECTED
				CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
				CLR_BIT(TCCR1A , TCCR1A_COM1A1) ;
			#elif TIMER1_OCR1A_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
				CLR_BIT(TCCR1A , TCCR1A_COM1A0) ;
    1bb0:	8f b5       	in	r24, 0x2f	; 47
    1bb2:	8f 7b       	andi	r24, 0xBF	; 191
    1bb4:	8f bd       	out	0x2f, r24	; 47
				SET_BIT(TCCR1A , TCCR1A_COM1A1) ;
    1bb6:	8f b5       	in	r24, 0x2f	; 47
    1bb8:	80 68       	ori	r24, 0x80	; 128
    1bba:	8f bd       	out	0x2f, r24	; 47
			/*Set OCR1B mode*/
			#if TIMER1_OCR1B_MODE == TIMER_OC_DISCONNECTED
				CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
				CLR_BIT(TCCR1A , TCCR1A_COM1B1) ;
			#elif TIMER1_OCR1B_MODE == TIMER_CLR_ON_CTC_SET_ON_TOP
				CLR_BIT(TCCR1A , TCCR1A_COM1B0) ;
    1bbc:	8f b5       	in	r24, 0x2f	; 47
    1bbe:	8f 7e       	andi	r24, 0xEF	; 239
    1bc0:	8f bd       	out	0x2f, r24	; 47
				SET_BIT(TCCR1A , TCCR1A_COM1B1) ;
    1bc2:	8f b5       	in	r24, 0x2f	; 47
    1bc4:	80 62       	ori	r24, 0x20	; 32
    1bc6:	8f bd       	out	0x2f, r24	; 47
				#error "Wrong TIMER1_OCR1B_MODE Config"
			#endif

			/*Timer1 PWM Interrupt Enable*/
			#if TIMER1_OVERFLOW_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TOIE1) ;
    1bc8:	89 b7       	in	r24, 0x39	; 57
    1bca:	8b 7f       	andi	r24, 0xFB	; 251
    1bcc:	89 bf       	out	0x39, r24	; 57
			#else
				#error "Wrong TIMER1_OVERFLOW_INTERRUPT Config"
			#endif

			#if TIMER1_CTCA_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE1A) ;
    1bce:	89 b7       	in	r24, 0x39	; 57
    1bd0:	8f 7e       	andi	r24, 0xEF	; 239
    1bd2:	89 bf       	out	0x39, r24	; 57
			#else
				#error "Wrong TIMER1_CTCA_INTERRUPT Config"
			#endif

			#if TIMER1_CTCB_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE1B) ;
    1bd4:	89 b7       	in	r24, 0x39	; 57
    1bd6:	87 7f       	andi	r24, 0xF7	; 247
    1bd8:	89 bf       	out	0x39, r24	; 57
			#else
				#error "Wrong TIMER1_CTCB_INTERRUPT Config"
			#endif

			#if TIMER1_ICR_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_TICIE1) ;
    1bda:	89 b7       	in	r24, 0x39	; 57
    1bdc:	8f 7d       	andi	r24, 0xDF	; 223
    1bde:	89 bf       	out	0x39, r24	; 57
		#else
			#error "Wrong TIMER1_WAVEFORM_GENERATION_MODE Config"
		#endif

	/*Set the Required Prescaler*/
	TCCR1B &= TIMER_PRESCALER_MASK ;
    1be0:	8e b5       	in	r24, 0x2e	; 46
    1be2:	88 7f       	andi	r24, 0xF8	; 248
    1be4:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= TIMER1_PRESCALER ;
    1be6:	8e b5       	in	r24, 0x2e	; 46
    1be8:	82 60       	ori	r24, 0x02	; 2
    1bea:	8e bd       	out	0x2e, r24	; 46


}
    1bec:	08 95       	ret

00001bee <TIMER2_voidInit>:
			OCR2 = TIMER2_CTC_VAL ;

		#elif TIMER2_WAVEFORM_GENERATION_MODE == TIMER_CTC_MODE

			/*Initialize Waveform Generation Mode as CTC Mode*/
			CLR_BIT(TCCR2 , TCCR2_WGM20) ;
    1bee:	85 b5       	in	r24, 0x25	; 37
    1bf0:	8f 7b       	andi	r24, 0xBF	; 191
    1bf2:	85 bd       	out	0x25, r24	; 37
			SET_BIT(TCCR2 , TCCR2_WGM21) ;
    1bf4:	85 b5       	in	r24, 0x25	; 37
    1bf6:	88 60       	ori	r24, 0x08	; 8
    1bf8:	85 bd       	out	0x25, r24	; 37

			/*Set the Required CTC Value*/
			OCR2 = TIMER2_CTC_VAL ;
    1bfa:	8d e7       	ldi	r24, 0x7D	; 125
    1bfc:	83 bd       	out	0x23, r24	; 35

			/*Timer2 Compare Match Interrupt Enable*/
			#if TIMER2_CTC_INTERRUPT == DISABLE
				CLR_BIT(TIMSK , TIMSK_OCIE2) ;
			#elif TIMER2_CTC_INTERRUPT == ENABLE
				SET_BIT(TIMSK , TIMSK_OCIE2) ;
    1bfe:	89 b7       	in	r24, 0x39	; 57
    1c00:	80 68       	ori	r24, 0x80	; 128
    1c02:	89 bf       	out	0x39, r24	; 57
			#error "Wrong TIMER2_WAVEFORM_GENERATION_MODE Config"

		#endif

	/*Set the Required Prescaler*/
	TCCR2 &= TIMER_PRESCALER_MASK ;
    1c04:	85 b5       	in	r24, 0x25	; 37
    1c06:	88 7f       	andi	r24, 0xF8	; 248
    1c08:	85 bd       	out	0x25, r24	; 37
	TCCR2 |= TIMER2_PRESCALER ;
    1c0a:	85 b5       	in	r24, 0x25	; 37
    1c0c:	83 60       	ori	r24, 0x03	; 3
    1c0e:	85 bd       	out	0x25, r24	; 37
}
    1c10:	08 95       	ret

00001c12 <TIMER0_voidSetPreload>:

/*******************************************************************************************************************/
void TIMER0_voidSetPreload (u8 Copy_u8Preload)
{
	TCNT0 = Copy_u8Preload ;
    1c12:	82 bf       	out	0x32, r24	; 50
}
    1c14:	08 95       	ret

00001c16 <TIMER1_voidSetPreload>:

void TIMER1_voidSetPreload (u16 Copy_u16Preload)
{
	TCNT1 = Copy_u16Preload ;
    1c16:	9d bd       	out	0x2d, r25	; 45
    1c18:	8c bd       	out	0x2c, r24	; 44
}
    1c1a:	08 95       	ret

00001c1c <TIMER2_voidSetPreload>:


void TIMER2_voidSetPreload (u8 Copy_u8Preload)
{
	TCNT2 = Copy_u8Preload ;
    1c1c:	84 bd       	out	0x24, r24	; 36
}
    1c1e:	08 95       	ret

00001c20 <TIMER0_voidSetCTC>:

void TIMER0_voidSetCTC (u8 Copy_u8CTC)
{
	OCR0 = Copy_u8CTC ;
    1c20:	8c bf       	out	0x3c, r24	; 60
}
    1c22:	08 95       	ret

00001c24 <TIMER1_voidSetCTCA>:

void TIMER1_voidSetCTCA (u16 Copy_u16CTCA)
{
	OCR1A = Copy_u16CTCA ;
    1c24:	9b bd       	out	0x2b, r25	; 43
    1c26:	8a bd       	out	0x2a, r24	; 42
}
    1c28:	08 95       	ret

00001c2a <TIMER1_voidSetCTCB>:

void TIMER1_voidSetCTCB (u16 Copy_u16CTCB)
{
	OCR1B = Copy_u16CTCB ;
    1c2a:	99 bd       	out	0x29, r25	; 41
    1c2c:	88 bd       	out	0x28, r24	; 40
}
    1c2e:	08 95       	ret

00001c30 <TIMER2_voidSetCTC>:

void TIMER2_voidSetCTC (u8 Copy_u8CTC)
{
	OCR2 = Copy_u8CTC ;
    1c30:	83 bd       	out	0x23, r24	; 35
}
    1c32:	08 95       	ret

00001c34 <TIMER1_voidSetICR1>:

void TIMER1_voidSetICR1 (u16 Copy_u16ICR1)
{
	ICR1 = Copy_u16ICR1 ;
    1c34:	97 bd       	out	0x27, r25	; 39
    1c36:	86 bd       	out	0x26, r24	; 38
}
    1c38:	08 95       	ret

00001c3a <TIMER0_u8GetTimerCounterValue>:

u8 TIMER0_u8GetTimerCounterValue (void)
{
	return TCNT0 ;
    1c3a:	82 b7       	in	r24, 0x32	; 50
}
    1c3c:	08 95       	ret

00001c3e <TIMER1_u16GetTimerCounterValue>:

u16 TIMER1_u16GetTimerCounterValue (void)
{
	return TCNT1 ;
    1c3e:	2c b5       	in	r18, 0x2c	; 44
    1c40:	3d b5       	in	r19, 0x2d	; 45
}
    1c42:	c9 01       	movw	r24, r18
    1c44:	08 95       	ret

00001c46 <TIMER2_u8GetTimerCounterValue>:

u8 TIMER2_u8GetTimerCounterValue (void)
{
	return TCNT2 ;
    1c46:	84 b5       	in	r24, 0x24	; 36
}
    1c48:	08 95       	ret

00001c4a <TIMER_voidSetPWM>:

/*******************************************************************************************************************/

void TIMER_voidSetPWM(u16 Copy_u16CompareValue)
{
	OCR1A = Copy_u16CompareValue;
    1c4a:	9b bd       	out	0x2b, r25	; 43
    1c4c:	8a bd       	out	0x2a, r24	; 42
}
    1c4e:	08 95       	ret

00001c50 <TIMER_voidICUInitEnable>:
*/
void TIMER_voidICUInitEnable(void)
{
	/* Set trigger source as rising edge Initially  */
	#if (TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_RAISING_EDGE)
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    1c50:	8e b5       	in	r24, 0x2e	; 46
    1c52:	80 64       	ori	r24, 0x40	; 64
    1c54:	8e bd       	out	0x2e, r24	; 46
	#elif(TIMER_u8_ICP_INIT_STATE == TIMER_u8_ICP_FALLING_EDGE)
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
	#endif
	
	/* Enable Interrupt of ICU */
	SET_BIT(TIMSK,TIMSK_TICIE1);
    1c56:	89 b7       	in	r24, 0x39	; 57
    1c58:	80 62       	ori	r24, 0x20	; 32
    1c5a:	89 bf       	out	0x39, r24	; 57
}
    1c5c:	08 95       	ret

00001c5e <TIMER_voidICUSetTriggerEdge>:
u8 TIMER_voidICUSetTriggerEdge(u8 Copy_u8Edge)
{
	u8 Local_u8ErrorStatus = OK ;
	
	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
    1c5e:	81 30       	cpi	r24, 0x01	; 1
    1c60:	49 f0       	breq	.+18     	; 0x1c74 <TIMER_voidICUSetTriggerEdge+0x16>
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
	}
	else if(Copy_u8Edge == TIMER_u8_ICP_FALLING_EDGE)
    1c62:	88 23       	and	r24, r24
    1c64:	29 f4       	brne	.+10     	; 0x1c70 <TIMER_voidICUSetTriggerEdge+0x12>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    1c66:	8e b5       	in	r24, 0x2e	; 46
    1c68:	8f 7b       	andi	r24, 0xBF	; 191
    1c6a:	8e bd       	out	0x2e, r24	; 46
    1c6c:	80 e0       	ldi	r24, 0x00	; 0
	{
		Local_u8ErrorStatus = NOK ;
	}
	return Local_u8ErrorStatus;
	
}
    1c6e:	08 95       	ret
	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
	}
	else if(Copy_u8Edge == TIMER_u8_ICP_FALLING_EDGE)
    1c70:	81 e0       	ldi	r24, 0x01	; 1
    1c72:	08 95       	ret
	u8 Local_u8ErrorStatus = OK ;
	
	/* Change The trigger source as Rising edge or Falling edge */
	if (Copy_u8Edge == TIMER_u8_ICP_RAISING_EDGE)
	{
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    1c74:	8e b5       	in	r24, 0x2e	; 46
    1c76:	80 64       	ori	r24, 0x40	; 64
    1c78:	8e bd       	out	0x2e, r24	; 46
    1c7a:	80 e0       	ldi	r24, 0x00	; 0
    1c7c:	08 95       	ret

00001c7e <TIMER_voidICUEnableInterrupt>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidICUEnableInterrupt(void)
{
	SET_BIT(TIMSK,TIMSK_TICIE1);
    1c7e:	89 b7       	in	r24, 0x39	; 57
    1c80:	80 62       	ori	r24, 0x20	; 32
    1c82:	89 bf       	out	0x39, r24	; 57
}
    1c84:	08 95       	ret

00001c86 <TIMER_voidICUDisableInterrupt>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidICUDisableInterrupt(void)
{
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    1c86:	89 b7       	in	r24, 0x39	; 57
    1c88:	8f 7d       	andi	r24, 0xDF	; 223
    1c8a:	89 bf       	out	0x39, r24	; 57
}
    1c8c:	08 95       	ret

00001c8e <TIMER_u16GetICR>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

u16 TIMER_u16GetICR(void)
{
	return ICR1;
    1c8e:	26 b5       	in	r18, 0x26	; 38
    1c90:	37 b5       	in	r19, 0x27	; 39
}
    1c92:	c9 01       	movw	r24, r18
    1c94:	08 95       	ret

00001c96 <TIMER_voidWDTSleep>:
//----------------------------------------------------------------------------------------------------------------------------------------------------
/* Hint : prebuild config  */
void TIMER_voidWDTSleep(void)
{
	/* CLear The Prescaler bits  */
	WDTCR &= WDT_PS_MASKING ;
    1c96:	81 b5       	in	r24, 0x21	; 33
    1c98:	88 7f       	andi	r24, 0xF8	; 248
    1c9a:	81 bd       	out	0x21, r24	; 33
	/* Set The required prescaller */
	WDTCR |= WDT_PRESCALER ;
    1c9c:	81 b5       	in	r24, 0x21	; 33
    1c9e:	86 60       	ori	r24, 0x06	; 6
    1ca0:	81 bd       	out	0x21, r24	; 33
}
    1ca2:	08 95       	ret

00001ca4 <TIMER_voidWDTEnable>:

//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTEnable (void)
{
	SET_BIT (WDTCR , WDTCR_WDE);
    1ca4:	81 b5       	in	r24, 0x21	; 33
    1ca6:	88 60       	ori	r24, 0x08	; 8
    1ca8:	81 bd       	out	0x21, r24	; 33
}
    1caa:	08 95       	ret

00001cac <TIMER_voidWDTDisable>:
//----------------------------------------------------------------------------------------------------------------------------------------------------

void TIMER_voidWDTDisable (void)
{
	/* Set Bit 3&4 at the same CLK cycle  */
	WDTCR |= 0b00011000 ;
    1cac:	81 b5       	in	r24, 0x21	; 33
    1cae:	88 61       	ori	r24, 0x18	; 24
    1cb0:	81 bd       	out	0x21, r24	; 33
	/* WDTCR_WDE = 0 */
	/* I don't care for any value in this Reg Cuz I want to Disable */
	WDTCR = 0 ;
    1cb2:	11 bc       	out	0x21, r1	; 33
}
    1cb4:	08 95       	ret

00001cb6 <TIMER_u8SetCallBack>:

u8 TIMER_u8SetCallBack(void (*Copy_pvCallBackFunc)(void) , u8 Copy_u8VectorID)
{
	u8 Local_u8ErrorState = OK ;

	if (Copy_pvCallBackFunc != NULL)
    1cb6:	00 97       	sbiw	r24, 0x00	; 0
    1cb8:	51 f0       	breq	.+20     	; 0x1cce <TIMER_u8SetCallBack+0x18>
	{
		TIMERS_pvCallBackFunc[Copy_u8VectorID] = Copy_pvCallBackFunc ;
    1cba:	e6 2f       	mov	r30, r22
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	ee 0f       	add	r30, r30
    1cc0:	ff 1f       	adc	r31, r31
    1cc2:	ee 50       	subi	r30, 0x0E	; 14
    1cc4:	fe 4f       	sbci	r31, 0xFE	; 254
    1cc6:	91 83       	std	Z+1, r25	; 0x01
    1cc8:	80 83       	st	Z, r24
    1cca:	80 e0       	ldi	r24, 0x00	; 0
	{
		Local_u8ErrorState = NULL_POINTER ;
	}

	return Local_u8ErrorState ;
}
    1ccc:	08 95       	ret

u8 TIMER_u8SetCallBack(void (*Copy_pvCallBackFunc)(void) , u8 Copy_u8VectorID)
{
	u8 Local_u8ErrorState = OK ;

	if (Copy_pvCallBackFunc != NULL)
    1cce:	82 e0       	ldi	r24, 0x02	; 2
    1cd0:	08 95       	ret

00001cd2 <__vector_11>:
}

/*TIMER0 Normal Mode ISR*/
void __vector_11 (void)		__attribute__((signal)) ;
void __vector_11 (void)
{
    1cd2:	1f 92       	push	r1
    1cd4:	0f 92       	push	r0
    1cd6:	0f b6       	in	r0, 0x3f	; 63
    1cd8:	0f 92       	push	r0
    1cda:	11 24       	eor	r1, r1
    1cdc:	2f 93       	push	r18
    1cde:	3f 93       	push	r19
    1ce0:	4f 93       	push	r20
    1ce2:	5f 93       	push	r21
    1ce4:	6f 93       	push	r22
    1ce6:	7f 93       	push	r23
    1ce8:	8f 93       	push	r24
    1cea:	9f 93       	push	r25
    1cec:	af 93       	push	r26
    1cee:	bf 93       	push	r27
    1cf0:	ef 93       	push	r30
    1cf2:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER0_OVF_VECTOR_ID] != NULL)
    1cf4:	e0 91 08 02 	lds	r30, 0x0208
    1cf8:	f0 91 09 02 	lds	r31, 0x0209
    1cfc:	30 97       	sbiw	r30, 0x00	; 0
    1cfe:	09 f0       	breq	.+2      	; 0x1d02 <__vector_11+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER0_OVF_VECTOR_ID]() ;
    1d00:	09 95       	icall
	}
}
    1d02:	ff 91       	pop	r31
    1d04:	ef 91       	pop	r30
    1d06:	bf 91       	pop	r27
    1d08:	af 91       	pop	r26
    1d0a:	9f 91       	pop	r25
    1d0c:	8f 91       	pop	r24
    1d0e:	7f 91       	pop	r23
    1d10:	6f 91       	pop	r22
    1d12:	5f 91       	pop	r21
    1d14:	4f 91       	pop	r20
    1d16:	3f 91       	pop	r19
    1d18:	2f 91       	pop	r18
    1d1a:	0f 90       	pop	r0
    1d1c:	0f be       	out	0x3f, r0	; 63
    1d1e:	0f 90       	pop	r0
    1d20:	1f 90       	pop	r1
    1d22:	18 95       	reti

00001d24 <__vector_10>:

/*TIMER0 CTC Mode ISR*/
void __vector_10 (void)		__attribute__((signal)) ;
void __vector_10 (void)
{
    1d24:	1f 92       	push	r1
    1d26:	0f 92       	push	r0
    1d28:	0f b6       	in	r0, 0x3f	; 63
    1d2a:	0f 92       	push	r0
    1d2c:	11 24       	eor	r1, r1
    1d2e:	2f 93       	push	r18
    1d30:	3f 93       	push	r19
    1d32:	4f 93       	push	r20
    1d34:	5f 93       	push	r21
    1d36:	6f 93       	push	r22
    1d38:	7f 93       	push	r23
    1d3a:	8f 93       	push	r24
    1d3c:	9f 93       	push	r25
    1d3e:	af 93       	push	r26
    1d40:	bf 93       	push	r27
    1d42:	ef 93       	push	r30
    1d44:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER0_CTC_VECTOR_ID] != NULL)
    1d46:	e0 91 06 02 	lds	r30, 0x0206
    1d4a:	f0 91 07 02 	lds	r31, 0x0207
    1d4e:	30 97       	sbiw	r30, 0x00	; 0
    1d50:	09 f0       	breq	.+2      	; 0x1d54 <__vector_10+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER0_CTC_VECTOR_ID]() ;
    1d52:	09 95       	icall
	}
}
    1d54:	ff 91       	pop	r31
    1d56:	ef 91       	pop	r30
    1d58:	bf 91       	pop	r27
    1d5a:	af 91       	pop	r26
    1d5c:	9f 91       	pop	r25
    1d5e:	8f 91       	pop	r24
    1d60:	7f 91       	pop	r23
    1d62:	6f 91       	pop	r22
    1d64:	5f 91       	pop	r21
    1d66:	4f 91       	pop	r20
    1d68:	3f 91       	pop	r19
    1d6a:	2f 91       	pop	r18
    1d6c:	0f 90       	pop	r0
    1d6e:	0f be       	out	0x3f, r0	; 63
    1d70:	0f 90       	pop	r0
    1d72:	1f 90       	pop	r1
    1d74:	18 95       	reti

00001d76 <__vector_9>:

/*TIMER1 Normal Mode ISR*/
void __vector_9 (void)		__attribute__((signal)) ;
void __vector_9 (void)
{
    1d76:	1f 92       	push	r1
    1d78:	0f 92       	push	r0
    1d7a:	0f b6       	in	r0, 0x3f	; 63
    1d7c:	0f 92       	push	r0
    1d7e:	11 24       	eor	r1, r1
    1d80:	2f 93       	push	r18
    1d82:	3f 93       	push	r19
    1d84:	4f 93       	push	r20
    1d86:	5f 93       	push	r21
    1d88:	6f 93       	push	r22
    1d8a:	7f 93       	push	r23
    1d8c:	8f 93       	push	r24
    1d8e:	9f 93       	push	r25
    1d90:	af 93       	push	r26
    1d92:	bf 93       	push	r27
    1d94:	ef 93       	push	r30
    1d96:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_OVF_VECTOR_ID] != NULL)
    1d98:	e0 91 04 02 	lds	r30, 0x0204
    1d9c:	f0 91 05 02 	lds	r31, 0x0205
    1da0:	30 97       	sbiw	r30, 0x00	; 0
    1da2:	09 f0       	breq	.+2      	; 0x1da6 <__vector_9+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_OVF_VECTOR_ID]() ;
    1da4:	09 95       	icall
	}
}
    1da6:	ff 91       	pop	r31
    1da8:	ef 91       	pop	r30
    1daa:	bf 91       	pop	r27
    1dac:	af 91       	pop	r26
    1dae:	9f 91       	pop	r25
    1db0:	8f 91       	pop	r24
    1db2:	7f 91       	pop	r23
    1db4:	6f 91       	pop	r22
    1db6:	5f 91       	pop	r21
    1db8:	4f 91       	pop	r20
    1dba:	3f 91       	pop	r19
    1dbc:	2f 91       	pop	r18
    1dbe:	0f 90       	pop	r0
    1dc0:	0f be       	out	0x3f, r0	; 63
    1dc2:	0f 90       	pop	r0
    1dc4:	1f 90       	pop	r1
    1dc6:	18 95       	reti

00001dc8 <__vector_8>:

/*TIMER1 CTCB Mode ISR*/
void __vector_8 (void)		__attribute__((signal)) ;
void __vector_8 (void)
{
    1dc8:	1f 92       	push	r1
    1dca:	0f 92       	push	r0
    1dcc:	0f b6       	in	r0, 0x3f	; 63
    1dce:	0f 92       	push	r0
    1dd0:	11 24       	eor	r1, r1
    1dd2:	2f 93       	push	r18
    1dd4:	3f 93       	push	r19
    1dd6:	4f 93       	push	r20
    1dd8:	5f 93       	push	r21
    1dda:	6f 93       	push	r22
    1ddc:	7f 93       	push	r23
    1dde:	8f 93       	push	r24
    1de0:	9f 93       	push	r25
    1de2:	af 93       	push	r26
    1de4:	bf 93       	push	r27
    1de6:	ef 93       	push	r30
    1de8:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_CTCB_VECTOR_ID] != NULL)
    1dea:	e0 91 02 02 	lds	r30, 0x0202
    1dee:	f0 91 03 02 	lds	r31, 0x0203
    1df2:	30 97       	sbiw	r30, 0x00	; 0
    1df4:	09 f0       	breq	.+2      	; 0x1df8 <__vector_8+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_CTCB_VECTOR_ID]() ;
    1df6:	09 95       	icall
	}
}
    1df8:	ff 91       	pop	r31
    1dfa:	ef 91       	pop	r30
    1dfc:	bf 91       	pop	r27
    1dfe:	af 91       	pop	r26
    1e00:	9f 91       	pop	r25
    1e02:	8f 91       	pop	r24
    1e04:	7f 91       	pop	r23
    1e06:	6f 91       	pop	r22
    1e08:	5f 91       	pop	r21
    1e0a:	4f 91       	pop	r20
    1e0c:	3f 91       	pop	r19
    1e0e:	2f 91       	pop	r18
    1e10:	0f 90       	pop	r0
    1e12:	0f be       	out	0x3f, r0	; 63
    1e14:	0f 90       	pop	r0
    1e16:	1f 90       	pop	r1
    1e18:	18 95       	reti

00001e1a <__vector_7>:

/*TIMER1 CTCA Mode ISR*/
void __vector_7 (void)		__attribute__((signal)) ;
void __vector_7 (void)
{
    1e1a:	1f 92       	push	r1
    1e1c:	0f 92       	push	r0
    1e1e:	0f b6       	in	r0, 0x3f	; 63
    1e20:	0f 92       	push	r0
    1e22:	11 24       	eor	r1, r1
    1e24:	2f 93       	push	r18
    1e26:	3f 93       	push	r19
    1e28:	4f 93       	push	r20
    1e2a:	5f 93       	push	r21
    1e2c:	6f 93       	push	r22
    1e2e:	7f 93       	push	r23
    1e30:	8f 93       	push	r24
    1e32:	9f 93       	push	r25
    1e34:	af 93       	push	r26
    1e36:	bf 93       	push	r27
    1e38:	ef 93       	push	r30
    1e3a:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_CTCA_VECTOR_ID] != NULL)
    1e3c:	e0 91 00 02 	lds	r30, 0x0200
    1e40:	f0 91 01 02 	lds	r31, 0x0201
    1e44:	30 97       	sbiw	r30, 0x00	; 0
    1e46:	09 f0       	breq	.+2      	; 0x1e4a <__vector_7+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_CTCA_VECTOR_ID]() ;
    1e48:	09 95       	icall
	}
}
    1e4a:	ff 91       	pop	r31
    1e4c:	ef 91       	pop	r30
    1e4e:	bf 91       	pop	r27
    1e50:	af 91       	pop	r26
    1e52:	9f 91       	pop	r25
    1e54:	8f 91       	pop	r24
    1e56:	7f 91       	pop	r23
    1e58:	6f 91       	pop	r22
    1e5a:	5f 91       	pop	r21
    1e5c:	4f 91       	pop	r20
    1e5e:	3f 91       	pop	r19
    1e60:	2f 91       	pop	r18
    1e62:	0f 90       	pop	r0
    1e64:	0f be       	out	0x3f, r0	; 63
    1e66:	0f 90       	pop	r0
    1e68:	1f 90       	pop	r1
    1e6a:	18 95       	reti

00001e6c <__vector_6>:

/*TIMER1 ICU ISR*/
void __vector_6 (void)		__attribute__((signal)) ;
void __vector_6 (void)
{
    1e6c:	1f 92       	push	r1
    1e6e:	0f 92       	push	r0
    1e70:	0f b6       	in	r0, 0x3f	; 63
    1e72:	0f 92       	push	r0
    1e74:	11 24       	eor	r1, r1
    1e76:	2f 93       	push	r18
    1e78:	3f 93       	push	r19
    1e7a:	4f 93       	push	r20
    1e7c:	5f 93       	push	r21
    1e7e:	6f 93       	push	r22
    1e80:	7f 93       	push	r23
    1e82:	8f 93       	push	r24
    1e84:	9f 93       	push	r25
    1e86:	af 93       	push	r26
    1e88:	bf 93       	push	r27
    1e8a:	ef 93       	push	r30
    1e8c:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER1_ICU_VECTOR_ID] != NULL)
    1e8e:	e0 91 fe 01 	lds	r30, 0x01FE
    1e92:	f0 91 ff 01 	lds	r31, 0x01FF
    1e96:	30 97       	sbiw	r30, 0x00	; 0
    1e98:	09 f0       	breq	.+2      	; 0x1e9c <__vector_6+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER1_ICU_VECTOR_ID]() ;
    1e9a:	09 95       	icall
	}
}
    1e9c:	ff 91       	pop	r31
    1e9e:	ef 91       	pop	r30
    1ea0:	bf 91       	pop	r27
    1ea2:	af 91       	pop	r26
    1ea4:	9f 91       	pop	r25
    1ea6:	8f 91       	pop	r24
    1ea8:	7f 91       	pop	r23
    1eaa:	6f 91       	pop	r22
    1eac:	5f 91       	pop	r21
    1eae:	4f 91       	pop	r20
    1eb0:	3f 91       	pop	r19
    1eb2:	2f 91       	pop	r18
    1eb4:	0f 90       	pop	r0
    1eb6:	0f be       	out	0x3f, r0	; 63
    1eb8:	0f 90       	pop	r0
    1eba:	1f 90       	pop	r1
    1ebc:	18 95       	reti

00001ebe <__vector_5>:

/*TIMER2 Normal Mode ISR*/
void __vector_5 (void)		__attribute__((signal)) ;
void __vector_5 (void)
{
    1ebe:	1f 92       	push	r1
    1ec0:	0f 92       	push	r0
    1ec2:	0f b6       	in	r0, 0x3f	; 63
    1ec4:	0f 92       	push	r0
    1ec6:	11 24       	eor	r1, r1
    1ec8:	2f 93       	push	r18
    1eca:	3f 93       	push	r19
    1ecc:	4f 93       	push	r20
    1ece:	5f 93       	push	r21
    1ed0:	6f 93       	push	r22
    1ed2:	7f 93       	push	r23
    1ed4:	8f 93       	push	r24
    1ed6:	9f 93       	push	r25
    1ed8:	af 93       	push	r26
    1eda:	bf 93       	push	r27
    1edc:	ef 93       	push	r30
    1ede:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER2_OVF_VECTOR_ID] != NULL)
    1ee0:	e0 91 fc 01 	lds	r30, 0x01FC
    1ee4:	f0 91 fd 01 	lds	r31, 0x01FD
    1ee8:	30 97       	sbiw	r30, 0x00	; 0
    1eea:	09 f0       	breq	.+2      	; 0x1eee <__vector_5+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER2_OVF_VECTOR_ID]() ;
    1eec:	09 95       	icall
	}
}
    1eee:	ff 91       	pop	r31
    1ef0:	ef 91       	pop	r30
    1ef2:	bf 91       	pop	r27
    1ef4:	af 91       	pop	r26
    1ef6:	9f 91       	pop	r25
    1ef8:	8f 91       	pop	r24
    1efa:	7f 91       	pop	r23
    1efc:	6f 91       	pop	r22
    1efe:	5f 91       	pop	r21
    1f00:	4f 91       	pop	r20
    1f02:	3f 91       	pop	r19
    1f04:	2f 91       	pop	r18
    1f06:	0f 90       	pop	r0
    1f08:	0f be       	out	0x3f, r0	; 63
    1f0a:	0f 90       	pop	r0
    1f0c:	1f 90       	pop	r1
    1f0e:	18 95       	reti

00001f10 <__vector_4>:

/*TIMER2 CTC Mode ISR*/
void __vector_4 (void)		__attribute__((signal)) ;
void __vector_4 (void)
{
    1f10:	1f 92       	push	r1
    1f12:	0f 92       	push	r0
    1f14:	0f b6       	in	r0, 0x3f	; 63
    1f16:	0f 92       	push	r0
    1f18:	11 24       	eor	r1, r1
    1f1a:	2f 93       	push	r18
    1f1c:	3f 93       	push	r19
    1f1e:	4f 93       	push	r20
    1f20:	5f 93       	push	r21
    1f22:	6f 93       	push	r22
    1f24:	7f 93       	push	r23
    1f26:	8f 93       	push	r24
    1f28:	9f 93       	push	r25
    1f2a:	af 93       	push	r26
    1f2c:	bf 93       	push	r27
    1f2e:	ef 93       	push	r30
    1f30:	ff 93       	push	r31
	if (TIMERS_pvCallBackFunc[TIMER2_CTC_VECTOR_ID] != NULL)
    1f32:	e0 91 fa 01 	lds	r30, 0x01FA
    1f36:	f0 91 fb 01 	lds	r31, 0x01FB
    1f3a:	30 97       	sbiw	r30, 0x00	; 0
    1f3c:	09 f0       	breq	.+2      	; 0x1f40 <__vector_4+0x30>
	{
		TIMERS_pvCallBackFunc[TIMER2_CTC_VECTOR_ID]() ;
    1f3e:	09 95       	icall
	}
}
    1f40:	ff 91       	pop	r31
    1f42:	ef 91       	pop	r30
    1f44:	bf 91       	pop	r27
    1f46:	af 91       	pop	r26
    1f48:	9f 91       	pop	r25
    1f4a:	8f 91       	pop	r24
    1f4c:	7f 91       	pop	r23
    1f4e:	6f 91       	pop	r22
    1f50:	5f 91       	pop	r21
    1f52:	4f 91       	pop	r20
    1f54:	3f 91       	pop	r19
    1f56:	2f 91       	pop	r18
    1f58:	0f 90       	pop	r0
    1f5a:	0f be       	out	0x3f, r0	; 63
    1f5c:	0f 90       	pop	r0
    1f5e:	1f 90       	pop	r1
    1f60:	18 95       	reti

00001f62 <PORT_voidInit>:
#include "PORT_interface.h"


void PORT_voidInit(void)
{
	DDRA_Register=PORTA_DIR;
    1f62:	88 e3       	ldi	r24, 0x38	; 56
    1f64:	8a bb       	out	0x1a, r24	; 26
	DDRB_Register=PORTB_DIR;
    1f66:	87 e0       	ldi	r24, 0x07	; 7
    1f68:	87 bb       	out	0x17, r24	; 23
	DDRC_Register=PORTC_DIR;
    1f6a:	14 ba       	out	0x14, r1	; 20
	DDRD_Register=PORTD_DIR;
    1f6c:	11 ba       	out	0x11, r1	; 17
	
	/* 
		Hint : will set 1 if The pin input Pullup
	*/
	PORTA_Register=PORTA_INITIAL_VALUE;
    1f6e:	1b ba       	out	0x1b, r1	; 27
	PORTB_Register=PORTB_INITIAL_VALUE;
    1f70:	18 ba       	out	0x18, r1	; 24
	PORTC_Register=PORTC_INITIAL_VALUE;
    1f72:	15 ba       	out	0x15, r1	; 21
	PORTD_Register=PORTD_INITIAL_VALUE;
    1f74:	84 e0       	ldi	r24, 0x04	; 4
    1f76:	82 bb       	out	0x12, r24	; 18
}
    1f78:	08 95       	ret

00001f7a <GIE_VoidEnable>:
 * Parameters : Nothing
 * return : Nothing
*/
void GIE_VoidEnable (void)
{
	SET_BIT (SREG , SREG_I) ;
    1f7a:	8f b7       	in	r24, 0x3f	; 63
    1f7c:	80 68       	ori	r24, 0x80	; 128
    1f7e:	8f bf       	out	0x3f, r24	; 63
}
    1f80:	08 95       	ret

00001f82 <GIE_VoidDisable>:
 * Parameters : Nothing
 * return : Nothing
*/
void GIE_VoidDisable (void)
{
	CLR_BIT (SREG , SREG_I) ;
    1f82:	8f b7       	in	r24, 0x3f	; 63
    1f84:	8f 77       	andi	r24, 0x7F	; 127
    1f86:	8f bf       	out	0x3f, r24	; 63
}
    1f88:	08 95       	ret

00001f8a <EXTI_voidInit>:

				SET_BIT( MCUCR_REG , 0 ); CLR_BIT( MCUCR_REG , 1 );

			#elif     EXTI_SENSE_MODE == EXTI_FALLING_EDGE

				CLR_BIT( MCUCR_REG , 0 ); SET_BIT( MCUCR_REG , 1 );
    1f8a:	85 b7       	in	r24, 0x35	; 53
    1f8c:	8e 7f       	andi	r24, 0xFE	; 254
    1f8e:	85 bf       	out	0x35, r24	; 53
    1f90:	85 b7       	in	r24, 0x35	; 53
    1f92:	82 60       	ori	r24, 0x02	; 2
    1f94:	85 bf       	out	0x35, r24	; 53
		
		#endif

	#endif

}
    1f96:	08 95       	ret

00001f98 <EXTI_voidSetSignalLatch>:
 * 	                                    2-  ON_CHANGE
 * 	                                    3-  FALLING_EDGE
 * 	                                    4-  RISING_EDGE
 * 	 output: Error status with type u8
 * 	*/
void EXTI_voidSetSignalLatch    ( u8 Copy_u8SenseMode , u8 Copy_u8Line ){
    1f98:	98 2f       	mov	r25, r24

	/* For EXTI0 & EXTI1 */
	if( Copy_u8Line >= EXTI_LINE0 && Copy_u8Line <= EXTI_LINE1 ){
    1f9a:	86 2f       	mov	r24, r22
    1f9c:	86 50       	subi	r24, 0x06	; 6
    1f9e:	82 30       	cpi	r24, 0x02	; 2
    1fa0:	68 f0       	brcs	.+26     	; 0x1fbc <EXTI_voidSetSignalLatch+0x24>
	}

	/* For EXTI2 */
	else{

		switch( Copy_u8SenseMode ){
    1fa2:	99 23       	and	r25, r25
    1fa4:	21 f4       	brne	.+8      	; 0x1fae <EXTI_voidSetSignalLatch+0x16>
		
		/* INT Sence Control (Trigger) For EXTI0 & EXTI1   */
		case EXTI_FALLING_EDGE : CLR_BIT( MCUCSR_REG , 6 );  break;
    1fa6:	84 b7       	in	r24, 0x34	; 52
    1fa8:	8f 7b       	andi	r24, 0xBF	; 191
    1faa:	84 bf       	out	0x34, r24	; 52
    1fac:	08 95       	ret
	}

	/* For EXTI2 */
	else{

		switch( Copy_u8SenseMode ){
    1fae:	91 30       	cpi	r25, 0x01	; 1
    1fb0:	09 f0       	breq	.+2      	; 0x1fb4 <EXTI_voidSetSignalLatch+0x1c>
    1fb2:	08 95       	ret
		
		/* INT Sence Control (Trigger) For EXTI0 & EXTI1   */
		case EXTI_FALLING_EDGE : CLR_BIT( MCUCSR_REG , 6 );  break;
		case EXTI_RISING_EDGE  : SET_BIT( MCUCSR_REG , 6 );  break;
    1fb4:	84 b7       	in	r24, 0x34	; 52
    1fb6:	80 64       	ori	r24, 0x40	; 64
    1fb8:	84 bf       	out	0x34, r24	; 52
    1fba:	08 95       	ret
void EXTI_voidSetSignalLatch    ( u8 Copy_u8SenseMode , u8 Copy_u8Line ){

	/* For EXTI0 & EXTI1 */
	if( Copy_u8Line >= EXTI_LINE0 && Copy_u8Line <= EXTI_LINE1 ){

		Copy_u8Line = ( 6 - Copy_u8Line ) * -2 ;
    1fbc:	26 2f       	mov	r18, r22
    1fbe:	22 0f       	add	r18, r18
    1fc0:	2c 50       	subi	r18, 0x0C	; 12

		switch( Copy_u8SenseMode ){
    1fc2:	91 30       	cpi	r25, 0x01	; 1
    1fc4:	c9 f1       	breq	.+114    	; 0x2038 <EXTI_voidSetSignalLatch+0xa0>
    1fc6:	91 30       	cpi	r25, 0x01	; 1
    1fc8:	c8 f4       	brcc	.+50     	; 0x1ffc <EXTI_voidSetSignalLatch+0x64>

		/* INT Sence Control (Trigger) For EXTI0 & EXTI1   */
		case EXTI_LOW_LEVEL    : CLR_BIT( MCUCR_REG , Copy_u8Line ); CLR_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
		case EXTI_ON_CHANGE    : SET_BIT( MCUCR_REG , Copy_u8Line ); CLR_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
		case EXTI_FALLING_EDGE : CLR_BIT( MCUCR_REG , Copy_u8Line ); SET_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
    1fca:	65 b7       	in	r22, 0x35	; 53
    1fcc:	30 e0       	ldi	r19, 0x00	; 0
    1fce:	41 e0       	ldi	r20, 0x01	; 1
    1fd0:	50 e0       	ldi	r21, 0x00	; 0
    1fd2:	ca 01       	movw	r24, r20
    1fd4:	02 2e       	mov	r0, r18
    1fd6:	02 c0       	rjmp	.+4      	; 0x1fdc <EXTI_voidSetSignalLatch+0x44>
    1fd8:	88 0f       	add	r24, r24
    1fda:	99 1f       	adc	r25, r25
    1fdc:	0a 94       	dec	r0
    1fde:	e2 f7       	brpl	.-8      	; 0x1fd8 <EXTI_voidSetSignalLatch+0x40>
    1fe0:	80 95       	com	r24
    1fe2:	86 23       	and	r24, r22
    1fe4:	85 bf       	out	0x35, r24	; 53
		case EXTI_RISING_EDGE  : SET_BIT( MCUCR_REG , Copy_u8Line ); SET_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
    1fe6:	85 b7       	in	r24, 0x35	; 53
    1fe8:	2f 5f       	subi	r18, 0xFF	; 255
    1fea:	3f 4f       	sbci	r19, 0xFF	; 255
    1fec:	02 c0       	rjmp	.+4      	; 0x1ff2 <EXTI_voidSetSignalLatch+0x5a>
    1fee:	44 0f       	add	r20, r20
    1ff0:	55 1f       	adc	r21, r21
    1ff2:	2a 95       	dec	r18
    1ff4:	e2 f7       	brpl	.-8      	; 0x1fee <EXTI_voidSetSignalLatch+0x56>
    1ff6:	84 2b       	or	r24, r20
    1ff8:	85 bf       	out	0x35, r24	; 53
    1ffa:	08 95       	ret
	/* For EXTI0 & EXTI1 */
	if( Copy_u8Line >= EXTI_LINE0 && Copy_u8Line <= EXTI_LINE1 ){

		Copy_u8Line = ( 6 - Copy_u8Line ) * -2 ;

		switch( Copy_u8SenseMode ){
    1ffc:	92 30       	cpi	r25, 0x02	; 2
    1ffe:	51 f1       	breq	.+84     	; 0x2054 <EXTI_voidSetSignalLatch+0xbc>
    2000:	93 30       	cpi	r25, 0x03	; 3
    2002:	b9 f6       	brne	.-82     	; 0x1fb2 <EXTI_voidSetSignalLatch+0x1a>

		/* INT Sence Control (Trigger) For EXTI0 & EXTI1   */
		case EXTI_LOW_LEVEL    : CLR_BIT( MCUCR_REG , Copy_u8Line ); CLR_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
		case EXTI_ON_CHANGE    : SET_BIT( MCUCR_REG , Copy_u8Line ); CLR_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
    2004:	65 b7       	in	r22, 0x35	; 53
    2006:	42 2f       	mov	r20, r18
    2008:	50 e0       	ldi	r21, 0x00	; 0
    200a:	81 e0       	ldi	r24, 0x01	; 1
    200c:	90 e0       	ldi	r25, 0x00	; 0
    200e:	9c 01       	movw	r18, r24
    2010:	04 2e       	mov	r0, r20
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <EXTI_voidSetSignalLatch+0x80>
    2014:	22 0f       	add	r18, r18
    2016:	33 1f       	adc	r19, r19
    2018:	0a 94       	dec	r0
    201a:	e2 f7       	brpl	.-8      	; 0x2014 <EXTI_voidSetSignalLatch+0x7c>
    201c:	62 2b       	or	r22, r18
    201e:	65 bf       	out	0x35, r22	; 53
    2020:	25 b7       	in	r18, 0x35	; 53
    2022:	4f 5f       	subi	r20, 0xFF	; 255
    2024:	5f 4f       	sbci	r21, 0xFF	; 255
    2026:	02 c0       	rjmp	.+4      	; 0x202c <EXTI_voidSetSignalLatch+0x94>
    2028:	88 0f       	add	r24, r24
    202a:	99 1f       	adc	r25, r25
    202c:	4a 95       	dec	r20
    202e:	e2 f7       	brpl	.-8      	; 0x2028 <EXTI_voidSetSignalLatch+0x90>
    2030:	80 95       	com	r24
    2032:	82 23       	and	r24, r18
    2034:	85 bf       	out	0x35, r24	; 53
    2036:	08 95       	ret
		case EXTI_FALLING_EDGE : CLR_BIT( MCUCR_REG , Copy_u8Line ); SET_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
		case EXTI_RISING_EDGE  : SET_BIT( MCUCR_REG , Copy_u8Line ); SET_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
    2038:	65 b7       	in	r22, 0x35	; 53
    203a:	30 e0       	ldi	r19, 0x00	; 0
    203c:	41 e0       	ldi	r20, 0x01	; 1
    203e:	50 e0       	ldi	r21, 0x00	; 0
    2040:	ca 01       	movw	r24, r20
    2042:	02 2e       	mov	r0, r18
    2044:	02 c0       	rjmp	.+4      	; 0x204a <EXTI_voidSetSignalLatch+0xb2>
    2046:	88 0f       	add	r24, r24
    2048:	99 1f       	adc	r25, r25
    204a:	0a 94       	dec	r0
    204c:	e2 f7       	brpl	.-8      	; 0x2046 <EXTI_voidSetSignalLatch+0xae>
    204e:	68 2b       	or	r22, r24
    2050:	65 bf       	out	0x35, r22	; 53
    2052:	c9 cf       	rjmp	.-110    	; 0x1fe6 <EXTI_voidSetSignalLatch+0x4e>
		Copy_u8Line = ( 6 - Copy_u8Line ) * -2 ;

		switch( Copy_u8SenseMode ){

		/* INT Sence Control (Trigger) For EXTI0 & EXTI1   */
		case EXTI_LOW_LEVEL    : CLR_BIT( MCUCR_REG , Copy_u8Line ); CLR_BIT( MCUCR_REG , Copy_u8Line + 1 ); break;
    2054:	65 b7       	in	r22, 0x35	; 53
    2056:	42 2f       	mov	r20, r18
    2058:	50 e0       	ldi	r21, 0x00	; 0
    205a:	21 e0       	ldi	r18, 0x01	; 1
    205c:	30 e0       	ldi	r19, 0x00	; 0
    205e:	c9 01       	movw	r24, r18
    2060:	04 2e       	mov	r0, r20
    2062:	02 c0       	rjmp	.+4      	; 0x2068 <EXTI_voidSetSignalLatch+0xd0>
    2064:	88 0f       	add	r24, r24
    2066:	99 1f       	adc	r25, r25
    2068:	0a 94       	dec	r0
    206a:	e2 f7       	brpl	.-8      	; 0x2064 <EXTI_voidSetSignalLatch+0xcc>
    206c:	80 95       	com	r24
    206e:	86 23       	and	r24, r22
    2070:	85 bf       	out	0x35, r24	; 53
    2072:	85 b7       	in	r24, 0x35	; 53
    2074:	4f 5f       	subi	r20, 0xFF	; 255
    2076:	5f 4f       	sbci	r21, 0xFF	; 255
    2078:	02 c0       	rjmp	.+4      	; 0x207e <EXTI_voidSetSignalLatch+0xe6>
    207a:	22 0f       	add	r18, r18
    207c:	33 1f       	adc	r19, r19
    207e:	4a 95       	dec	r20
    2080:	e2 f7       	brpl	.-8      	; 0x207a <EXTI_voidSetSignalLatch+0xe2>
    2082:	20 95       	com	r18
    2084:	28 23       	and	r18, r24
    2086:	25 bf       	out	0x35, r18	; 53
    2088:	08 95       	ret

0000208a <EXTI_voidDisableInterrupt>:

	}

}

u8 EXTI_voidDisableInterrupt   ( u8 Copy_u8Line ){
    208a:	38 2f       	mov	r19, r24

	u8 Local_u8ErrorState = OK ;
	if ( (Copy_u8Line>=EXTI_LINE2) && (Copy_u8Line<=EXTI_LINE1) )  /* Check [5:7] */
    208c:	85 50       	subi	r24, 0x05	; 5
    208e:	83 30       	cpi	r24, 0x03	; 3
    2090:	68 f4       	brcc	.+26     	; 0x20ac <EXTI_voidDisableInterrupt+0x22>
	{
		/* Clear The Required BIT */
		CLR_BIT( GICR_REG , Copy_u8Line );
    2092:	2b b7       	in	r18, 0x3b	; 59
    2094:	81 e0       	ldi	r24, 0x01	; 1
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	02 c0       	rjmp	.+4      	; 0x209e <EXTI_voidDisableInterrupt+0x14>
    209a:	88 0f       	add	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	3a 95       	dec	r19
    20a0:	e2 f7       	brpl	.-8      	; 0x209a <EXTI_voidDisableInterrupt+0x10>
    20a2:	80 95       	com	r24
    20a4:	82 23       	and	r24, r18
    20a6:	8b bf       	out	0x3b, r24	; 59
    20a8:	80 e0       	ldi	r24, 0x00	; 0
		Local_u8ErrorState = NOK ;
	}
	
	return Local_u8ErrorState ;

}
    20aa:	08 95       	ret
}

u8 EXTI_voidDisableInterrupt   ( u8 Copy_u8Line ){

	u8 Local_u8ErrorState = OK ;
	if ( (Copy_u8Line>=EXTI_LINE2) && (Copy_u8Line<=EXTI_LINE1) )  /* Check [5:7] */
    20ac:	81 e0       	ldi	r24, 0x01	; 1
    20ae:	08 95       	ret

000020b0 <EXTI_voidEnableInterrupt>:
	
	return Local_u8ErrorState ;

}

u8 EXTI_voidEnableInterrupt    ( u8 Copy_u8Line ){
    20b0:	38 2f       	mov	r19, r24

	u8 Local_u8ErrorState = OK ;
	if ( (Copy_u8Line>=EXTI_LINE2) && (Copy_u8Line<=EXTI_LINE1) )  /* Check [5:7] */
    20b2:	85 50       	subi	r24, 0x05	; 5
    20b4:	83 30       	cpi	r24, 0x03	; 3
    20b6:	60 f4       	brcc	.+24     	; 0x20d0 <EXTI_voidEnableInterrupt+0x20>
	{
		/* Set The Required BIT */
		SET_BIT( GICR_REG , Copy_u8Line );
    20b8:	2b b7       	in	r18, 0x3b	; 59
    20ba:	81 e0       	ldi	r24, 0x01	; 1
    20bc:	90 e0       	ldi	r25, 0x00	; 0
    20be:	02 c0       	rjmp	.+4      	; 0x20c4 <EXTI_voidEnableInterrupt+0x14>
    20c0:	88 0f       	add	r24, r24
    20c2:	99 1f       	adc	r25, r25
    20c4:	3a 95       	dec	r19
    20c6:	e2 f7       	brpl	.-8      	; 0x20c0 <EXTI_voidEnableInterrupt+0x10>
    20c8:	28 2b       	or	r18, r24
    20ca:	2b bf       	out	0x3b, r18	; 59
    20cc:	80 e0       	ldi	r24, 0x00	; 0
		Local_u8ErrorState = NOK ;
	}
	
	return Local_u8ErrorState ;

}
    20ce:	08 95       	ret
}

u8 EXTI_voidEnableInterrupt    ( u8 Copy_u8Line ){

	u8 Local_u8ErrorState = OK ;
	if ( (Copy_u8Line>=EXTI_LINE2) && (Copy_u8Line<=EXTI_LINE1) )  /* Check [5:7] */
    20d0:	81 e0       	ldi	r24, 0x01	; 1
    20d2:	08 95       	ret

000020d4 <EXTI_voidClearFlag>:

}

void EXTI_voidClearFlag ( u8 Copy_u8Line ){

	SET_BIT( GIFR_REG , Copy_u8Line );
    20d4:	9a b7       	in	r25, 0x3a	; 58
    20d6:	21 e0       	ldi	r18, 0x01	; 1
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	02 c0       	rjmp	.+4      	; 0x20e0 <EXTI_voidClearFlag+0xc>
    20dc:	22 0f       	add	r18, r18
    20de:	33 1f       	adc	r19, r19
    20e0:	8a 95       	dec	r24
    20e2:	e2 f7       	brpl	.-8      	; 0x20dc <EXTI_voidClearFlag+0x8>
    20e4:	92 2b       	or	r25, r18
    20e6:	9a bf       	out	0x3a, r25	; 58

}
    20e8:	08 95       	ret

000020ea <EXTI_u8GetFlag>:

u8 EXTI_u8GetFlag( u8 Copy_u8Line ){

	return GET_BIT( GIFR_REG , Copy_u8Line );
    20ea:	4a b7       	in	r20, 0x3a	; 58
    20ec:	21 e0       	ldi	r18, 0x01	; 1
    20ee:	30 e0       	ldi	r19, 0x00	; 0
    20f0:	08 2e       	mov	r0, r24
    20f2:	02 c0       	rjmp	.+4      	; 0x20f8 <EXTI_u8GetFlag+0xe>
    20f4:	22 0f       	add	r18, r18
    20f6:	33 1f       	adc	r19, r19
    20f8:	0a 94       	dec	r0
    20fa:	e2 f7       	brpl	.-8      	; 0x20f4 <EXTI_u8GetFlag+0xa>
    20fc:	50 e0       	ldi	r21, 0x00	; 0
    20fe:	24 23       	and	r18, r20
    2100:	35 23       	and	r19, r21
    2102:	02 c0       	rjmp	.+4      	; 0x2108 <EXTI_u8GetFlag+0x1e>
    2104:	35 95       	asr	r19
    2106:	27 95       	ror	r18
    2108:	8a 95       	dec	r24
    210a:	e2 f7       	brpl	.-8      	; 0x2104 <EXTI_u8GetFlag+0x1a>

}
    210c:	82 2f       	mov	r24, r18
    210e:	08 95       	ret

00002110 <EXTI_voidSetCallBack>:
				=> EXTI Line --> [EXTI_LINE0 , EXTI_LINE1 , EXTI_LINE2]
 * return : Nothing
 */
void EXTI_voidSetCallBack( void (*Copy_pvoidCallBack)(void) , u8 Copy_u8EXTILine ){

	if( Copy_pvoidCallBack != NULL ){
    2110:	00 97       	sbiw	r24, 0x00	; 0
    2112:	41 f0       	breq	.+16     	; 0x2124 <EXTI_voidSetCallBack+0x14>

		EXTI_CallBack[Copy_u8EXTILine] = Copy_pvoidCallBack ;
    2114:	e6 2f       	mov	r30, r22
    2116:	f0 e0       	ldi	r31, 0x00	; 0
    2118:	ee 0f       	add	r30, r30
    211a:	ff 1f       	adc	r31, r31
    211c:	ee 5e       	subi	r30, 0xEE	; 238
    211e:	fd 4f       	sbci	r31, 0xFD	; 253
    2120:	91 83       	std	Z+1, r25	; 0x01
    2122:	80 83       	st	Z, r24
    2124:	08 95       	ret

00002126 <__vector_1>:


/* ISR --> Implementation */
void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
    2126:	1f 92       	push	r1
    2128:	0f 92       	push	r0
    212a:	0f b6       	in	r0, 0x3f	; 63
    212c:	0f 92       	push	r0
    212e:	11 24       	eor	r1, r1
    2130:	2f 93       	push	r18
    2132:	3f 93       	push	r19
    2134:	4f 93       	push	r20
    2136:	5f 93       	push	r21
    2138:	6f 93       	push	r22
    213a:	7f 93       	push	r23
    213c:	8f 93       	push	r24
    213e:	9f 93       	push	r25
    2140:	af 93       	push	r26
    2142:	bf 93       	push	r27
    2144:	ef 93       	push	r30
    2146:	ff 93       	push	r31

	if( EXTI_CallBack[0] != NULL ){
    2148:	e0 91 12 02 	lds	r30, 0x0212
    214c:	f0 91 13 02 	lds	r31, 0x0213
    2150:	30 97       	sbiw	r30, 0x00	; 0
    2152:	21 f0       	breq	.+8      	; 0x215c <__vector_1+0x36>

		EXTI_CallBack[0](); /*  Call The Global Pointer to Func   */
    2154:	09 95       	icall

}

void EXTI_voidClearFlag ( u8 Copy_u8Line ){

	SET_BIT( GIFR_REG , Copy_u8Line );
    2156:	8a b7       	in	r24, 0x3a	; 58
    2158:	80 64       	ori	r24, 0x40	; 64
    215a:	8a bf       	out	0x3a, r24	; 58
		EXTI_CallBack[0](); /*  Call The Global Pointer to Func   */
		EXTI_voidClearFlag( EXTI_LINE0 );

	}

}
    215c:	ff 91       	pop	r31
    215e:	ef 91       	pop	r30
    2160:	bf 91       	pop	r27
    2162:	af 91       	pop	r26
    2164:	9f 91       	pop	r25
    2166:	8f 91       	pop	r24
    2168:	7f 91       	pop	r23
    216a:	6f 91       	pop	r22
    216c:	5f 91       	pop	r21
    216e:	4f 91       	pop	r20
    2170:	3f 91       	pop	r19
    2172:	2f 91       	pop	r18
    2174:	0f 90       	pop	r0
    2176:	0f be       	out	0x3f, r0	; 63
    2178:	0f 90       	pop	r0
    217a:	1f 90       	pop	r1
    217c:	18 95       	reti

0000217e <__vector_2>:

void __vector_2(void) __attribute__((signal));
void __vector_2(void)
{
    217e:	1f 92       	push	r1
    2180:	0f 92       	push	r0
    2182:	0f b6       	in	r0, 0x3f	; 63
    2184:	0f 92       	push	r0
    2186:	11 24       	eor	r1, r1
    2188:	2f 93       	push	r18
    218a:	3f 93       	push	r19
    218c:	4f 93       	push	r20
    218e:	5f 93       	push	r21
    2190:	6f 93       	push	r22
    2192:	7f 93       	push	r23
    2194:	8f 93       	push	r24
    2196:	9f 93       	push	r25
    2198:	af 93       	push	r26
    219a:	bf 93       	push	r27
    219c:	ef 93       	push	r30
    219e:	ff 93       	push	r31

	if( EXTI_CallBack[1] != NULL ){
    21a0:	e0 91 14 02 	lds	r30, 0x0214
    21a4:	f0 91 15 02 	lds	r31, 0x0215
    21a8:	30 97       	sbiw	r30, 0x00	; 0
    21aa:	21 f0       	breq	.+8      	; 0x21b4 <__vector_2+0x36>

		EXTI_CallBack[1]();
    21ac:	09 95       	icall

}

void EXTI_voidClearFlag ( u8 Copy_u8Line ){

	SET_BIT( GIFR_REG , Copy_u8Line );
    21ae:	8a b7       	in	r24, 0x3a	; 58
    21b0:	80 68       	ori	r24, 0x80	; 128
    21b2:	8a bf       	out	0x3a, r24	; 58
		EXTI_CallBack[1]();
		EXTI_voidClearFlag( EXTI_LINE1 );

	}

}
    21b4:	ff 91       	pop	r31
    21b6:	ef 91       	pop	r30
    21b8:	bf 91       	pop	r27
    21ba:	af 91       	pop	r26
    21bc:	9f 91       	pop	r25
    21be:	8f 91       	pop	r24
    21c0:	7f 91       	pop	r23
    21c2:	6f 91       	pop	r22
    21c4:	5f 91       	pop	r21
    21c6:	4f 91       	pop	r20
    21c8:	3f 91       	pop	r19
    21ca:	2f 91       	pop	r18
    21cc:	0f 90       	pop	r0
    21ce:	0f be       	out	0x3f, r0	; 63
    21d0:	0f 90       	pop	r0
    21d2:	1f 90       	pop	r1
    21d4:	18 95       	reti

000021d6 <__vector_3>:

void __vector_3(void) __attribute__((signal));
void __vector_3(void)
{
    21d6:	1f 92       	push	r1
    21d8:	0f 92       	push	r0
    21da:	0f b6       	in	r0, 0x3f	; 63
    21dc:	0f 92       	push	r0
    21de:	11 24       	eor	r1, r1
    21e0:	2f 93       	push	r18
    21e2:	3f 93       	push	r19
    21e4:	4f 93       	push	r20
    21e6:	5f 93       	push	r21
    21e8:	6f 93       	push	r22
    21ea:	7f 93       	push	r23
    21ec:	8f 93       	push	r24
    21ee:	9f 93       	push	r25
    21f0:	af 93       	push	r26
    21f2:	bf 93       	push	r27
    21f4:	ef 93       	push	r30
    21f6:	ff 93       	push	r31

	if( EXTI_CallBack[2] != NULL ){
    21f8:	e0 91 16 02 	lds	r30, 0x0216
    21fc:	f0 91 17 02 	lds	r31, 0x0217
    2200:	30 97       	sbiw	r30, 0x00	; 0
    2202:	21 f0       	breq	.+8      	; 0x220c <__vector_3+0x36>

		EXTI_CallBack[2]();
    2204:	09 95       	icall

}

void EXTI_voidClearFlag ( u8 Copy_u8Line ){

	SET_BIT( GIFR_REG , Copy_u8Line );
    2206:	8a b7       	in	r24, 0x3a	; 58
    2208:	80 62       	ori	r24, 0x20	; 32
    220a:	8a bf       	out	0x3a, r24	; 58
		EXTI_CallBack[2]();
		EXTI_voidClearFlag( EXTI_LINE2 );

	}

}
    220c:	ff 91       	pop	r31
    220e:	ef 91       	pop	r30
    2210:	bf 91       	pop	r27
    2212:	af 91       	pop	r26
    2214:	9f 91       	pop	r25
    2216:	8f 91       	pop	r24
    2218:	7f 91       	pop	r23
    221a:	6f 91       	pop	r22
    221c:	5f 91       	pop	r21
    221e:	4f 91       	pop	r20
    2220:	3f 91       	pop	r19
    2222:	2f 91       	pop	r18
    2224:	0f 90       	pop	r0
    2226:	0f be       	out	0x3f, r0	; 63
    2228:	0f 90       	pop	r0
    222a:	1f 90       	pop	r1
    222c:	18 95       	reti

0000222e <DIO_enumSetPinDirection>:
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    222e:	84 30       	cpi	r24, 0x04	; 4
    2230:	90 f4       	brcc	.+36     	; 0x2256 <DIO_enumSetPinDirection+0x28>
    2232:	68 30       	cpi	r22, 0x08	; 8
    2234:	80 f4       	brcc	.+32     	; 0x2256 <DIO_enumSetPinDirection+0x28>
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
    2236:	41 30       	cpi	r20, 0x01	; 1
    2238:	81 f0       	breq	.+32     	; 0x225a <DIO_enumSetPinDirection+0x2c>
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
			}
		}

		else if ( Copy_u8Direction == DIO_PIN_INPUT )
    223a:	44 23       	and	r20, r20
    223c:	61 f4       	brne	.+24     	; 0x2256 <DIO_enumSetPinDirection+0x28>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    223e:	81 30       	cpi	r24, 0x01	; 1
    2240:	d9 f1       	breq	.+118    	; 0x22b8 <DIO_enumSetPinDirection+0x8a>
    2242:	81 30       	cpi	r24, 0x01	; 1
    2244:	00 f1       	brcs	.+64     	; 0x2286 <DIO_enumSetPinDirection+0x58>
    2246:	82 30       	cpi	r24, 0x02	; 2
    2248:	09 f4       	brne	.+2      	; 0x224c <DIO_enumSetPinDirection+0x1e>
    224a:	50 c0       	rjmp	.+160    	; 0x22ec <DIO_enumSetPinDirection+0xbe>
    224c:	83 30       	cpi	r24, 0x03	; 3
    224e:	09 f4       	brne	.+2      	; 0x2252 <DIO_enumSetPinDirection+0x24>
    2250:	40 c0       	rjmp	.+128    	; 0x22d2 <DIO_enumSetPinDirection+0xa4>
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    2252:	81 e0       	ldi	r24, 0x01	; 1
		LOC_enumState = DIO_NOK ;
	}

	return LOC_enumState ;

}
    2254:	08 95       	ret
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    2256:	80 e0       	ldi	r24, 0x00	; 0
    2258:	08 95       	ret
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    225a:	81 30       	cpi	r24, 0x01	; 1
    225c:	09 f4       	brne	.+2      	; 0x2260 <DIO_enumSetPinDirection+0x32>
    225e:	53 c0       	rjmp	.+166    	; 0x2306 <DIO_enumSetPinDirection+0xd8>
    2260:	81 30       	cpi	r24, 0x01	; 1
    2262:	f0 f0       	brcs	.+60     	; 0x22a0 <DIO_enumSetPinDirection+0x72>
    2264:	82 30       	cpi	r24, 0x02	; 2
    2266:	09 f4       	brne	.+2      	; 0x226a <DIO_enumSetPinDirection+0x3c>
    2268:	5a c0       	rjmp	.+180    	; 0x231e <DIO_enumSetPinDirection+0xf0>
    226a:	83 30       	cpi	r24, 0x03	; 3
    226c:	91 f7       	brne	.-28     	; 0x2252 <DIO_enumSetPinDirection+0x24>
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
    226e:	21 b3       	in	r18, 0x11	; 17
    2270:	81 e0       	ldi	r24, 0x01	; 1
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	02 c0       	rjmp	.+4      	; 0x227a <DIO_enumSetPinDirection+0x4c>
    2276:	88 0f       	add	r24, r24
    2278:	99 1f       	adc	r25, r25
    227a:	6a 95       	dec	r22
    227c:	e2 f7       	brpl	.-8      	; 0x2276 <DIO_enumSetPinDirection+0x48>
    227e:	28 2b       	or	r18, r24
    2280:	21 bb       	out	0x11, r18	; 17
    2282:	81 e0       	ldi	r24, 0x01	; 1
    2284:	08 95       	ret
		else if ( Copy_u8Direction == DIO_PIN_INPUT )
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
    2286:	2a b3       	in	r18, 0x1a	; 26
    2288:	81 e0       	ldi	r24, 0x01	; 1
    228a:	90 e0       	ldi	r25, 0x00	; 0
    228c:	02 c0       	rjmp	.+4      	; 0x2292 <DIO_enumSetPinDirection+0x64>
    228e:	88 0f       	add	r24, r24
    2290:	99 1f       	adc	r25, r25
    2292:	6a 95       	dec	r22
    2294:	e2 f7       	brpl	.-8      	; 0x228e <DIO_enumSetPinDirection+0x60>
    2296:	80 95       	com	r24
    2298:	82 23       	and	r24, r18
    229a:	8a bb       	out	0x1a, r24	; 26
    229c:	81 e0       	ldi	r24, 0x01	; 1
    229e:	08 95       	ret
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
    22a0:	2a b3       	in	r18, 0x1a	; 26
    22a2:	81 e0       	ldi	r24, 0x01	; 1
    22a4:	90 e0       	ldi	r25, 0x00	; 0
    22a6:	02 c0       	rjmp	.+4      	; 0x22ac <DIO_enumSetPinDirection+0x7e>
    22a8:	88 0f       	add	r24, r24
    22aa:	99 1f       	adc	r25, r25
    22ac:	6a 95       	dec	r22
    22ae:	e2 f7       	brpl	.-8      	; 0x22a8 <DIO_enumSetPinDirection+0x7a>
    22b0:	28 2b       	or	r18, r24
    22b2:	2a bb       	out	0x1a, r18	; 26
    22b4:	81 e0       	ldi	r24, 0x01	; 1
    22b6:	08 95       	ret
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
    22b8:	27 b3       	in	r18, 0x17	; 23
    22ba:	81 e0       	ldi	r24, 0x01	; 1
    22bc:	90 e0       	ldi	r25, 0x00	; 0
    22be:	02 c0       	rjmp	.+4      	; 0x22c4 <DIO_enumSetPinDirection+0x96>
    22c0:	88 0f       	add	r24, r24
    22c2:	99 1f       	adc	r25, r25
    22c4:	6a 95       	dec	r22
    22c6:	e2 f7       	brpl	.-8      	; 0x22c0 <DIO_enumSetPinDirection+0x92>
    22c8:	80 95       	com	r24
    22ca:	82 23       	and	r24, r18
    22cc:	87 bb       	out	0x17, r24	; 23
    22ce:	81 e0       	ldi	r24, 0x01	; 1
    22d0:	08 95       	ret
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    22d2:	21 b3       	in	r18, 0x11	; 17
    22d4:	81 e0       	ldi	r24, 0x01	; 1
    22d6:	90 e0       	ldi	r25, 0x00	; 0
    22d8:	02 c0       	rjmp	.+4      	; 0x22de <DIO_enumSetPinDirection+0xb0>
    22da:	88 0f       	add	r24, r24
    22dc:	99 1f       	adc	r25, r25
    22de:	6a 95       	dec	r22
    22e0:	e2 f7       	brpl	.-8      	; 0x22da <DIO_enumSetPinDirection+0xac>
    22e2:	80 95       	com	r24
    22e4:	82 23       	and	r24, r18
    22e6:	81 bb       	out	0x11, r24	; 17
    22e8:	81 e0       	ldi	r24, 0x01	; 1
    22ea:	08 95       	ret
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
    22ec:	24 b3       	in	r18, 0x14	; 20
    22ee:	81 e0       	ldi	r24, 0x01	; 1
    22f0:	90 e0       	ldi	r25, 0x00	; 0
    22f2:	02 c0       	rjmp	.+4      	; 0x22f8 <DIO_enumSetPinDirection+0xca>
    22f4:	88 0f       	add	r24, r24
    22f6:	99 1f       	adc	r25, r25
    22f8:	6a 95       	dec	r22
    22fa:	e2 f7       	brpl	.-8      	; 0x22f4 <DIO_enumSetPinDirection+0xc6>
    22fc:	80 95       	com	r24
    22fe:	82 23       	and	r24, r18
    2300:	84 bb       	out	0x14, r24	; 20
    2302:	81 e0       	ldi	r24, 0x01	; 1
    2304:	08 95       	ret
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
    2306:	27 b3       	in	r18, 0x17	; 23
    2308:	81 e0       	ldi	r24, 0x01	; 1
    230a:	90 e0       	ldi	r25, 0x00	; 0
    230c:	02 c0       	rjmp	.+4      	; 0x2312 <DIO_enumSetPinDirection+0xe4>
    230e:	88 0f       	add	r24, r24
    2310:	99 1f       	adc	r25, r25
    2312:	6a 95       	dec	r22
    2314:	e2 f7       	brpl	.-8      	; 0x230e <DIO_enumSetPinDirection+0xe0>
    2316:	28 2b       	or	r18, r24
    2318:	27 bb       	out	0x17, r18	; 23
    231a:	81 e0       	ldi	r24, 0x01	; 1
    231c:	08 95       	ret
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
    231e:	24 b3       	in	r18, 0x14	; 20
    2320:	81 e0       	ldi	r24, 0x01	; 1
    2322:	90 e0       	ldi	r25, 0x00	; 0
    2324:	02 c0       	rjmp	.+4      	; 0x232a <DIO_enumSetPinDirection+0xfc>
    2326:	88 0f       	add	r24, r24
    2328:	99 1f       	adc	r25, r25
    232a:	6a 95       	dec	r22
    232c:	e2 f7       	brpl	.-8      	; 0x2326 <DIO_enumSetPinDirection+0xf8>
    232e:	28 2b       	or	r18, r24
    2330:	24 bb       	out	0x14, r18	; 20
    2332:	81 e0       	ldi	r24, 0x01	; 1
    2334:	08 95       	ret

00002336 <DIO_enumSetPinValue>:
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2336:	84 30       	cpi	r24, 0x04	; 4
    2338:	90 f4       	brcc	.+36     	; 0x235e <DIO_enumSetPinValue+0x28>
    233a:	68 30       	cpi	r22, 0x08	; 8
    233c:	80 f4       	brcc	.+32     	; 0x235e <DIO_enumSetPinValue+0x28>
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
    233e:	41 30       	cpi	r20, 0x01	; 1
    2340:	81 f0       	breq	.+32     	; 0x2362 <DIO_enumSetPinValue+0x2c>
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW)
    2342:	44 23       	and	r20, r20
    2344:	61 f4       	brne	.+24     	; 0x235e <DIO_enumSetPinValue+0x28>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    2346:	81 30       	cpi	r24, 0x01	; 1
    2348:	d9 f1       	breq	.+118    	; 0x23c0 <DIO_enumSetPinValue+0x8a>
    234a:	81 30       	cpi	r24, 0x01	; 1
    234c:	00 f1       	brcs	.+64     	; 0x238e <DIO_enumSetPinValue+0x58>
    234e:	82 30       	cpi	r24, 0x02	; 2
    2350:	09 f4       	brne	.+2      	; 0x2354 <DIO_enumSetPinValue+0x1e>
    2352:	50 c0       	rjmp	.+160    	; 0x23f4 <DIO_enumSetPinValue+0xbe>
    2354:	83 30       	cpi	r24, 0x03	; 3
    2356:	09 f4       	brne	.+2      	; 0x235a <DIO_enumSetPinValue+0x24>
    2358:	40 c0       	rjmp	.+128    	; 0x23da <DIO_enumSetPinValue+0xa4>
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    235a:	81 e0       	ldi	r24, 0x01	; 1
		LOC_enumState = DIO_NOK ;
	}

	return LOC_enumState ;

}
    235c:	08 95       	ret
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    235e:	80 e0       	ldi	r24, 0x00	; 0
    2360:	08 95       	ret
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    2362:	81 30       	cpi	r24, 0x01	; 1
    2364:	09 f4       	brne	.+2      	; 0x2368 <DIO_enumSetPinValue+0x32>
    2366:	53 c0       	rjmp	.+166    	; 0x240e <DIO_enumSetPinValue+0xd8>
    2368:	81 30       	cpi	r24, 0x01	; 1
    236a:	f0 f0       	brcs	.+60     	; 0x23a8 <DIO_enumSetPinValue+0x72>
    236c:	82 30       	cpi	r24, 0x02	; 2
    236e:	09 f4       	brne	.+2      	; 0x2372 <DIO_enumSetPinValue+0x3c>
    2370:	5a c0       	rjmp	.+180    	; 0x2426 <DIO_enumSetPinValue+0xf0>
    2372:	83 30       	cpi	r24, 0x03	; 3
    2374:	91 f7       	brne	.-28     	; 0x235a <DIO_enumSetPinValue+0x24>
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
    2376:	22 b3       	in	r18, 0x12	; 18
    2378:	81 e0       	ldi	r24, 0x01	; 1
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	02 c0       	rjmp	.+4      	; 0x2382 <DIO_enumSetPinValue+0x4c>
    237e:	88 0f       	add	r24, r24
    2380:	99 1f       	adc	r25, r25
    2382:	6a 95       	dec	r22
    2384:	e2 f7       	brpl	.-8      	; 0x237e <DIO_enumSetPinValue+0x48>
    2386:	28 2b       	or	r18, r24
    2388:	22 bb       	out	0x12, r18	; 18
    238a:	81 e0       	ldi	r24, 0x01	; 1
    238c:	08 95       	ret
		else if (Copy_u8Value == DIO_PIN_LOW)
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
    238e:	2b b3       	in	r18, 0x1b	; 27
    2390:	81 e0       	ldi	r24, 0x01	; 1
    2392:	90 e0       	ldi	r25, 0x00	; 0
    2394:	02 c0       	rjmp	.+4      	; 0x239a <DIO_enumSetPinValue+0x64>
    2396:	88 0f       	add	r24, r24
    2398:	99 1f       	adc	r25, r25
    239a:	6a 95       	dec	r22
    239c:	e2 f7       	brpl	.-8      	; 0x2396 <DIO_enumSetPinValue+0x60>
    239e:	80 95       	com	r24
    23a0:	82 23       	and	r24, r18
    23a2:	8b bb       	out	0x1b, r24	; 27
    23a4:	81 e0       	ldi	r24, 0x01	; 1
    23a6:	08 95       	ret
		if (Copy_u8Value == DIO_PIN_HIGH)
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
    23a8:	2b b3       	in	r18, 0x1b	; 27
    23aa:	81 e0       	ldi	r24, 0x01	; 1
    23ac:	90 e0       	ldi	r25, 0x00	; 0
    23ae:	02 c0       	rjmp	.+4      	; 0x23b4 <DIO_enumSetPinValue+0x7e>
    23b0:	88 0f       	add	r24, r24
    23b2:	99 1f       	adc	r25, r25
    23b4:	6a 95       	dec	r22
    23b6:	e2 f7       	brpl	.-8      	; 0x23b0 <DIO_enumSetPinValue+0x7a>
    23b8:	28 2b       	or	r18, r24
    23ba:	2b bb       	out	0x1b, r18	; 27
    23bc:	81 e0       	ldi	r24, 0x01	; 1
    23be:	08 95       	ret
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
    23c0:	28 b3       	in	r18, 0x18	; 24
    23c2:	81 e0       	ldi	r24, 0x01	; 1
    23c4:	90 e0       	ldi	r25, 0x00	; 0
    23c6:	02 c0       	rjmp	.+4      	; 0x23cc <DIO_enumSetPinValue+0x96>
    23c8:	88 0f       	add	r24, r24
    23ca:	99 1f       	adc	r25, r25
    23cc:	6a 95       	dec	r22
    23ce:	e2 f7       	brpl	.-8      	; 0x23c8 <DIO_enumSetPinValue+0x92>
    23d0:	80 95       	com	r24
    23d2:	82 23       	and	r24, r18
    23d4:	88 bb       	out	0x18, r24	; 24
    23d6:	81 e0       	ldi	r24, 0x01	; 1
    23d8:	08 95       	ret
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    23da:	22 b3       	in	r18, 0x12	; 18
    23dc:	81 e0       	ldi	r24, 0x01	; 1
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	02 c0       	rjmp	.+4      	; 0x23e6 <DIO_enumSetPinValue+0xb0>
    23e2:	88 0f       	add	r24, r24
    23e4:	99 1f       	adc	r25, r25
    23e6:	6a 95       	dec	r22
    23e8:	e2 f7       	brpl	.-8      	; 0x23e2 <DIO_enumSetPinValue+0xac>
    23ea:	80 95       	com	r24
    23ec:	82 23       	and	r24, r18
    23ee:	82 bb       	out	0x12, r24	; 18
    23f0:	81 e0       	ldi	r24, 0x01	; 1
    23f2:	08 95       	ret
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
    23f4:	25 b3       	in	r18, 0x15	; 21
    23f6:	81 e0       	ldi	r24, 0x01	; 1
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	02 c0       	rjmp	.+4      	; 0x2400 <DIO_enumSetPinValue+0xca>
    23fc:	88 0f       	add	r24, r24
    23fe:	99 1f       	adc	r25, r25
    2400:	6a 95       	dec	r22
    2402:	e2 f7       	brpl	.-8      	; 0x23fc <DIO_enumSetPinValue+0xc6>
    2404:	80 95       	com	r24
    2406:	82 23       	and	r24, r18
    2408:	85 bb       	out	0x15, r24	; 21
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	08 95       	ret
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
    240e:	28 b3       	in	r18, 0x18	; 24
    2410:	81 e0       	ldi	r24, 0x01	; 1
    2412:	90 e0       	ldi	r25, 0x00	; 0
    2414:	02 c0       	rjmp	.+4      	; 0x241a <DIO_enumSetPinValue+0xe4>
    2416:	88 0f       	add	r24, r24
    2418:	99 1f       	adc	r25, r25
    241a:	6a 95       	dec	r22
    241c:	e2 f7       	brpl	.-8      	; 0x2416 <DIO_enumSetPinValue+0xe0>
    241e:	28 2b       	or	r18, r24
    2420:	28 bb       	out	0x18, r18	; 24
    2422:	81 e0       	ldi	r24, 0x01	; 1
    2424:	08 95       	ret
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
    2426:	25 b3       	in	r18, 0x15	; 21
    2428:	81 e0       	ldi	r24, 0x01	; 1
    242a:	90 e0       	ldi	r25, 0x00	; 0
    242c:	02 c0       	rjmp	.+4      	; 0x2432 <DIO_enumSetPinValue+0xfc>
    242e:	88 0f       	add	r24, r24
    2430:	99 1f       	adc	r25, r25
    2432:	6a 95       	dec	r22
    2434:	e2 f7       	brpl	.-8      	; 0x242e <DIO_enumSetPinValue+0xf8>
    2436:	28 2b       	or	r18, r24
    2438:	25 bb       	out	0x15, r18	; 21
    243a:	81 e0       	ldi	r24, 0x01	; 1
    243c:	08 95       	ret

0000243e <DIO_enumGetPinValue>:
  	  => *Copy_PtrData  --> pointer to recieve the pin value
 * return : its status and recieve Pin Value in pointer
 */

DIO_ErrorStatus DIO_enumGetPinValue          (u8 Copy_u8PORT, u8 Copy_u8PIN, u8 * Copy_PtrData   )
{
    243e:	fa 01       	movw	r30, r20

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2440:	84 30       	cpi	r24, 0x04	; 4
    2442:	60 f4       	brcc	.+24     	; 0x245c <DIO_enumGetPinValue+0x1e>
    2444:	68 30       	cpi	r22, 0x08	; 8
    2446:	50 f4       	brcc	.+20     	; 0x245c <DIO_enumGetPinValue+0x1e>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    2448:	81 30       	cpi	r24, 0x01	; 1
    244a:	f1 f0       	breq	.+60     	; 0x2488 <DIO_enumGetPinValue+0x4a>
    244c:	81 30       	cpi	r24, 0x01	; 1
    244e:	40 f0       	brcs	.+16     	; 0x2460 <DIO_enumGetPinValue+0x22>
    2450:	82 30       	cpi	r24, 0x02	; 2
    2452:	81 f1       	breq	.+96     	; 0x24b4 <DIO_enumGetPinValue+0x76>
    2454:	83 30       	cpi	r24, 0x03	; 3
    2456:	61 f1       	breq	.+88     	; 0x24b0 <DIO_enumGetPinValue+0x72>
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    2458:	81 e0       	ldi	r24, 0x01	; 1
    245a:	08 95       	ret
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    245c:	80 e0       	ldi	r24, 0x00	; 0
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
	}

	return LOC_enumState;
}
    245e:	08 95       	ret
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
    2460:	29 b3       	in	r18, 0x19	; 25
    2462:	81 e0       	ldi	r24, 0x01	; 1
    2464:	90 e0       	ldi	r25, 0x00	; 0
    2466:	06 2e       	mov	r0, r22
    2468:	02 c0       	rjmp	.+4      	; 0x246e <DIO_enumGetPinValue+0x30>
    246a:	88 0f       	add	r24, r24
    246c:	99 1f       	adc	r25, r25
    246e:	0a 94       	dec	r0
    2470:	e2 f7       	brpl	.-8      	; 0x246a <DIO_enumGetPinValue+0x2c>
    2472:	30 e0       	ldi	r19, 0x00	; 0
    2474:	82 23       	and	r24, r18
    2476:	93 23       	and	r25, r19
    2478:	02 c0       	rjmp	.+4      	; 0x247e <DIO_enumGetPinValue+0x40>
    247a:	95 95       	asr	r25
    247c:	87 95       	ror	r24
    247e:	6a 95       	dec	r22
    2480:	e2 f7       	brpl	.-8      	; 0x247a <DIO_enumGetPinValue+0x3c>
    2482:	80 83       	st	Z, r24
    2484:	81 e0       	ldi	r24, 0x01	; 1
    2486:	08 95       	ret
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
    2488:	26 b3       	in	r18, 0x16	; 22
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    248a:	81 e0       	ldi	r24, 0x01	; 1
    248c:	90 e0       	ldi	r25, 0x00	; 0
    248e:	06 2e       	mov	r0, r22
    2490:	02 c0       	rjmp	.+4      	; 0x2496 <DIO_enumGetPinValue+0x58>
    2492:	88 0f       	add	r24, r24
    2494:	99 1f       	adc	r25, r25
    2496:	0a 94       	dec	r0
    2498:	e2 f7       	brpl	.-8      	; 0x2492 <DIO_enumGetPinValue+0x54>
    249a:	30 e0       	ldi	r19, 0x00	; 0
    249c:	82 23       	and	r24, r18
    249e:	93 23       	and	r25, r19
    24a0:	02 c0       	rjmp	.+4      	; 0x24a6 <DIO_enumGetPinValue+0x68>
    24a2:	95 95       	asr	r25
    24a4:	87 95       	ror	r24
    24a6:	6a 95       	dec	r22
    24a8:	e2 f7       	brpl	.-8      	; 0x24a2 <DIO_enumGetPinValue+0x64>
    24aa:	80 83       	st	Z, r24
    24ac:	81 e0       	ldi	r24, 0x01	; 1
    24ae:	08 95       	ret
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    24b0:	20 b3       	in	r18, 0x10	; 16
    24b2:	eb cf       	rjmp	.-42     	; 0x248a <DIO_enumGetPinValue+0x4c>
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    24b4:	23 b3       	in	r18, 0x13	; 19
    24b6:	e9 cf       	rjmp	.-46     	; 0x248a <DIO_enumGetPinValue+0x4c>

000024b8 <DIO_enumTogglePinValue>:
 */
DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if (Copy_u8PIN <= DIO_PIN7)
    24b8:	68 30       	cpi	r22, 0x08	; 8
    24ba:	50 f4       	brcc	.+20     	; 0x24d0 <DIO_enumTogglePinValue+0x18>
	{
		switch (Copy_u8PORT)
    24bc:	81 30       	cpi	r24, 0x01	; 1
    24be:	b1 f0       	breq	.+44     	; 0x24ec <DIO_enumTogglePinValue+0x34>
    24c0:	81 30       	cpi	r24, 0x01	; 1
    24c2:	40 f0       	brcs	.+16     	; 0x24d4 <DIO_enumTogglePinValue+0x1c>
    24c4:	82 30       	cpi	r24, 0x02	; 2
    24c6:	51 f1       	breq	.+84     	; 0x251c <DIO_enumTogglePinValue+0x64>
    24c8:	83 30       	cpi	r24, 0x03	; 3
    24ca:	e1 f0       	breq	.+56     	; 0x2504 <DIO_enumTogglePinValue+0x4c>
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    24cc:	81 e0       	ldi	r24, 0x01	; 1
    24ce:	08 95       	ret
 */
DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if (Copy_u8PIN <= DIO_PIN7)
    24d0:	80 e0       	ldi	r24, 0x00	; 0
    24d2:	08 95       	ret
	{
		switch (Copy_u8PORT)
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
    24d4:	2b b3       	in	r18, 0x1b	; 27
    24d6:	81 e0       	ldi	r24, 0x01	; 1
    24d8:	90 e0       	ldi	r25, 0x00	; 0
    24da:	02 c0       	rjmp	.+4      	; 0x24e0 <DIO_enumTogglePinValue+0x28>
    24dc:	88 0f       	add	r24, r24
    24de:	99 1f       	adc	r25, r25
    24e0:	6a 95       	dec	r22
    24e2:	e2 f7       	brpl	.-8      	; 0x24dc <DIO_enumTogglePinValue+0x24>
    24e4:	28 27       	eor	r18, r24
    24e6:	2b bb       	out	0x1b, r18	; 27
    24e8:	81 e0       	ldi	r24, 0x01	; 1
    24ea:	08 95       	ret
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
    24ec:	28 b3       	in	r18, 0x18	; 24
    24ee:	81 e0       	ldi	r24, 0x01	; 1
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	02 c0       	rjmp	.+4      	; 0x24f8 <DIO_enumTogglePinValue+0x40>
    24f4:	88 0f       	add	r24, r24
    24f6:	99 1f       	adc	r25, r25
    24f8:	6a 95       	dec	r22
    24fa:	e2 f7       	brpl	.-8      	; 0x24f4 <DIO_enumTogglePinValue+0x3c>
    24fc:	28 27       	eor	r18, r24
    24fe:	28 bb       	out	0x18, r18	; 24
    2500:	81 e0       	ldi	r24, 0x01	; 1
    2502:	08 95       	ret
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
		break ;
		case DIO_PORTD : TOG_BIT(PORTD_Register,Copy_u8PIN);
    2504:	22 b3       	in	r18, 0x12	; 18
    2506:	81 e0       	ldi	r24, 0x01	; 1
    2508:	90 e0       	ldi	r25, 0x00	; 0
    250a:	02 c0       	rjmp	.+4      	; 0x2510 <DIO_enumTogglePinValue+0x58>
    250c:	88 0f       	add	r24, r24
    250e:	99 1f       	adc	r25, r25
    2510:	6a 95       	dec	r22
    2512:	e2 f7       	brpl	.-8      	; 0x250c <DIO_enumTogglePinValue+0x54>
    2514:	28 27       	eor	r18, r24
    2516:	22 bb       	out	0x12, r18	; 18
    2518:	81 e0       	ldi	r24, 0x01	; 1
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
	}

	return LOC_enumState;
}
    251a:	08 95       	ret
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    251c:	25 b3       	in	r18, 0x15	; 21
    251e:	81 e0       	ldi	r24, 0x01	; 1
    2520:	90 e0       	ldi	r25, 0x00	; 0
    2522:	02 c0       	rjmp	.+4      	; 0x2528 <DIO_enumTogglePinValue+0x70>
    2524:	88 0f       	add	r24, r24
    2526:	99 1f       	adc	r25, r25
    2528:	6a 95       	dec	r22
    252a:	e2 f7       	brpl	.-8      	; 0x2524 <DIO_enumTogglePinValue+0x6c>
    252c:	28 27       	eor	r18, r24
    252e:	25 bb       	out	0x15, r18	; 21
    2530:	81 e0       	ldi	r24, 0x01	; 1
    2532:	08 95       	ret

00002534 <DIO_enumConnectPullup>:
DIO_ErrorStatus DIO_enumConnectPullup (u8 Copy_u8PORT ,u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2534:	84 30       	cpi	r24, 0x04	; 4
    2536:	60 f4       	brcc	.+24     	; 0x2550 <DIO_enumConnectPullup+0x1c>
    2538:	68 30       	cpi	r22, 0x08	; 8
    253a:	50 f4       	brcc	.+20     	; 0x2550 <DIO_enumConnectPullup+0x1c>
	{
		switch(Copy_u8PORT)
    253c:	81 30       	cpi	r24, 0x01	; 1
    253e:	d1 f0       	breq	.+52     	; 0x2574 <DIO_enumConnectPullup+0x40>
    2540:	81 30       	cpi	r24, 0x01	; 1
    2542:	40 f0       	brcs	.+16     	; 0x2554 <DIO_enumConnectPullup+0x20>
    2544:	82 30       	cpi	r24, 0x02	; 2
    2546:	b1 f1       	breq	.+108    	; 0x25b4 <DIO_enumConnectPullup+0x80>
    2548:	83 30       	cpi	r24, 0x03	; 3
    254a:	21 f1       	breq	.+72     	; 0x2594 <DIO_enumConnectPullup+0x60>
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
			{
				CLR_BIT(SFIOR,PUD);
				CLR_BIT(DDRA_Register,Copy_u8PIN);
				SET_BIT(PORTA_Register,Copy_u8PIN);
    254c:	81 e0       	ldi	r24, 0x01	; 1
    254e:	08 95       	ret
				CLR_BIT(DDRD_Register,Copy_u8PIN);
				SET_BIT(PORTD_Register,Copy_u8PIN);
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    2550:	80 e0       	ldi	r24, 0x00	; 0
	}

	return LOC_enumState ;


}
    2552:	08 95       	ret
	{
		switch(Copy_u8PORT)
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2554:	41 30       	cpi	r20, 0x01	; 1
    2556:	09 f4       	brne	.+2      	; 0x255a <DIO_enumConnectPullup+0x26>
    2558:	3c c0       	rjmp	.+120    	; 0x25d2 <DIO_enumConnectPullup+0x9e>
				CLR_BIT(DDRA_Register,Copy_u8PIN);
				SET_BIT(PORTA_Register,Copy_u8PIN);
			}
			else
			{
				CLR_BIT(PORTA_Register,Copy_u8PIN);
    255a:	2b b3       	in	r18, 0x1b	; 27
    255c:	81 e0       	ldi	r24, 0x01	; 1
    255e:	90 e0       	ldi	r25, 0x00	; 0
    2560:	02 c0       	rjmp	.+4      	; 0x2566 <DIO_enumConnectPullup+0x32>
    2562:	88 0f       	add	r24, r24
    2564:	99 1f       	adc	r25, r25
    2566:	6a 95       	dec	r22
    2568:	e2 f7       	brpl	.-8      	; 0x2562 <DIO_enumConnectPullup+0x2e>
    256a:	80 95       	com	r24
    256c:	82 23       	and	r24, r18
    256e:	8b bb       	out	0x1b, r24	; 27
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	08 95       	ret
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2574:	41 30       	cpi	r20, 0x01	; 1
    2576:	09 f4       	brne	.+2      	; 0x257a <DIO_enumConnectPullup+0x46>
    2578:	53 c0       	rjmp	.+166    	; 0x2620 <DIO_enumConnectPullup+0xec>
				CLR_BIT(DDRB_Register,Copy_u8PIN);
				SET_BIT(PORTB_Register,Copy_u8PIN);
			}
			else
			{
				CLR_BIT(PORTB_Register,Copy_u8PIN);
    257a:	28 b3       	in	r18, 0x18	; 24
    257c:	81 e0       	ldi	r24, 0x01	; 1
    257e:	90 e0       	ldi	r25, 0x00	; 0
    2580:	02 c0       	rjmp	.+4      	; 0x2586 <DIO_enumConnectPullup+0x52>
    2582:	88 0f       	add	r24, r24
    2584:	99 1f       	adc	r25, r25
    2586:	6a 95       	dec	r22
    2588:	e2 f7       	brpl	.-8      	; 0x2582 <DIO_enumConnectPullup+0x4e>
    258a:	80 95       	com	r24
    258c:	82 23       	and	r24, r18
    258e:	88 bb       	out	0x18, r24	; 24
    2590:	81 e0       	ldi	r24, 0x01	; 1
    2592:	08 95       	ret
				CLR_BIT(PORTC_Register,Copy_u8PIN);
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2594:	41 30       	cpi	r20, 0x01	; 1
    2596:	09 f4       	brne	.+2      	; 0x259a <DIO_enumConnectPullup+0x66>
    2598:	57 c0       	rjmp	.+174    	; 0x2648 <DIO_enumConnectPullup+0x114>
				CLR_BIT(DDRD_Register,Copy_u8PIN);
				SET_BIT(PORTD_Register,Copy_u8PIN);
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    259a:	22 b3       	in	r18, 0x12	; 18
    259c:	81 e0       	ldi	r24, 0x01	; 1
    259e:	90 e0       	ldi	r25, 0x00	; 0
    25a0:	02 c0       	rjmp	.+4      	; 0x25a6 <DIO_enumConnectPullup+0x72>
    25a2:	88 0f       	add	r24, r24
    25a4:	99 1f       	adc	r25, r25
    25a6:	6a 95       	dec	r22
    25a8:	e2 f7       	brpl	.-8      	; 0x25a2 <DIO_enumConnectPullup+0x6e>
    25aa:	80 95       	com	r24
    25ac:	82 23       	and	r24, r18
    25ae:	82 bb       	out	0x12, r24	; 18
    25b0:	81 e0       	ldi	r24, 0x01	; 1
    25b2:	08 95       	ret
				CLR_BIT(PORTB_Register,Copy_u8PIN);
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    25b4:	41 30       	cpi	r20, 0x01	; 1
    25b6:	01 f1       	breq	.+64     	; 0x25f8 <DIO_enumConnectPullup+0xc4>
				CLR_BIT(DDRC_Register,Copy_u8PIN);
				SET_BIT(PORTC_Register,Copy_u8PIN);
			}
			else
			{
				CLR_BIT(PORTC_Register,Copy_u8PIN);
    25b8:	25 b3       	in	r18, 0x15	; 21
    25ba:	81 e0       	ldi	r24, 0x01	; 1
    25bc:	90 e0       	ldi	r25, 0x00	; 0
    25be:	02 c0       	rjmp	.+4      	; 0x25c4 <DIO_enumConnectPullup+0x90>
    25c0:	88 0f       	add	r24, r24
    25c2:	99 1f       	adc	r25, r25
    25c4:	6a 95       	dec	r22
    25c6:	e2 f7       	brpl	.-8      	; 0x25c0 <DIO_enumConnectPullup+0x8c>
    25c8:	80 95       	com	r24
    25ca:	82 23       	and	r24, r18
    25cc:	85 bb       	out	0x15, r24	; 21
    25ce:	81 e0       	ldi	r24, 0x01	; 1
    25d0:	08 95       	ret
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
			{
				CLR_BIT(SFIOR,PUD);
    25d2:	80 b7       	in	r24, 0x30	; 48
    25d4:	8b 7f       	andi	r24, 0xFB	; 251
    25d6:	80 bf       	out	0x30, r24	; 48
				CLR_BIT(DDRA_Register,Copy_u8PIN);
    25d8:	3a b3       	in	r19, 0x1a	; 26
    25da:	81 e0       	ldi	r24, 0x01	; 1
    25dc:	90 e0       	ldi	r25, 0x00	; 0
    25de:	02 c0       	rjmp	.+4      	; 0x25e4 <DIO_enumConnectPullup+0xb0>
    25e0:	88 0f       	add	r24, r24
    25e2:	99 1f       	adc	r25, r25
    25e4:	6a 95       	dec	r22
    25e6:	e2 f7       	brpl	.-8      	; 0x25e0 <DIO_enumConnectPullup+0xac>
    25e8:	28 2f       	mov	r18, r24
    25ea:	20 95       	com	r18
    25ec:	23 23       	and	r18, r19
    25ee:	2a bb       	out	0x1a, r18	; 26
				SET_BIT(PORTA_Register,Copy_u8PIN);
    25f0:	2b b3       	in	r18, 0x1b	; 27
    25f2:	82 2b       	or	r24, r18
    25f4:	8b bb       	out	0x1b, r24	; 27
    25f6:	aa cf       	rjmp	.-172    	; 0x254c <DIO_enumConnectPullup+0x18>
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
			{
				CLR_BIT(SFIOR,PUD);
    25f8:	80 b7       	in	r24, 0x30	; 48
    25fa:	8b 7f       	andi	r24, 0xFB	; 251
    25fc:	80 bf       	out	0x30, r24	; 48
				CLR_BIT(DDRC_Register,Copy_u8PIN);
    25fe:	34 b3       	in	r19, 0x14	; 20
    2600:	81 e0       	ldi	r24, 0x01	; 1
    2602:	90 e0       	ldi	r25, 0x00	; 0
    2604:	02 c0       	rjmp	.+4      	; 0x260a <DIO_enumConnectPullup+0xd6>
    2606:	88 0f       	add	r24, r24
    2608:	99 1f       	adc	r25, r25
    260a:	6a 95       	dec	r22
    260c:	e2 f7       	brpl	.-8      	; 0x2606 <DIO_enumConnectPullup+0xd2>
    260e:	28 2f       	mov	r18, r24
    2610:	20 95       	com	r18
    2612:	23 23       	and	r18, r19
    2614:	24 bb       	out	0x14, r18	; 20
				SET_BIT(PORTC_Register,Copy_u8PIN);
    2616:	25 b3       	in	r18, 0x15	; 21
    2618:	82 2b       	or	r24, r18
    261a:	85 bb       	out	0x15, r24	; 21
    261c:	81 e0       	ldi	r24, 0x01	; 1
    261e:	08 95       	ret
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
			{
				CLR_BIT(SFIOR,PUD);
    2620:	80 b7       	in	r24, 0x30	; 48
    2622:	8b 7f       	andi	r24, 0xFB	; 251
    2624:	80 bf       	out	0x30, r24	; 48
				CLR_BIT(DDRB_Register,Copy_u8PIN);
    2626:	37 b3       	in	r19, 0x17	; 23
    2628:	81 e0       	ldi	r24, 0x01	; 1
    262a:	90 e0       	ldi	r25, 0x00	; 0
    262c:	02 c0       	rjmp	.+4      	; 0x2632 <DIO_enumConnectPullup+0xfe>
    262e:	88 0f       	add	r24, r24
    2630:	99 1f       	adc	r25, r25
    2632:	6a 95       	dec	r22
    2634:	e2 f7       	brpl	.-8      	; 0x262e <DIO_enumConnectPullup+0xfa>
    2636:	28 2f       	mov	r18, r24
    2638:	20 95       	com	r18
    263a:	23 23       	and	r18, r19
    263c:	27 bb       	out	0x17, r18	; 23
				SET_BIT(PORTB_Register,Copy_u8PIN);
    263e:	28 b3       	in	r18, 0x18	; 24
    2640:	82 2b       	or	r24, r18
    2642:	88 bb       	out	0x18, r24	; 24
    2644:	81 e0       	ldi	r24, 0x01	; 1
    2646:	08 95       	ret
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
			{
				CLR_BIT(SFIOR,PUD);
    2648:	80 b7       	in	r24, 0x30	; 48
    264a:	8b 7f       	andi	r24, 0xFB	; 251
    264c:	80 bf       	out	0x30, r24	; 48
				CLR_BIT(DDRD_Register,Copy_u8PIN);
    264e:	31 b3       	in	r19, 0x11	; 17
    2650:	81 e0       	ldi	r24, 0x01	; 1
    2652:	90 e0       	ldi	r25, 0x00	; 0
    2654:	02 c0       	rjmp	.+4      	; 0x265a <DIO_enumConnectPullup+0x126>
    2656:	88 0f       	add	r24, r24
    2658:	99 1f       	adc	r25, r25
    265a:	6a 95       	dec	r22
    265c:	e2 f7       	brpl	.-8      	; 0x2656 <DIO_enumConnectPullup+0x122>
    265e:	28 2f       	mov	r18, r24
    2660:	20 95       	com	r18
    2662:	23 23       	and	r18, r19
    2664:	21 bb       	out	0x11, r18	; 17
				SET_BIT(PORTD_Register,Copy_u8PIN);
    2666:	22 b3       	in	r18, 0x12	; 18
    2668:	82 2b       	or	r24, r18
    266a:	82 bb       	out	0x12, r24	; 18
    266c:	81 e0       	ldi	r24, 0x01	; 1
    266e:	08 95       	ret

00002670 <DIO_enumSetPortDirection>:
DIO_ErrorStatus DIO_enumSetPortDirection   (u8 Copy_u8PORT , u8 Copy_u8Direction ) 
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ( (Copy_u8PORT <= DIO_PORTD) )
    2670:	84 30       	cpi	r24, 0x04	; 4
    2672:	40 f4       	brcc	.+16     	; 0x2684 <DIO_enumSetPortDirection+0x14>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    2674:	81 30       	cpi	r24, 0x01	; 1
    2676:	59 f0       	breq	.+22     	; 0x268e <DIO_enumSetPortDirection+0x1e>
    2678:	81 30       	cpi	r24, 0x01	; 1
    267a:	30 f0       	brcs	.+12     	; 0x2688 <DIO_enumSetPortDirection+0x18>
    267c:	82 30       	cpi	r24, 0x02	; 2
    267e:	69 f0       	breq	.+26     	; 0x269a <DIO_enumSetPortDirection+0x2a>
    2680:	83 30       	cpi	r24, 0x03	; 3
    2682:	41 f0       	breq	.+16     	; 0x2694 <DIO_enumSetPortDirection+0x24>
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    2684:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		LOC_enumState = DIO_NOK;
	}
	return LOC_enumState ;
}
    2686:	08 95       	ret
	if ( (Copy_u8PORT <= DIO_PORTD) )
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
    2688:	6a bb       	out	0x1a, r22	; 26
    268a:	81 e0       	ldi	r24, 0x01	; 1
    268c:	08 95       	ret
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
    268e:	67 bb       	out	0x17, r22	; 23
    2690:	81 e0       	ldi	r24, 0x01	; 1
    2692:	08 95       	ret
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    2694:	61 bb       	out	0x11, r22	; 17
    2696:	81 e0       	ldi	r24, 0x01	; 1
    2698:	08 95       	ret
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
    269a:	64 bb       	out	0x14, r22	; 20
    269c:	81 e0       	ldi	r24, 0x01	; 1
    269e:	08 95       	ret

000026a0 <DIO_enumSetPortValue>:
DIO_ErrorStatus DIO_enumSetPortValue       (u8 Copy_u8PORT , u8 Copy_u8Value )
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
    26a0:	84 30       	cpi	r24, 0x04	; 4
    26a2:	40 f4       	brcc	.+16     	; 0x26b4 <DIO_enumSetPortValue+0x14>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    26a4:	81 30       	cpi	r24, 0x01	; 1
    26a6:	59 f0       	breq	.+22     	; 0x26be <DIO_enumSetPortValue+0x1e>
    26a8:	81 30       	cpi	r24, 0x01	; 1
    26aa:	30 f0       	brcs	.+12     	; 0x26b8 <DIO_enumSetPortValue+0x18>
    26ac:	82 30       	cpi	r24, 0x02	; 2
    26ae:	69 f0       	breq	.+26     	; 0x26ca <DIO_enumSetPortValue+0x2a>
    26b0:	83 30       	cpi	r24, 0x03	; 3
    26b2:	41 f0       	breq	.+16     	; 0x26c4 <DIO_enumSetPortValue+0x24>
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    26b4:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		LOC_enumState = DIO_NOK;
	}
	return LOC_enumState ;
}
    26b6:	08 95       	ret
	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
    26b8:	6b bb       	out	0x1b, r22	; 27
    26ba:	81 e0       	ldi	r24, 0x01	; 1
    26bc:	08 95       	ret
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
    26be:	68 bb       	out	0x18, r22	; 24
    26c0:	81 e0       	ldi	r24, 0x01	; 1
    26c2:	08 95       	ret
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    26c4:	62 bb       	out	0x12, r22	; 18
    26c6:	81 e0       	ldi	r24, 0x01	; 1
    26c8:	08 95       	ret
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
    26ca:	65 bb       	out	0x15, r22	; 21
    26cc:	81 e0       	ldi	r24, 0x01	; 1
    26ce:	08 95       	ret

000026d0 <DIO_enumTogglePortValue>:
 */
DIO_ErrorStatus DIO_enumTogglePortValue      (u8 Copy_u8PORT                       )
{
	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if (Copy_u8PORT <= DIO_PORTD)
    26d0:	84 30       	cpi	r24, 0x04	; 4
    26d2:	50 f4       	brcc	.+20     	; 0x26e8 <DIO_enumTogglePortValue+0x18>
	{
		switch (Copy_u8PORT)
    26d4:	81 30       	cpi	r24, 0x01	; 1
    26d6:	79 f0       	breq	.+30     	; 0x26f6 <DIO_enumTogglePortValue+0x26>
    26d8:	81 30       	cpi	r24, 0x01	; 1
    26da:	40 f0       	brcs	.+16     	; 0x26ec <DIO_enumTogglePortValue+0x1c>
    26dc:	82 30       	cpi	r24, 0x02	; 2
    26de:	a9 f0       	breq	.+42     	; 0x270a <DIO_enumTogglePortValue+0x3a>
    26e0:	83 30       	cpi	r24, 0x03	; 3
    26e2:	71 f0       	breq	.+28     	; 0x2700 <DIO_enumTogglePortValue+0x30>
		{
		case DIO_PORTA : PORTA_Register = ~PORTA_Register ;
		break ;
		case DIO_PORTB : PORTB_Register = ~PORTB_Register ;
		break ;
		case DIO_PORTC : PORTC_Register = ~PORTC_Register ;
    26e4:	81 e0       	ldi	r24, 0x01	; 1
    26e6:	08 95       	ret
 */
DIO_ErrorStatus DIO_enumTogglePortValue      (u8 Copy_u8PORT                       )
{
	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if (Copy_u8PORT <= DIO_PORTD)
    26e8:	80 e0       	ldi	r24, 0x00	; 0
    26ea:	08 95       	ret
	{
		switch (Copy_u8PORT)
		{
		case DIO_PORTA : PORTA_Register = ~PORTA_Register ;
    26ec:	8b b3       	in	r24, 0x1b	; 27
    26ee:	80 95       	com	r24
    26f0:	8b bb       	out	0x1b, r24	; 27
    26f2:	81 e0       	ldi	r24, 0x01	; 1
    26f4:	08 95       	ret
		break ;
		case DIO_PORTB : PORTB_Register = ~PORTB_Register ;
    26f6:	88 b3       	in	r24, 0x18	; 24
    26f8:	80 95       	com	r24
    26fa:	88 bb       	out	0x18, r24	; 24
    26fc:	81 e0       	ldi	r24, 0x01	; 1
    26fe:	08 95       	ret
		break ;
		case DIO_PORTC : PORTC_Register = ~PORTC_Register ;
		break ;
		case DIO_PORTD : PORTD_Register = ~PORTD_Register ;
    2700:	82 b3       	in	r24, 0x12	; 18
    2702:	80 95       	com	r24
    2704:	82 bb       	out	0x12, r24	; 18
    2706:	81 e0       	ldi	r24, 0x01	; 1
	else
	{
		LOC_enumState = DIO_NOK;
	}
	return LOC_enumState ;
}
    2708:	08 95       	ret
		{
		case DIO_PORTA : PORTA_Register = ~PORTA_Register ;
		break ;
		case DIO_PORTB : PORTB_Register = ~PORTB_Register ;
		break ;
		case DIO_PORTC : PORTC_Register = ~PORTC_Register ;
    270a:	85 b3       	in	r24, 0x15	; 21
    270c:	80 95       	com	r24
    270e:	85 bb       	out	0x15, r24	; 21
    2710:	81 e0       	ldi	r24, 0x01	; 1
    2712:	08 95       	ret

00002714 <DIO_enumGetPortValue>:
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  => *Copy_PtrData  --> pointer to recieve the port value
 * return : its status and recieve Port Value in pointer
 */
DIO_ErrorStatus   DIO_enumGetPortValue         ( u8 Copy_u8PORT  , u8 * Copy_PtrData )
{
    2714:	fb 01       	movw	r30, r22

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ( (Copy_u8PORT <= DIO_PORTD))
    2716:	84 30       	cpi	r24, 0x04	; 4
    2718:	40 f4       	brcc	.+16     	; 0x272a <DIO_enumGetPortValue+0x16>
	{
		switch (Copy_u8PORT)
    271a:	81 30       	cpi	r24, 0x01	; 1
    271c:	61 f0       	breq	.+24     	; 0x2736 <DIO_enumGetPortValue+0x22>
    271e:	81 30       	cpi	r24, 0x01	; 1
    2720:	30 f0       	brcs	.+12     	; 0x272e <DIO_enumGetPortValue+0x1a>
    2722:	82 30       	cpi	r24, 0x02	; 2
    2724:	81 f0       	breq	.+32     	; 0x2746 <DIO_enumGetPortValue+0x32>
    2726:	83 30       	cpi	r24, 0x03	; 3
    2728:	51 f0       	breq	.+20     	; 0x273e <DIO_enumGetPortValue+0x2a>
		case DIO_PORTC :
			*Copy_PtrData = PINC_Register  ;
			break ;
		case DIO_PORTD :
			*Copy_PtrData = PIND_Register  ;
			break ;
    272a:	80 e0       	ldi	r24, 0x00	; 0
	{
		LOC_enumState = DIO_NOK;
	}

	return LOC_enumState ;
}
    272c:	08 95       	ret
	if ( (Copy_u8PORT <= DIO_PORTD))
	{
		switch (Copy_u8PORT)
		{
		case DIO_PORTA :
			*Copy_PtrData = PINA_Register  ;
    272e:	89 b3       	in	r24, 0x19	; 25
    2730:	80 83       	st	Z, r24
    2732:	81 e0       	ldi	r24, 0x01	; 1
    2734:	08 95       	ret
			break ;
		case DIO_PORTB :
			*Copy_PtrData = PINB_Register  ;
    2736:	86 b3       	in	r24, 0x16	; 22
    2738:	80 83       	st	Z, r24
    273a:	81 e0       	ldi	r24, 0x01	; 1
    273c:	08 95       	ret
			break ;
		case DIO_PORTC :
			*Copy_PtrData = PINC_Register  ;
			break ;
		case DIO_PORTD :
			*Copy_PtrData = PIND_Register  ;
    273e:	80 b3       	in	r24, 0x10	; 16
    2740:	80 83       	st	Z, r24
    2742:	81 e0       	ldi	r24, 0x01	; 1
    2744:	08 95       	ret
			break ;
		case DIO_PORTB :
			*Copy_PtrData = PINB_Register  ;
			break ;
		case DIO_PORTC :
			*Copy_PtrData = PINC_Register  ;
    2746:	83 b3       	in	r24, 0x13	; 19
    2748:	80 83       	st	Z, r24
    274a:	81 e0       	ldi	r24, 0x01	; 1
    274c:	08 95       	ret

0000274e <DIO_voidWriteHighNibbles>:
DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ( (Copy_u8PORT <= DIO_PORTD))
    274e:	84 30       	cpi	r24, 0x04	; 4
    2750:	60 f4       	brcc	.+24     	; 0x276a <DIO_voidWriteHighNibbles+0x1c>
	{
		Copy_u8value = (Copy_u8value<<4) ;
    2752:	62 95       	swap	r22
    2754:	60 7f       	andi	r22, 0xF0	; 240
		switch(Copy_u8PORT)
    2756:	81 30       	cpi	r24, 0x01	; 1
    2758:	91 f0       	breq	.+36     	; 0x277e <DIO_voidWriteHighNibbles+0x30>
    275a:	81 30       	cpi	r24, 0x01	; 1
    275c:	40 f0       	brcs	.+16     	; 0x276e <DIO_voidWriteHighNibbles+0x20>
    275e:	82 30       	cpi	r24, 0x02	; 2
    2760:	f1 f0       	breq	.+60     	; 0x279e <DIO_voidWriteHighNibbles+0x50>
    2762:	83 30       	cpi	r24, 0x03	; 3
    2764:	a1 f0       	breq	.+40     	; 0x278e <DIO_voidWriteHighNibbles+0x40>
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
			PORTB_Register|=Copy_u8value;
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
			PORTC_Register|=Copy_u8value;
    2766:	81 e0       	ldi	r24, 0x01	; 1
    2768:	08 95       	ret
DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{

	DIO_ErrorStatus LOC_enumState = DIO_OK ;

	if ( (Copy_u8PORT <= DIO_PORTD))
    276a:	80 e0       	ldi	r24, 0x00	; 0
    276c:	08 95       	ret
	{
		Copy_u8value = (Copy_u8value<<4) ;
		switch(Copy_u8PORT)
		{
		case DIO_PORTA :
			PORTA_Register&=0x0f;                   // make sure the high bits = 0000
    276e:	8b b3       	in	r24, 0x1b	; 27
    2770:	8f 70       	andi	r24, 0x0F	; 15
    2772:	8b bb       	out	0x1b, r24	; 27
			PORTA_Register|=Copy_u8value;			//Set only the high nibble of the port A by the given value
    2774:	8b b3       	in	r24, 0x1b	; 27
    2776:	68 2b       	or	r22, r24
    2778:	6b bb       	out	0x1b, r22	; 27
    277a:	81 e0       	ldi	r24, 0x01	; 1
    277c:	08 95       	ret
			break ;
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
    277e:	88 b3       	in	r24, 0x18	; 24
    2780:	8f 70       	andi	r24, 0x0F	; 15
    2782:	88 bb       	out	0x18, r24	; 24
			PORTB_Register|=Copy_u8value;
    2784:	88 b3       	in	r24, 0x18	; 24
    2786:	68 2b       	or	r22, r24
    2788:	68 bb       	out	0x18, r22	; 24
    278a:	81 e0       	ldi	r24, 0x01	; 1
    278c:	08 95       	ret
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
			PORTC_Register|=Copy_u8value;
			break ;
		case DIO_PORTD:
			PORTD_Register&=0x0f;                 //Set only the high nibble of the port D by the given value
    278e:	82 b3       	in	r24, 0x12	; 18
    2790:	8f 70       	andi	r24, 0x0F	; 15
    2792:	82 bb       	out	0x12, r24	; 18
			PORTD_Register|=Copy_u8value;
    2794:	82 b3       	in	r24, 0x12	; 18
    2796:	68 2b       	or	r22, r24
    2798:	62 bb       	out	0x12, r22	; 18
    279a:	81 e0       	ldi	r24, 0x01	; 1
		LOC_enumState = DIO_NOK;
	}

	return LOC_enumState ;

}
    279c:	08 95       	ret
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
			PORTB_Register|=Copy_u8value;
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
    279e:	85 b3       	in	r24, 0x15	; 21
    27a0:	8f 70       	andi	r24, 0x0F	; 15
    27a2:	85 bb       	out	0x15, r24	; 21
			PORTC_Register|=Copy_u8value;
    27a4:	85 b3       	in	r24, 0x15	; 21
    27a6:	68 2b       	or	r22, r24
    27a8:	65 bb       	out	0x15, r22	; 21
    27aa:	81 e0       	ldi	r24, 0x01	; 1
    27ac:	08 95       	ret

000027ae <DIO_voidWriteLowNibbles>:
DIO_ErrorStatus DIO_voidWriteLowNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
	DIO_ErrorStatus LOC_enumState = DIO_OK ;


	if ( (Copy_u8PORT <= DIO_PORTD))
    27ae:	84 30       	cpi	r24, 0x04	; 4
    27b0:	58 f4       	brcc	.+22     	; 0x27c8 <DIO_voidWriteLowNibbles+0x1a>
	{
		Copy_u8value&=0x0f;
    27b2:	6f 70       	andi	r22, 0x0F	; 15
		switch(Copy_u8PORT)
    27b4:	81 30       	cpi	r24, 0x01	; 1
    27b6:	91 f0       	breq	.+36     	; 0x27dc <DIO_voidWriteLowNibbles+0x2e>
    27b8:	81 30       	cpi	r24, 0x01	; 1
    27ba:	40 f0       	brcs	.+16     	; 0x27cc <DIO_voidWriteLowNibbles+0x1e>
    27bc:	82 30       	cpi	r24, 0x02	; 2
    27be:	f1 f0       	breq	.+60     	; 0x27fc <DIO_voidWriteLowNibbles+0x4e>
    27c0:	83 30       	cpi	r24, 0x03	; 3
    27c2:	a1 f0       	breq	.+40     	; 0x27ec <DIO_voidWriteLowNibbles+0x3e>
			PORTB_Register &= 0xf0;                 //Set only the high nibble of the port B by the given value
			PORTB_Register |= Copy_u8value;
			break ;
		case DIO_PORTC :
			PORTC_Register &= 0xf0;                 //Set only the high nibble of the port C by the given value
			PORTC_Register |= Copy_u8value;
    27c4:	81 e0       	ldi	r24, 0x01	; 1
    27c6:	08 95       	ret
DIO_ErrorStatus DIO_voidWriteLowNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
	DIO_ErrorStatus LOC_enumState = DIO_OK ;


	if ( (Copy_u8PORT <= DIO_PORTD))
    27c8:	80 e0       	ldi	r24, 0x00	; 0
    27ca:	08 95       	ret
	{
		Copy_u8value&=0x0f;
		switch(Copy_u8PORT)
		{
		case DIO_PORTA :
			PORTA_Register &= 0xf0;                 //Set only the high nibble of the port A by the given value
    27cc:	8b b3       	in	r24, 0x1b	; 27
    27ce:	80 7f       	andi	r24, 0xF0	; 240
    27d0:	8b bb       	out	0x1b, r24	; 27
			PORTA_Register |= Copy_u8value;
    27d2:	8b b3       	in	r24, 0x1b	; 27
    27d4:	68 2b       	or	r22, r24
    27d6:	6b bb       	out	0x1b, r22	; 27
    27d8:	81 e0       	ldi	r24, 0x01	; 1
    27da:	08 95       	ret
			break ;
		case DIO_PORTB:
			PORTB_Register &= 0xf0;                 //Set only the high nibble of the port B by the given value
    27dc:	88 b3       	in	r24, 0x18	; 24
    27de:	80 7f       	andi	r24, 0xF0	; 240
    27e0:	88 bb       	out	0x18, r24	; 24
			PORTB_Register |= Copy_u8value;
    27e2:	88 b3       	in	r24, 0x18	; 24
    27e4:	68 2b       	or	r22, r24
    27e6:	68 bb       	out	0x18, r22	; 24
    27e8:	81 e0       	ldi	r24, 0x01	; 1
    27ea:	08 95       	ret
		case DIO_PORTC :
			PORTC_Register &= 0xf0;                 //Set only the high nibble of the port C by the given value
			PORTC_Register |= Copy_u8value;
			break ;
		case DIO_PORTD:
			PORTD_Register &= 0xf0;                 //Set only the high nibble of the port D by the given value
    27ec:	82 b3       	in	r24, 0x12	; 18
    27ee:	80 7f       	andi	r24, 0xF0	; 240
    27f0:	82 bb       	out	0x12, r24	; 18
			PORTD_Register |= Copy_u8value;
    27f2:	82 b3       	in	r24, 0x12	; 18
    27f4:	68 2b       	or	r22, r24
    27f6:	62 bb       	out	0x12, r22	; 18
    27f8:	81 e0       	ldi	r24, 0x01	; 1
		LOC_enumState = DIO_NOK;
	}

	return LOC_enumState ;

}
    27fa:	08 95       	ret
		case DIO_PORTB:
			PORTB_Register &= 0xf0;                 //Set only the high nibble of the port B by the given value
			PORTB_Register |= Copy_u8value;
			break ;
		case DIO_PORTC :
			PORTC_Register &= 0xf0;                 //Set only the high nibble of the port C by the given value
    27fc:	85 b3       	in	r24, 0x15	; 21
    27fe:	80 7f       	andi	r24, 0xF0	; 240
    2800:	85 bb       	out	0x15, r24	; 21
			PORTC_Register |= Copy_u8value;
    2802:	85 b3       	in	r24, 0x15	; 21
    2804:	68 2b       	or	r22, r24
    2806:	65 bb       	out	0x15, r22	; 21
    2808:	81 e0       	ldi	r24, 0x01	; 1
    280a:	08 95       	ret

0000280c <SW_DisablePullup>:
 * Breif :this function DISABLE internal pullup
 * parameters :struct has the switch port ,pin ,status
 *  return :void 
 * */
void SW_DisablePullup  ( SW_Type SW_Config  )
{
    280c:	df 93       	push	r29
    280e:	cf 93       	push	r28
    2810:	00 d0       	rcall	.+0      	; 0x2812 <SW_DisablePullup+0x6>
    2812:	0f 92       	push	r0
    2814:	cd b7       	in	r28, 0x3d	; 61
    2816:	de b7       	in	r29, 0x3e	; 62
    2818:	69 83       	std	Y+1, r22	; 0x01
    281a:	7a 83       	std	Y+2, r23	; 0x02
    281c:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT( SFIOR,PUD );
    281e:	80 b7       	in	r24, 0x30	; 48
    2820:	84 60       	ori	r24, 0x04	; 4
    2822:	80 bf       	out	0x30, r24	; 48
}
    2824:	0f 90       	pop	r0
    2826:	0f 90       	pop	r0
    2828:	0f 90       	pop	r0
    282a:	cf 91       	pop	r28
    282c:	df 91       	pop	r29
    282e:	08 95       	ret

00002830 <SW_u8GetPressed>:
* Breif : This Function read Button status
* Parameters :   => struct has the switch port , pin , status
* return : switch status
*/

u8   SW_u8GetPressed ( SW_Type SW_Config ){
    2830:	df 93       	push	r29
    2832:	cf 93       	push	r28
    2834:	00 d0       	rcall	.+0      	; 0x2836 <SW_u8GetPressed+0x6>
    2836:	00 d0       	rcall	.+0      	; 0x2838 <SW_u8GetPressed+0x8>
    2838:	cd b7       	in	r28, 0x3d	; 61
    283a:	de b7       	in	r29, 0x3e	; 62
    283c:	26 2f       	mov	r18, r22
    283e:	6a 83       	std	Y+2, r22	; 0x02
    2840:	7b 83       	std	Y+3, r23	; 0x03
    2842:	8c 83       	std	Y+4, r24	; 0x04
    2844:	67 2f       	mov	r22, r23
	
	u8 LOC_u8Result = SW_NOT_PRESSED ;
	u8 LOC_u8PinVal = SW_NOT_PRESSED ;
    2846:	19 82       	std	Y+1, r1	; 0x01
	
	if ( (SW_Config.Pull_State == SW_Int_PULL_UP) || (SW_Config.Pull_State == SW_Ext_PULL_UP) )
    2848:	82 30       	cpi	r24, 0x02	; 2
    284a:	00 f1       	brcs	.+64     	; 0x288c <SW_u8GetPressed+0x5c>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
		}

	}
	else if (SW_Config.Pull_State == SW_Ext_PULL_DOWN)
    284c:	82 30       	cpi	r24, 0x02	; 2
    284e:	49 f0       	breq	.+18     	; 0x2862 <SW_u8GetPressed+0x32>
	{
		DIO_enumGetPinValue( SW_Config.Port , SW_Config.Pin , &LOC_u8PinVal );
		
		if (LOC_u8PinVal==0)
    2850:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
		
	return LOC_u8Result ;
	
}
    2852:	89 2f       	mov	r24, r25
    2854:	0f 90       	pop	r0
    2856:	0f 90       	pop	r0
    2858:	0f 90       	pop	r0
    285a:	0f 90       	pop	r0
    285c:	cf 91       	pop	r28
    285e:	df 91       	pop	r29
    2860:	08 95       	ret
		}

	}
	else if (SW_Config.Pull_State == SW_Ext_PULL_DOWN)
	{
		DIO_enumGetPinValue( SW_Config.Port , SW_Config.Pin , &LOC_u8PinVal );
    2862:	82 2f       	mov	r24, r18
    2864:	ae 01       	movw	r20, r28
    2866:	4f 5f       	subi	r20, 0xFF	; 255
    2868:	5f 4f       	sbci	r21, 0xFF	; 255
    286a:	0e 94 1f 12 	call	0x243e	; 0x243e <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    286e:	89 81       	ldd	r24, Y+1	; 0x01
    2870:	88 23       	and	r24, r24
    2872:	71 f3       	breq	.-36     	; 0x2850 <SW_u8GetPressed+0x20>
    2874:	90 e0       	ldi	r25, 0x00	; 0
    2876:	81 30       	cpi	r24, 0x01	; 1
    2878:	61 f7       	brne	.-40     	; 0x2852 <SW_u8GetPressed+0x22>
    287a:	91 e0       	ldi	r25, 0x01	; 1
		}
	}
		
	return LOC_u8Result ;
	
}
    287c:	89 2f       	mov	r24, r25
    287e:	0f 90       	pop	r0
    2880:	0f 90       	pop	r0
    2882:	0f 90       	pop	r0
    2884:	0f 90       	pop	r0
    2886:	cf 91       	pop	r28
    2888:	df 91       	pop	r29
    288a:	08 95       	ret
	u8 LOC_u8Result = SW_NOT_PRESSED ;
	u8 LOC_u8PinVal = SW_NOT_PRESSED ;
	
	if ( (SW_Config.Pull_State == SW_Int_PULL_UP) || (SW_Config.Pull_State == SW_Ext_PULL_UP) )
	{
		DIO_enumGetPinValue( SW_Config.Port , SW_Config.Pin , &LOC_u8PinVal );
    288c:	82 2f       	mov	r24, r18
    288e:	ae 01       	movw	r20, r28
    2890:	4f 5f       	subi	r20, 0xFF	; 255
    2892:	5f 4f       	sbci	r21, 0xFF	; 255
    2894:	0e 94 1f 12 	call	0x243e	; 0x243e <DIO_enumGetPinValue>
    2898:	90 e0       	ldi	r25, 0x00	; 0
    289a:	89 81       	ldd	r24, Y+1	; 0x01
    289c:	88 23       	and	r24, r24
    289e:	c9 f6       	brne	.-78     	; 0x2852 <SW_u8GetPressed+0x22>
    28a0:	ec cf       	rjmp	.-40     	; 0x287a <SW_u8GetPressed+0x4a>

000028a2 <SW_EnablePullup>:
 * parameters : =>struct has the switch port ,pin ,status
 * return :void 
 * */

void SW_EnablePullup   (  SW_Type SW_Config  )
{
    28a2:	df 93       	push	r29
    28a4:	cf 93       	push	r28
    28a6:	00 d0       	rcall	.+0      	; 0x28a8 <SW_EnablePullup+0x6>
    28a8:	0f 92       	push	r0
    28aa:	cd b7       	in	r28, 0x3d	; 61
    28ac:	de b7       	in	r29, 0x3e	; 62
    28ae:	96 2f       	mov	r25, r22
    28b0:	69 83       	std	Y+1, r22	; 0x01
    28b2:	67 2f       	mov	r22, r23
    28b4:	7a 83       	std	Y+2, r23	; 0x02
    28b6:	8b 83       	std	Y+3, r24	; 0x03
	
	DIO_enumSetPinValue(  SW_Config.Port , SW_Config.Pin , DIO_PIN_HIGH   );	
    28b8:	89 2f       	mov	r24, r25
    28ba:	41 e0       	ldi	r20, 0x01	; 1
    28bc:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	
}
    28c0:	0f 90       	pop	r0
    28c2:	0f 90       	pop	r0
    28c4:	0f 90       	pop	r0
    28c6:	cf 91       	pop	r28
    28c8:	df 91       	pop	r29
    28ca:	08 95       	ret

000028cc <SW_voidInit>:
/*
* Breif : This Function initialize the pin which connected to Push Button as Pull Up Input pin
* Parameters :   => struct has the switch port , pin , status
* return : void 
*/
void SW_voidInit      ( SW_Type SW_Config ){
    28cc:	0f 93       	push	r16
    28ce:	1f 93       	push	r17
    28d0:	df 93       	push	r29
    28d2:	cf 93       	push	r28
    28d4:	00 d0       	rcall	.+0      	; 0x28d6 <SW_voidInit+0xa>
    28d6:	0f 92       	push	r0
    28d8:	cd b7       	in	r28, 0x3d	; 61
    28da:	de b7       	in	r29, 0x3e	; 62
    28dc:	69 83       	std	Y+1, r22	; 0x01
    28de:	7a 83       	std	Y+2, r23	; 0x02
    28e0:	8b 83       	std	Y+3, r24	; 0x03
    28e2:	06 2f       	mov	r16, r22
    28e4:	17 2f       	mov	r17, r23
	
	DIO_enumSetPinDirection( SW_Config.Port , SW_Config.Pin , DIO_PIN_INPUT );
    28e6:	86 2f       	mov	r24, r22
    28e8:	67 2f       	mov	r22, r23
    28ea:	40 e0       	ldi	r20, 0x00	; 0
    28ec:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	
	/* If Sw is Internal Pull Up */
	if( SW_Config.Pull_State == SW_Int_PULL_UP ){
    28f0:	8b 81       	ldd	r24, Y+3	; 0x03
    28f2:	88 23       	and	r24, r24
    28f4:	29 f4       	brne	.+10     	; 0x2900 <SW_voidInit+0x34>
		
		DIO_enumSetPinValue    ( SW_Config.Port , SW_Config.Pin , DIO_PIN_HIGH  );
    28f6:	80 2f       	mov	r24, r16
    28f8:	61 2f       	mov	r22, r17
    28fa:	41 e0       	ldi	r20, 0x01	; 1
    28fc:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		
		/* we could use DIO_enumConnectPullup */
	}
	
}
    2900:	0f 90       	pop	r0
    2902:	0f 90       	pop	r0
    2904:	0f 90       	pop	r0
    2906:	cf 91       	pop	r28
    2908:	df 91       	pop	r29
    290a:	1f 91       	pop	r17
    290c:	0f 91       	pop	r16
    290e:	08 95       	ret

00002910 <SSD_voidDisable>:
/*
 * Breif : This Function disable common pin
 * Parameters : => struct has the SSD type , data port and enable(port & pin)
 * return : void
 */
void SSD_voidDisable   ( SSD_Type Copy_structConfig ){
    2910:	0f 93       	push	r16
    2912:	1f 93       	push	r17
    2914:	18 2f       	mov	r17, r24
    2916:	09 2f       	mov	r16, r25

	if( Copy_structConfig.Type == SSD_COMMON_CATHODE ){
    2918:	66 23       	and	r22, r22
    291a:	29 f0       	breq	.+10     	; 0x2926 <SSD_voidDisable+0x16>

		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );

	}
	else if( Copy_structConfig.Type == SSD_COMMON_ANODE ){
    291c:	61 30       	cpi	r22, 0x01	; 1
    291e:	79 f0       	breq	.+30     	; 0x293e <SSD_voidDisable+0x2e>
		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_LOW );

	}

}
    2920:	1f 91       	pop	r17
    2922:	0f 91       	pop	r16
    2924:	08 95       	ret
 */
void SSD_voidDisable   ( SSD_Type Copy_structConfig ){

	if( Copy_structConfig.Type == SSD_COMMON_CATHODE ){

		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
    2926:	69 2f       	mov	r22, r25
    2928:	41 e0       	ldi	r20, 0x01	; 1
    292a:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
    292e:	81 2f       	mov	r24, r17
    2930:	60 2f       	mov	r22, r16
    2932:	41 e0       	ldi	r20, 0x01	; 1
    2934:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_LOW );

	}

}
    2938:	1f 91       	pop	r17
    293a:	0f 91       	pop	r16
    293c:	08 95       	ret
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );

	}
	else if( Copy_structConfig.Type == SSD_COMMON_ANODE ){

		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
    293e:	69 2f       	mov	r22, r25
    2940:	41 e0       	ldi	r20, 0x01	; 1
    2942:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_LOW );
    2946:	81 2f       	mov	r24, r17
    2948:	60 2f       	mov	r22, r16
    294a:	40 e0       	ldi	r20, 0x00	; 0
    294c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>

	}

}
    2950:	1f 91       	pop	r17
    2952:	0f 91       	pop	r16
    2954:	08 95       	ret

00002956 <SSD_voidEnable>:
/*
 * Breif : This Function enable common pin
 * Parameters : => struct has the SSD type , data port and enable(port & pin)
 * return : void
 */
void SSD_voidEnable    ( SSD_Type Copy_structConfig ){
    2956:	0f 93       	push	r16
    2958:	1f 93       	push	r17
    295a:	18 2f       	mov	r17, r24
    295c:	09 2f       	mov	r16, r25

	if( Copy_structConfig.Type == SSD_COMMON_CATHODE ){
    295e:	66 23       	and	r22, r22
    2960:	29 f0       	breq	.+10     	; 0x296c <SSD_voidEnable+0x16>

		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_LOW );

	}else if( Copy_structConfig.Type == SSD_COMMON_ANODE ){
    2962:	61 30       	cpi	r22, 0x01	; 1
    2964:	79 f0       	breq	.+30     	; 0x2984 <SSD_voidEnable+0x2e>
		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );

	}

}
    2966:	1f 91       	pop	r17
    2968:	0f 91       	pop	r16
    296a:	08 95       	ret
 */
void SSD_voidEnable    ( SSD_Type Copy_structConfig ){

	if( Copy_structConfig.Type == SSD_COMMON_CATHODE ){

		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
    296c:	69 2f       	mov	r22, r25
    296e:	41 e0       	ldi	r20, 0x01	; 1
    2970:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_LOW );
    2974:	81 2f       	mov	r24, r17
    2976:	60 2f       	mov	r22, r16
    2978:	40 e0       	ldi	r20, 0x00	; 0
    297a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );

	}

}
    297e:	1f 91       	pop	r17
    2980:	0f 91       	pop	r16
    2982:	08 95       	ret
		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_LOW );

	}else if( Copy_structConfig.Type == SSD_COMMON_ANODE ){

		DIO_enumSetPinDirection( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
    2984:	69 2f       	mov	r22, r25
    2986:	41 e0       	ldi	r20, 0x01	; 1
    2988:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
		DIO_enumSetPinValue( Copy_structConfig.EnablePort , Copy_structConfig.EnablePin , DIO_PIN_HIGH );
    298c:	81 2f       	mov	r24, r17
    298e:	60 2f       	mov	r22, r16
    2990:	41 e0       	ldi	r20, 0x01	; 1
    2992:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>

	}

}
    2996:	1f 91       	pop	r17
    2998:	0f 91       	pop	r16
    299a:	08 95       	ret

0000299c <SSD_voidSendPart>:
 * Parameters : =>stuct has the SSD tybe ,data Port and enable (Port ,Pin)
 * return :void
 * */
void SSD_voidSendPart( SSD_Type  Copy_structConfig , u8 Copy_u8Part )
{
	if ( Copy_structConfig.Type == SSD_COMMON_CATHODE ){
    299c:	66 23       	and	r22, r22
    299e:	19 f0       	breq	.+6      	; 0x29a6 <SSD_voidSendPart+0xa>

		DIO_enumSetPortValue(  Copy_structConfig.DataPort , Local_u8SSDPart[ Copy_u8Part ] );

	}else if ( Copy_structConfig.Type == SSD_COMMON_ANODE ){
    29a0:	61 30       	cpi	r22, 0x01	; 1
    29a2:	51 f0       	breq	.+20     	; 0x29b8 <SSD_voidSendPart+0x1c>
    29a4:	08 95       	ret
 * */
void SSD_voidSendPart( SSD_Type  Copy_structConfig , u8 Copy_u8Part )
{
	if ( Copy_structConfig.Type == SSD_COMMON_CATHODE ){

		DIO_enumSetPortValue(  Copy_structConfig.DataPort , Local_u8SSDPart[ Copy_u8Part ] );
    29a6:	e4 2f       	mov	r30, r20
    29a8:	f0 e0       	ldi	r31, 0x00	; 0
    29aa:	e0 52       	subi	r30, 0x20	; 32
    29ac:	fe 4f       	sbci	r31, 0xFE	; 254
    29ae:	87 2f       	mov	r24, r23
    29b0:	60 81       	ld	r22, Z
    29b2:	0e 94 50 13 	call	0x26a0	; 0x26a0 <DIO_enumSetPortValue>
    29b6:	08 95       	ret

	}else if ( Copy_structConfig.Type == SSD_COMMON_ANODE ){

		DIO_enumSetPortValue( Copy_structConfig.DataPort , ~( Local_u8SSDPart [ Copy_u8Part ] ) );
    29b8:	e4 2f       	mov	r30, r20
    29ba:	f0 e0       	ldi	r31, 0x00	; 0
    29bc:	e0 52       	subi	r30, 0x20	; 32
    29be:	fe 4f       	sbci	r31, 0xFE	; 254
    29c0:	60 81       	ld	r22, Z
    29c2:	60 95       	com	r22
    29c4:	87 2f       	mov	r24, r23
    29c6:	0e 94 50 13 	call	0x26a0	; 0x26a0 <DIO_enumSetPortValue>
    29ca:	08 95       	ret

000029cc <SSD_voidSendNumber>:
 * Parameters : => struct has the SSD type , data port and enable(port & pin)
 * return : void
 */
void SSD_voidSendNumber( SSD_Type Copy_structConfig , u8 Copy_u8Number ){

	if( Copy_structConfig.Type == SSD_COMMON_CATHODE ){
    29cc:	66 23       	and	r22, r22
    29ce:	19 f0       	breq	.+6      	; 0x29d6 <SSD_voidSendNumber+0xa>

		DIO_enumSetPortValue( Copy_structConfig.DataPort , Local_u8SSDNumbers[ Copy_u8Number ] );

	}else if( Copy_structConfig.Type == SSD_COMMON_ANODE ){
    29d0:	61 30       	cpi	r22, 0x01	; 1
    29d2:	51 f0       	breq	.+20     	; 0x29e8 <SSD_voidSendNumber+0x1c>
    29d4:	08 95       	ret
 */
void SSD_voidSendNumber( SSD_Type Copy_structConfig , u8 Copy_u8Number ){

	if( Copy_structConfig.Type == SSD_COMMON_CATHODE ){

		DIO_enumSetPortValue( Copy_structConfig.DataPort , Local_u8SSDNumbers[ Copy_u8Number ] );
    29d6:	e4 2f       	mov	r30, r20
    29d8:	f0 e0       	ldi	r31, 0x00	; 0
    29da:	e8 51       	subi	r30, 0x18	; 24
    29dc:	fe 4f       	sbci	r31, 0xFE	; 254
    29de:	87 2f       	mov	r24, r23
    29e0:	60 81       	ld	r22, Z
    29e2:	0e 94 50 13 	call	0x26a0	; 0x26a0 <DIO_enumSetPortValue>
    29e6:	08 95       	ret

	}else if( Copy_structConfig.Type == SSD_COMMON_ANODE ){

		DIO_enumSetPortValue( Copy_structConfig.DataPort , ~( Local_u8SSDNumbers[ Copy_u8Number ] ) );
    29e8:	e4 2f       	mov	r30, r20
    29ea:	f0 e0       	ldi	r31, 0x00	; 0
    29ec:	e8 51       	subi	r30, 0x18	; 24
    29ee:	fe 4f       	sbci	r31, 0xFE	; 254
    29f0:	60 81       	ld	r22, Z
    29f2:	60 95       	com	r22
    29f4:	87 2f       	mov	r24, r23
    29f6:	0e 94 50 13 	call	0x26a0	; 0x26a0 <DIO_enumSetPortValue>
    29fa:	08 95       	ret

000029fc <SSD_voidInitialDataPort>:
 * Parameters :
            =>Copy_u8PORT --> Port Name [ SSD_PORTA ,	SSD_PORTB , SSD_PORTC , SSD_PORTD ]
 * return : void
 */
void SSD_voidInitialDataPort  (SSD_Type Copy_structConfig )
{
    29fc:	87 2f       	mov	r24, r23
	DIO_enumSetPortDirection    ( Copy_structConfig.DataPort , 0xFF );
    29fe:	6f ef       	ldi	r22, 0xFF	; 255
    2a00:	0e 94 38 13 	call	0x2670	; 0x2670 <DIO_enumSetPortDirection>
}
    2a04:	08 95       	ret

00002a06 <LED_voidToggle>:
* Parameters :
             => struct has the led port , pin , status
* return : void 
*/
void LED_voidToggle      ( LED_Type LED )
{
    2a06:	df 93       	push	r29
    2a08:	cf 93       	push	r28
    2a0a:	00 d0       	rcall	.+0      	; 0x2a0c <LED_voidToggle+0x6>
    2a0c:	0f 92       	push	r0
    2a0e:	cd b7       	in	r28, 0x3d	; 61
    2a10:	de b7       	in	r29, 0x3e	; 62
    2a12:	96 2f       	mov	r25, r22
    2a14:	69 83       	std	Y+1, r22	; 0x01
    2a16:	67 2f       	mov	r22, r23
    2a18:	7a 83       	std	Y+2, r23	; 0x02
    2a1a:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue  ( LED.Port , LED.Pin );
    2a1c:	89 2f       	mov	r24, r25
    2a1e:	0e 94 5c 12 	call	0x24b8	; 0x24b8 <DIO_enumTogglePinValue>
}
    2a22:	0f 90       	pop	r0
    2a24:	0f 90       	pop	r0
    2a26:	0f 90       	pop	r0
    2a28:	cf 91       	pop	r28
    2a2a:	df 91       	pop	r29
    2a2c:	08 95       	ret

00002a2e <LED_voidOff>:
* Parameters :
             => struct has the led port , pin , status
* return : void 
*/
void LED_voidOff ( LED_Type LED )
{
    2a2e:	df 93       	push	r29
    2a30:	cf 93       	push	r28
    2a32:	00 d0       	rcall	.+0      	; 0x2a34 <LED_voidOff+0x6>
    2a34:	0f 92       	push	r0
    2a36:	cd b7       	in	r28, 0x3d	; 61
    2a38:	de b7       	in	r29, 0x3e	; 62
    2a3a:	26 2f       	mov	r18, r22
    2a3c:	69 83       	std	Y+1, r22	; 0x01
    2a3e:	7a 83       	std	Y+2, r23	; 0x02
    2a40:	8b 83       	std	Y+3, r24	; 0x03
    2a42:	67 2f       	mov	r22, r23
	
	if( LED.Active_State == ACTIVE_HIGH ){
    2a44:	81 30       	cpi	r24, 0x01	; 1
    2a46:	61 f0       	breq	.+24     	; 0x2a60 <LED_voidOff+0x32>
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_LOW  );
		
	}else if( LED.Active_State == ACTIVE_LOW ){
    2a48:	88 23       	and	r24, r24
    2a4a:	21 f4       	brne	.+8      	; 0x2a54 <LED_voidOff+0x26>
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_HIGH  );
    2a4c:	82 2f       	mov	r24, r18
    2a4e:	41 e0       	ldi	r20, 0x01	; 1
    2a50:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		
	}
	
}
    2a54:	0f 90       	pop	r0
    2a56:	0f 90       	pop	r0
    2a58:	0f 90       	pop	r0
    2a5a:	cf 91       	pop	r28
    2a5c:	df 91       	pop	r29
    2a5e:	08 95       	ret
void LED_voidOff ( LED_Type LED )
{
	
	if( LED.Active_State == ACTIVE_HIGH ){
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_LOW  );
    2a60:	82 2f       	mov	r24, r18
    2a62:	40 e0       	ldi	r20, 0x00	; 0
    2a64:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_HIGH  );
		
	}
	
}
    2a68:	0f 90       	pop	r0
    2a6a:	0f 90       	pop	r0
    2a6c:	0f 90       	pop	r0
    2a6e:	cf 91       	pop	r28
    2a70:	df 91       	pop	r29
    2a72:	08 95       	ret

00002a74 <LED_voidOn>:
* Parameters :
            => struct has the led port , pin , status
* return : void 
*/
void LED_voidOn  ( LED_Type LED )
{
    2a74:	df 93       	push	r29
    2a76:	cf 93       	push	r28
    2a78:	00 d0       	rcall	.+0      	; 0x2a7a <LED_voidOn+0x6>
    2a7a:	0f 92       	push	r0
    2a7c:	cd b7       	in	r28, 0x3d	; 61
    2a7e:	de b7       	in	r29, 0x3e	; 62
    2a80:	26 2f       	mov	r18, r22
    2a82:	69 83       	std	Y+1, r22	; 0x01
    2a84:	7a 83       	std	Y+2, r23	; 0x02
    2a86:	8b 83       	std	Y+3, r24	; 0x03
    2a88:	67 2f       	mov	r22, r23
	
	if( LED.Active_State == ACTIVE_HIGH ){
    2a8a:	81 30       	cpi	r24, 0x01	; 1
    2a8c:	61 f0       	breq	.+24     	; 0x2aa6 <LED_voidOn+0x32>
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_HIGH );
		
	}else if( LED.Active_State == ACTIVE_LOW ){
    2a8e:	88 23       	and	r24, r24
    2a90:	21 f4       	brne	.+8      	; 0x2a9a <LED_voidOn+0x26>
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_LOW  );
    2a92:	82 2f       	mov	r24, r18
    2a94:	40 e0       	ldi	r20, 0x00	; 0
    2a96:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		
	}
	
}
    2a9a:	0f 90       	pop	r0
    2a9c:	0f 90       	pop	r0
    2a9e:	0f 90       	pop	r0
    2aa0:	cf 91       	pop	r28
    2aa2:	df 91       	pop	r29
    2aa4:	08 95       	ret
void LED_voidOn  ( LED_Type LED )
{
	
	if( LED.Active_State == ACTIVE_HIGH ){
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_HIGH );
    2aa6:	82 2f       	mov	r24, r18
    2aa8:	41 e0       	ldi	r20, 0x01	; 1
    2aaa:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
		
		DIO_enumSetPinValue( LED.Port , LED.Pin , DIO_PIN_LOW  );
		
	}
	
}
    2aae:	0f 90       	pop	r0
    2ab0:	0f 90       	pop	r0
    2ab2:	0f 90       	pop	r0
    2ab4:	cf 91       	pop	r28
    2ab6:	df 91       	pop	r29
    2ab8:	08 95       	ret

00002aba <LED_voidInit>:
* Parameters :
            => struct has the led port , pin , status
* return : void 
*/
void LED_voidInit( LED_Type LED )
{
    2aba:	df 93       	push	r29
    2abc:	cf 93       	push	r28
    2abe:	00 d0       	rcall	.+0      	; 0x2ac0 <LED_voidInit+0x6>
    2ac0:	0f 92       	push	r0
    2ac2:	cd b7       	in	r28, 0x3d	; 61
    2ac4:	de b7       	in	r29, 0x3e	; 62
    2ac6:	96 2f       	mov	r25, r22
    2ac8:	69 83       	std	Y+1, r22	; 0x01
    2aca:	67 2f       	mov	r22, r23
    2acc:	7a 83       	std	Y+2, r23	; 0x02
    2ace:	8b 83       	std	Y+3, r24	; 0x03
	
	DIO_enumSetPinDirection( LED.Port , LED.Pin , DIO_PIN_OUTPUT );
    2ad0:	89 2f       	mov	r24, r25
    2ad2:	41 e0       	ldi	r20, 0x01	; 1
    2ad4:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	
}
    2ad8:	0f 90       	pop	r0
    2ada:	0f 90       	pop	r0
    2adc:	0f 90       	pop	r0
    2ade:	cf 91       	pop	r28
    2ae0:	df 91       	pop	r29
    2ae2:	08 95       	ret

00002ae4 <CLCD_voidSendCommand>:
* Parameters :
            => Copy_u8Command --> Command number
* return : nothing
*Hint : RS pin Mode is the difference between this function and the previous (CLCD_voidSendData)
*/
void CLCD_voidSendCommand ( u8 Copy_u8Command ){
    2ae4:	ef 92       	push	r14
    2ae6:	ff 92       	push	r15
    2ae8:	1f 93       	push	r17
    2aea:	18 2f       	mov	r17, r24
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2aec:	81 e0       	ldi	r24, 0x01	; 1
    2aee:	61 e0       	ldi	r22, 0x01	; 1
    2af0:	40 e0       	ldi	r20, 0x00	; 0
    2af2:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2af6:	81 e0       	ldi	r24, 0x01	; 1
    2af8:	62 e0       	ldi	r22, 0x02	; 2
    2afa:	40 e0       	ldi	r20, 0x00	; 0
    2afc:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2b00:	61 2f       	mov	r22, r17
    2b02:	62 95       	swap	r22
    2b04:	6f 70       	andi	r22, 0x0F	; 15
    2b06:	80 e0       	ldi	r24, 0x00	; 0
    2b08:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2b0c:	81 e0       	ldi	r24, 0x01	; 1
    2b0e:	63 e0       	ldi	r22, 0x03	; 3
    2b10:	41 e0       	ldi	r20, 0x01	; 1
    2b12:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2b16:	80 ed       	ldi	r24, 0xD0	; 208
    2b18:	e8 2e       	mov	r14, r24
    2b1a:	87 e0       	ldi	r24, 0x07	; 7
    2b1c:	f8 2e       	mov	r15, r24
    2b1e:	c7 01       	movw	r24, r14
    2b20:	01 97       	sbiw	r24, 0x01	; 1
    2b22:	f1 f7       	brne	.-4      	; 0x2b20 <CLCD_voidSendCommand+0x3c>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2b24:	81 e0       	ldi	r24, 0x01	; 1
    2b26:	63 e0       	ldi	r22, 0x03	; 3
    2b28:	40 e0       	ldi	r20, 0x00	; 0
    2b2a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2b2e:	c7 01       	movw	r24, r14
    2b30:	01 97       	sbiw	r24, 0x01	; 1
    2b32:	f1 f7       	brne	.-4      	; 0x2b30 <CLCD_voidSendCommand+0x4c>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2b34:	80 e0       	ldi	r24, 0x00	; 0
    2b36:	61 2f       	mov	r22, r17
    2b38:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2b3c:	81 e0       	ldi	r24, 0x01	; 1
    2b3e:	63 e0       	ldi	r22, 0x03	; 3
    2b40:	41 e0       	ldi	r20, 0x01	; 1
    2b42:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2b46:	c7 01       	movw	r24, r14
    2b48:	01 97       	sbiw	r24, 0x01	; 1
    2b4a:	f1 f7       	brne	.-4      	; 0x2b48 <CLCD_voidSendCommand+0x64>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2b4c:	81 e0       	ldi	r24, 0x01	; 1
    2b4e:	63 e0       	ldi	r22, 0x03	; 3
    2b50:	40 e0       	ldi	r20, 0x00	; 0
    2b52:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2b56:	c7 01       	movw	r24, r14
    2b58:	01 97       	sbiw	r24, 0x01	; 1
    2b5a:	f1 f7       	brne	.-4      	; 0x2b58 <CLCD_voidSendCommand+0x74>
    2b5c:	c7 01       	movw	r24, r14
    2b5e:	01 97       	sbiw	r24, 0x01	; 1
    2b60:	f1 f7       	brne	.-4      	; 0x2b5e <CLCD_voidSendCommand+0x7a>

	#endif

	_delay_ms(1);

}
    2b62:	1f 91       	pop	r17
    2b64:	ff 90       	pop	r15
    2b66:	ef 90       	pop	r14
    2b68:	08 95       	ret

00002b6a <CLCD_voidSendData>:
* Breif : This Function send data to the port which is defined in config.h
* Parameters :
            => Copy_u8Data --> Data that you want to display (for every pixel )
* return : nothing
*/
void CLCD_voidSendData    ( u8 Copy_u8Data ){
    2b6a:	ef 92       	push	r14
    2b6c:	ff 92       	push	r15
    2b6e:	1f 93       	push	r17
    2b70:	18 2f       	mov	r17, r24
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    2b72:	81 e0       	ldi	r24, 0x01	; 1
    2b74:	61 e0       	ldi	r22, 0x01	; 1
    2b76:	41 e0       	ldi	r20, 0x01	; 1
    2b78:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2b7c:	81 e0       	ldi	r24, 0x01	; 1
    2b7e:	62 e0       	ldi	r22, 0x02	; 2
    2b80:	40 e0       	ldi	r20, 0x00	; 0
    2b82:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    2b86:	61 2f       	mov	r22, r17
    2b88:	62 95       	swap	r22
    2b8a:	6f 70       	andi	r22, 0x0F	; 15
    2b8c:	80 e0       	ldi	r24, 0x00	; 0
    2b8e:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2b92:	81 e0       	ldi	r24, 0x01	; 1
    2b94:	63 e0       	ldi	r22, 0x03	; 3
    2b96:	41 e0       	ldi	r20, 0x01	; 1
    2b98:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2b9c:	90 ed       	ldi	r25, 0xD0	; 208
    2b9e:	e9 2e       	mov	r14, r25
    2ba0:	97 e0       	ldi	r25, 0x07	; 7
    2ba2:	f9 2e       	mov	r15, r25
    2ba4:	c7 01       	movw	r24, r14
    2ba6:	01 97       	sbiw	r24, 0x01	; 1
    2ba8:	f1 f7       	brne	.-4      	; 0x2ba6 <CLCD_voidSendData+0x3c>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2baa:	81 e0       	ldi	r24, 0x01	; 1
    2bac:	63 e0       	ldi	r22, 0x03	; 3
    2bae:	40 e0       	ldi	r20, 0x00	; 0
    2bb0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2bb4:	c7 01       	movw	r24, r14
    2bb6:	01 97       	sbiw	r24, 0x01	; 1
    2bb8:	f1 f7       	brne	.-4      	; 0x2bb6 <CLCD_voidSendData+0x4c>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    2bba:	80 e0       	ldi	r24, 0x00	; 0
    2bbc:	61 2f       	mov	r22, r17
    2bbe:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2bc2:	81 e0       	ldi	r24, 0x01	; 1
    2bc4:	63 e0       	ldi	r22, 0x03	; 3
    2bc6:	41 e0       	ldi	r20, 0x01	; 1
    2bc8:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2bcc:	c7 01       	movw	r24, r14
    2bce:	01 97       	sbiw	r24, 0x01	; 1
    2bd0:	f1 f7       	brne	.-4      	; 0x2bce <CLCD_voidSendData+0x64>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2bd2:	81 e0       	ldi	r24, 0x01	; 1
    2bd4:	63 e0       	ldi	r22, 0x03	; 3
    2bd6:	40 e0       	ldi	r20, 0x00	; 0
    2bd8:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2bdc:	c7 01       	movw	r24, r14
    2bde:	01 97       	sbiw	r24, 0x01	; 1
    2be0:	f1 f7       	brne	.-4      	; 0x2bde <CLCD_voidSendData+0x74>
    2be2:	c7 01       	movw	r24, r14
    2be4:	01 97       	sbiw	r24, 0x01	; 1
    2be6:	f1 f7       	brne	.-4      	; 0x2be4 <CLCD_voidSendData+0x7a>

	#endif

	_delay_ms(1);

}
    2be8:	1f 91       	pop	r17
    2bea:	ff 90       	pop	r15
    2bec:	ef 90       	pop	r14
    2bee:	08 95       	ret

00002bf0 <CLCD_voidSendString>:
* Breif : This Function send string to the port which is defined in config.h
* Parameters :
            => * Copy_u8ptrString  --> Pointer to the string
* return : nothing
*/
void CLCD_voidSendString  ( const u8 * Copy_u8ptrString ){
    2bf0:	ef 92       	push	r14
    2bf2:	ff 92       	push	r15
    2bf4:	0f 93       	push	r16
    2bf6:	1f 93       	push	r17
    2bf8:	cf 93       	push	r28
    2bfa:	df 93       	push	r29
    2bfc:	7c 01       	movw	r14, r24

	u8 LOC_u8Iterator = 0 ;

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){
    2bfe:	fc 01       	movw	r30, r24
    2c00:	10 81       	ld	r17, Z
    2c02:	11 23       	and	r17, r17
    2c04:	09 f4       	brne	.+2      	; 0x2c08 <CLCD_voidSendString+0x18>
    2c06:	42 c0       	rjmp	.+132    	; 0x2c8c <CLCD_voidSendString+0x9c>
    2c08:	00 e0       	ldi	r16, 0x00	; 0
    2c0a:	c0 ed       	ldi	r28, 0xD0	; 208
    2c0c:	d7 e0       	ldi	r29, 0x07	; 7
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    2c0e:	81 e0       	ldi	r24, 0x01	; 1
    2c10:	61 e0       	ldi	r22, 0x01	; 1
    2c12:	41 e0       	ldi	r20, 0x01	; 1
    2c14:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2c18:	81 e0       	ldi	r24, 0x01	; 1
    2c1a:	62 e0       	ldi	r22, 0x02	; 2
    2c1c:	40 e0       	ldi	r20, 0x00	; 0
    2c1e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    2c22:	61 2f       	mov	r22, r17
    2c24:	62 95       	swap	r22
    2c26:	6f 70       	andi	r22, 0x0F	; 15
    2c28:	80 e0       	ldi	r24, 0x00	; 0
    2c2a:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2c2e:	81 e0       	ldi	r24, 0x01	; 1
    2c30:	63 e0       	ldi	r22, 0x03	; 3
    2c32:	41 e0       	ldi	r20, 0x01	; 1
    2c34:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2c38:	ce 01       	movw	r24, r28
    2c3a:	01 97       	sbiw	r24, 0x01	; 1
    2c3c:	f1 f7       	brne	.-4      	; 0x2c3a <CLCD_voidSendString+0x4a>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2c3e:	81 e0       	ldi	r24, 0x01	; 1
    2c40:	63 e0       	ldi	r22, 0x03	; 3
    2c42:	40 e0       	ldi	r20, 0x00	; 0
    2c44:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2c48:	ce 01       	movw	r24, r28
    2c4a:	01 97       	sbiw	r24, 0x01	; 1
    2c4c:	f1 f7       	brne	.-4      	; 0x2c4a <CLCD_voidSendString+0x5a>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    2c4e:	80 e0       	ldi	r24, 0x00	; 0
    2c50:	61 2f       	mov	r22, r17
    2c52:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2c56:	81 e0       	ldi	r24, 0x01	; 1
    2c58:	63 e0       	ldi	r22, 0x03	; 3
    2c5a:	41 e0       	ldi	r20, 0x01	; 1
    2c5c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2c60:	ce 01       	movw	r24, r28
    2c62:	01 97       	sbiw	r24, 0x01	; 1
    2c64:	f1 f7       	brne	.-4      	; 0x2c62 <CLCD_voidSendString+0x72>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2c66:	81 e0       	ldi	r24, 0x01	; 1
    2c68:	63 e0       	ldi	r22, 0x03	; 3
    2c6a:	40 e0       	ldi	r20, 0x00	; 0
    2c6c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2c70:	ce 01       	movw	r24, r28
    2c72:	01 97       	sbiw	r24, 0x01	; 1
    2c74:	f1 f7       	brne	.-4      	; 0x2c72 <CLCD_voidSendString+0x82>
    2c76:	ce 01       	movw	r24, r28
    2c78:	01 97       	sbiw	r24, 0x01	; 1
    2c7a:	f1 f7       	brne	.-4      	; 0x2c78 <CLCD_voidSendString+0x88>
	u8 LOC_u8Iterator = 0 ;

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){

		CLCD_voidSendData( Copy_u8ptrString[LOC_u8Iterator] );
		LOC_u8Iterator++ ;
    2c7c:	0f 5f       	subi	r16, 0xFF	; 255
*/
void CLCD_voidSendString  ( const u8 * Copy_u8ptrString ){

	u8 LOC_u8Iterator = 0 ;

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){
    2c7e:	f7 01       	movw	r30, r14
    2c80:	e0 0f       	add	r30, r16
    2c82:	f1 1d       	adc	r31, r1
    2c84:	10 81       	ld	r17, Z
    2c86:	11 23       	and	r17, r17
    2c88:	09 f0       	breq	.+2      	; 0x2c8c <CLCD_voidSendString+0x9c>
    2c8a:	c1 cf       	rjmp	.-126    	; 0x2c0e <CLCD_voidSendString+0x1e>
		CLCD_voidSendData( Copy_u8ptrString[LOC_u8Iterator] );
		LOC_u8Iterator++ ;

	}

}
    2c8c:	df 91       	pop	r29
    2c8e:	cf 91       	pop	r28
    2c90:	1f 91       	pop	r17
    2c92:	0f 91       	pop	r16
    2c94:	ff 90       	pop	r15
    2c96:	ef 90       	pop	r14
    2c98:	08 95       	ret

00002c9a <CLCD_voidClearScreen>:
* Breif : This Function clear LCD
* Parameters : nothing
* return : nothing
*/
void CLCD_voidClearScreen(void)
{
    2c9a:	0f 93       	push	r16
    2c9c:	1f 93       	push	r17
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2c9e:	81 e0       	ldi	r24, 0x01	; 1
    2ca0:	61 e0       	ldi	r22, 0x01	; 1
    2ca2:	40 e0       	ldi	r20, 0x00	; 0
    2ca4:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2ca8:	81 e0       	ldi	r24, 0x01	; 1
    2caa:	62 e0       	ldi	r22, 0x02	; 2
    2cac:	40 e0       	ldi	r20, 0x00	; 0
    2cae:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2cb2:	80 e0       	ldi	r24, 0x00	; 0
    2cb4:	60 e0       	ldi	r22, 0x00	; 0
    2cb6:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2cba:	81 e0       	ldi	r24, 0x01	; 1
    2cbc:	63 e0       	ldi	r22, 0x03	; 3
    2cbe:	41 e0       	ldi	r20, 0x01	; 1
    2cc0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2cc4:	00 ed       	ldi	r16, 0xD0	; 208
    2cc6:	17 e0       	ldi	r17, 0x07	; 7
    2cc8:	c8 01       	movw	r24, r16
    2cca:	01 97       	sbiw	r24, 0x01	; 1
    2ccc:	f1 f7       	brne	.-4      	; 0x2cca <CLCD_voidClearScreen+0x30>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2cce:	81 e0       	ldi	r24, 0x01	; 1
    2cd0:	63 e0       	ldi	r22, 0x03	; 3
    2cd2:	40 e0       	ldi	r20, 0x00	; 0
    2cd4:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2cd8:	c8 01       	movw	r24, r16
    2cda:	01 97       	sbiw	r24, 0x01	; 1
    2cdc:	f1 f7       	brne	.-4      	; 0x2cda <CLCD_voidClearScreen+0x40>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2cde:	80 e0       	ldi	r24, 0x00	; 0
    2ce0:	61 e0       	ldi	r22, 0x01	; 1
    2ce2:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2ce6:	81 e0       	ldi	r24, 0x01	; 1
    2ce8:	63 e0       	ldi	r22, 0x03	; 3
    2cea:	41 e0       	ldi	r20, 0x01	; 1
    2cec:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2cf0:	c8 01       	movw	r24, r16
    2cf2:	01 97       	sbiw	r24, 0x01	; 1
    2cf4:	f1 f7       	brne	.-4      	; 0x2cf2 <CLCD_voidClearScreen+0x58>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2cf6:	81 e0       	ldi	r24, 0x01	; 1
    2cf8:	63 e0       	ldi	r22, 0x03	; 3
    2cfa:	40 e0       	ldi	r20, 0x00	; 0
    2cfc:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2d00:	c8 01       	movw	r24, r16
    2d02:	01 97       	sbiw	r24, 0x01	; 1
    2d04:	f1 f7       	brne	.-4      	; 0x2d02 <CLCD_voidClearScreen+0x68>
    2d06:	c8 01       	movw	r24, r16
    2d08:	01 97       	sbiw	r24, 0x01	; 1
    2d0a:	f1 f7       	brne	.-4      	; 0x2d08 <CLCD_voidClearScreen+0x6e>
    2d0c:	80 e2       	ldi	r24, 0x20	; 32
    2d0e:	9e e4       	ldi	r25, 0x4E	; 78
    2d10:	01 97       	sbiw	r24, 0x01	; 1
    2d12:	f1 f7       	brne	.-4      	; 0x2d10 <CLCD_voidClearScreen+0x76>
*/
void CLCD_voidClearScreen(void)
{
	CLCD_voidSendCommand(lcd_Clear);
	_delay_ms(10); //wait more than 1.53 ms
}
    2d14:	1f 91       	pop	r17
    2d16:	0f 91       	pop	r16
    2d18:	08 95       	ret

00002d1a <CLCD_voidSetPosition>:
*Hint :-
   In This function we send a command which =0b1xxxxxxx
   MSB = 1  ===> refers that it is command to set cursor
   xxxxxxx  ===> refers to AC ( Address Counter 7Bits / DDRAM Locations 128Location )
*/
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){
    2d1a:	ff 92       	push	r15
    2d1c:	0f 93       	push	r16
    2d1e:	1f 93       	push	r17
    2d20:	98 2f       	mov	r25, r24

	u8 LOC_u8data ;

	/* In These cases will set at (0,0) ==> if the user enter invalid location */
	if(Copy_u8Row>2||Copy_u8Row<1||Copy_u8Col>16||Copy_u8Col<1)  //check
    2d22:	81 50       	subi	r24, 0x01	; 1
    2d24:	82 30       	cpi	r24, 0x02	; 2
    2d26:	08 f4       	brcc	.+2      	; 0x2d2a <CLCD_voidSetPosition+0x10>
    2d28:	42 c0       	rjmp	.+132    	; 0x2dae <CLCD_voidSetPosition+0x94>

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){

		LOC_u8data = ( ( lcd_SetCursor ) + (64) + ( Copy_u8Col - 1 ) );       //Row2 -> 0xc0+col-1
    2d2a:	20 e8       	ldi	r18, 0x80	; 128
    2d2c:	f2 2e       	mov	r15, r18
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2d2e:	81 e0       	ldi	r24, 0x01	; 1
    2d30:	61 e0       	ldi	r22, 0x01	; 1
    2d32:	40 e0       	ldi	r20, 0x00	; 0
    2d34:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2d38:	81 e0       	ldi	r24, 0x01	; 1
    2d3a:	62 e0       	ldi	r22, 0x02	; 2
    2d3c:	40 e0       	ldi	r20, 0x00	; 0
    2d3e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2d42:	6f 2d       	mov	r22, r15
    2d44:	62 95       	swap	r22
    2d46:	6f 70       	andi	r22, 0x0F	; 15
    2d48:	80 e0       	ldi	r24, 0x00	; 0
    2d4a:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2d4e:	81 e0       	ldi	r24, 0x01	; 1
    2d50:	63 e0       	ldi	r22, 0x03	; 3
    2d52:	41 e0       	ldi	r20, 0x01	; 1
    2d54:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2d58:	00 ed       	ldi	r16, 0xD0	; 208
    2d5a:	17 e0       	ldi	r17, 0x07	; 7
    2d5c:	c8 01       	movw	r24, r16
    2d5e:	01 97       	sbiw	r24, 0x01	; 1
    2d60:	f1 f7       	brne	.-4      	; 0x2d5e <CLCD_voidSetPosition+0x44>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2d62:	81 e0       	ldi	r24, 0x01	; 1
    2d64:	63 e0       	ldi	r22, 0x03	; 3
    2d66:	40 e0       	ldi	r20, 0x00	; 0
    2d68:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2d6c:	c8 01       	movw	r24, r16
    2d6e:	01 97       	sbiw	r24, 0x01	; 1
    2d70:	f1 f7       	brne	.-4      	; 0x2d6e <CLCD_voidSetPosition+0x54>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2d72:	80 e0       	ldi	r24, 0x00	; 0
    2d74:	6f 2d       	mov	r22, r15
    2d76:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2d7a:	81 e0       	ldi	r24, 0x01	; 1
    2d7c:	63 e0       	ldi	r22, 0x03	; 3
    2d7e:	41 e0       	ldi	r20, 0x01	; 1
    2d80:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2d84:	c8 01       	movw	r24, r16
    2d86:	01 97       	sbiw	r24, 0x01	; 1
    2d88:	f1 f7       	brne	.-4      	; 0x2d86 <CLCD_voidSetPosition+0x6c>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2d8a:	81 e0       	ldi	r24, 0x01	; 1
    2d8c:	63 e0       	ldi	r22, 0x03	; 3
    2d8e:	40 e0       	ldi	r20, 0x00	; 0
    2d90:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2d94:	c8 01       	movw	r24, r16
    2d96:	01 97       	sbiw	r24, 0x01	; 1
    2d98:	f1 f7       	brne	.-4      	; 0x2d96 <CLCD_voidSetPosition+0x7c>
    2d9a:	c8 01       	movw	r24, r16
    2d9c:	01 97       	sbiw	r24, 0x01	; 1
    2d9e:	f1 f7       	brne	.-4      	; 0x2d9c <CLCD_voidSetPosition+0x82>
    2da0:	c8 01       	movw	r24, r16
    2da2:	01 97       	sbiw	r24, 0x01	; 1
    2da4:	f1 f7       	brne	.-4      	; 0x2da2 <CLCD_voidSetPosition+0x88>

	}
	CLCD_voidSendCommand ( LOC_u8data );
	_delay_ms(1);

}
    2da6:	1f 91       	pop	r17
    2da8:	0f 91       	pop	r16
    2daa:	ff 90       	pop	r15
    2dac:	08 95       	ret
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){

	u8 LOC_u8data ;

	/* In These cases will set at (0,0) ==> if the user enter invalid location */
	if(Copy_u8Row>2||Copy_u8Row<1||Copy_u8Col>16||Copy_u8Col<1)  //check
    2dae:	61 31       	cpi	r22, 0x11	; 17
    2db0:	08 f0       	brcs	.+2      	; 0x2db4 <CLCD_voidSetPosition+0x9a>
    2db2:	bb cf       	rjmp	.-138    	; 0x2d2a <CLCD_voidSetPosition+0x10>
    2db4:	66 23       	and	r22, r22
    2db6:	09 f4       	brne	.+2      	; 0x2dba <CLCD_voidSetPosition+0xa0>
    2db8:	b8 cf       	rjmp	.-144    	; 0x2d2a <CLCD_voidSetPosition+0x10>
	{
		LOC_u8data = lcd_SetCursor ;   // first location 
	}

	else if( Copy_u8Row == CLCD_ROW_1 ){
    2dba:	91 30       	cpi	r25, 0x01	; 1
    2dbc:	39 f0       	breq	.+14     	; 0x2dcc <CLCD_voidSetPosition+0xb2>

		LOC_u8data = ( ( lcd_SetCursor ) + ( Copy_u8Col - 1 ) );              //Row1 -> 0x80+col-1

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){
    2dbe:	92 30       	cpi	r25, 0x02	; 2
    2dc0:	09 f0       	breq	.+2      	; 0x2dc4 <CLCD_voidSetPosition+0xaa>
    2dc2:	b5 cf       	rjmp	.-150    	; 0x2d2e <CLCD_voidSetPosition+0x14>

		LOC_u8data = ( ( lcd_SetCursor ) + (64) + ( Copy_u8Col - 1 ) );       //Row2 -> 0xc0+col-1
    2dc4:	3f eb       	ldi	r19, 0xBF	; 191
    2dc6:	f3 2e       	mov	r15, r19
    2dc8:	f6 0e       	add	r15, r22
    2dca:	b1 cf       	rjmp	.-158    	; 0x2d2e <CLCD_voidSetPosition+0x14>
		LOC_u8data = lcd_SetCursor ;   // first location 
	}

	else if( Copy_u8Row == CLCD_ROW_1 ){

		LOC_u8data = ( ( lcd_SetCursor ) + ( Copy_u8Col - 1 ) );              //Row1 -> 0x80+col-1
    2dcc:	4f e7       	ldi	r20, 0x7F	; 127
    2dce:	f4 2e       	mov	r15, r20
    2dd0:	f6 0e       	add	r15, r22
    2dd2:	ad cf       	rjmp	.-166    	; 0x2d2e <CLCD_voidSetPosition+0x14>

00002dd4 <CLCD_voidInit>:
/*
* Breif : This Function Apply initialization sequence for LCD module
* Parameters : nothing
* return : nothing
*/
void CLCD_voidInit        ( void ){
    2dd4:	0f 93       	push	r16
    2dd6:	1f 93       	push	r17
    2dd8:	20 e0       	ldi	r18, 0x00	; 0
    2dda:	30 e0       	ldi	r19, 0x00	; 0
    2ddc:	48 ec       	ldi	r20, 0xC8	; 200
    2dde:	50 e0       	ldi	r21, 0x00	; 0
    2de0:	ca 01       	movw	r24, r20
    2de2:	01 97       	sbiw	r24, 0x01	; 1
    2de4:	f1 f7       	brne	.-4      	; 0x2de2 <CLCD_voidInit+0xe>
    2de6:	2f 5f       	subi	r18, 0xFF	; 255
    2de8:	3f 4f       	sbci	r19, 0xFF	; 255
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2dea:	81 e0       	ldi	r24, 0x01	; 1
    2dec:	24 3f       	cpi	r18, 0xF4	; 244
    2dee:	38 07       	cpc	r19, r24
    2df0:	b9 f7       	brne	.-18     	; 0x2de0 <CLCD_voidInit+0xc>

	#elif   CLCD_MODE == 4

	// 1- must wait more than 30 ms before any action (VDD rises to 4.5 v)
	_delay_ms(50);
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN4,DIO_PIN_OUTPUT);
    2df2:	80 e0       	ldi	r24, 0x00	; 0
    2df4:	64 e0       	ldi	r22, 0x04	; 4
    2df6:	41 e0       	ldi	r20, 0x01	; 1
    2df8:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN5,DIO_PIN_OUTPUT);
    2dfc:	80 e0       	ldi	r24, 0x00	; 0
    2dfe:	65 e0       	ldi	r22, 0x05	; 5
    2e00:	41 e0       	ldi	r20, 0x01	; 1
    2e02:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN6,DIO_PIN_OUTPUT);
    2e06:	80 e0       	ldi	r24, 0x00	; 0
    2e08:	66 e0       	ldi	r22, 0x06	; 6
    2e0a:	41 e0       	ldi	r20, 0x01	; 1
    2e0c:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN7,DIO_PIN_OUTPUT);
    2e10:	80 e0       	ldi	r24, 0x00	; 0
    2e12:	67 e0       	ldi	r22, 0x07	; 7
    2e14:	41 e0       	ldi	r20, 0x01	; 1
    2e16:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_OUTPUT  );
    2e1a:	81 e0       	ldi	r24, 0x01	; 1
    2e1c:	61 e0       	ldi	r22, 0x01	; 1
    2e1e:	41 e0       	ldi	r20, 0x01	; 1
    2e20:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_OUTPUT  );
    2e24:	81 e0       	ldi	r24, 0x01	; 1
    2e26:	62 e0       	ldi	r22, 0x02	; 2
    2e28:	41 e0       	ldi	r20, 0x01	; 1
    2e2a:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_OUTPUT  );
    2e2e:	81 e0       	ldi	r24, 0x01	; 1
    2e30:	63 e0       	ldi	r22, 0x03	; 3
    2e32:	41 e0       	ldi	r20, 0x01	; 1
    2e34:	0e 94 17 11 	call	0x222e	; 0x222e <DIO_enumSetPinDirection>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2e38:	81 e0       	ldi	r24, 0x01	; 1
    2e3a:	61 e0       	ldi	r22, 0x01	; 1
    2e3c:	40 e0       	ldi	r20, 0x00	; 0
    2e3e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2e42:	81 e0       	ldi	r24, 0x01	; 1
    2e44:	62 e0       	ldi	r22, 0x02	; 2
    2e46:	40 e0       	ldi	r20, 0x00	; 0
    2e48:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2e4c:	80 e0       	ldi	r24, 0x00	; 0
    2e4e:	60 e0       	ldi	r22, 0x00	; 0
    2e50:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2e54:	81 e0       	ldi	r24, 0x01	; 1
    2e56:	63 e0       	ldi	r22, 0x03	; 3
    2e58:	41 e0       	ldi	r20, 0x01	; 1
    2e5a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2e5e:	00 ed       	ldi	r16, 0xD0	; 208
    2e60:	17 e0       	ldi	r17, 0x07	; 7
    2e62:	c8 01       	movw	r24, r16
    2e64:	01 97       	sbiw	r24, 0x01	; 1
    2e66:	f1 f7       	brne	.-4      	; 0x2e64 <CLCD_voidInit+0x90>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2e68:	81 e0       	ldi	r24, 0x01	; 1
    2e6a:	63 e0       	ldi	r22, 0x03	; 3
    2e6c:	40 e0       	ldi	r20, 0x00	; 0
    2e6e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2e72:	c8 01       	movw	r24, r16
    2e74:	01 97       	sbiw	r24, 0x01	; 1
    2e76:	f1 f7       	brne	.-4      	; 0x2e74 <CLCD_voidInit+0xa0>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2e78:	80 e0       	ldi	r24, 0x00	; 0
    2e7a:	62 e0       	ldi	r22, 0x02	; 2
    2e7c:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2e80:	81 e0       	ldi	r24, 0x01	; 1
    2e82:	63 e0       	ldi	r22, 0x03	; 3
    2e84:	41 e0       	ldi	r20, 0x01	; 1
    2e86:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2e8a:	c8 01       	movw	r24, r16
    2e8c:	01 97       	sbiw	r24, 0x01	; 1
    2e8e:	f1 f7       	brne	.-4      	; 0x2e8c <CLCD_voidInit+0xb8>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2e90:	81 e0       	ldi	r24, 0x01	; 1
    2e92:	63 e0       	ldi	r22, 0x03	; 3
    2e94:	40 e0       	ldi	r20, 0x00	; 0
    2e96:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2e9a:	c8 01       	movw	r24, r16
    2e9c:	01 97       	sbiw	r24, 0x01	; 1
    2e9e:	f1 f7       	brne	.-4      	; 0x2e9c <CLCD_voidInit+0xc8>
    2ea0:	c8 01       	movw	r24, r16
    2ea2:	01 97       	sbiw	r24, 0x01	; 1
    2ea4:	f1 f7       	brne	.-4      	; 0x2ea2 <CLCD_voidInit+0xce>
    2ea6:	80 e6       	ldi	r24, 0x60	; 96
    2ea8:	9a ee       	ldi	r25, 0xEA	; 234
    2eaa:	01 97       	sbiw	r24, 0x01	; 1
    2eac:	f1 f7       	brne	.-4      	; 0x2eaa <CLCD_voidInit+0xd6>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2eae:	81 e0       	ldi	r24, 0x01	; 1
    2eb0:	61 e0       	ldi	r22, 0x01	; 1
    2eb2:	40 e0       	ldi	r20, 0x00	; 0
    2eb4:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2eb8:	81 e0       	ldi	r24, 0x01	; 1
    2eba:	62 e0       	ldi	r22, 0x02	; 2
    2ebc:	40 e0       	ldi	r20, 0x00	; 0
    2ebe:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2ec2:	80 e0       	ldi	r24, 0x00	; 0
    2ec4:	62 e0       	ldi	r22, 0x02	; 2
    2ec6:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2eca:	81 e0       	ldi	r24, 0x01	; 1
    2ecc:	63 e0       	ldi	r22, 0x03	; 3
    2ece:	41 e0       	ldi	r20, 0x01	; 1
    2ed0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2ed4:	c8 01       	movw	r24, r16
    2ed6:	01 97       	sbiw	r24, 0x01	; 1
    2ed8:	f1 f7       	brne	.-4      	; 0x2ed6 <CLCD_voidInit+0x102>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2eda:	81 e0       	ldi	r24, 0x01	; 1
    2edc:	63 e0       	ldi	r22, 0x03	; 3
    2ede:	40 e0       	ldi	r20, 0x00	; 0
    2ee0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2ee4:	c8 01       	movw	r24, r16
    2ee6:	01 97       	sbiw	r24, 0x01	; 1
    2ee8:	f1 f7       	brne	.-4      	; 0x2ee6 <CLCD_voidInit+0x112>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2eea:	80 e0       	ldi	r24, 0x00	; 0
    2eec:	68 e2       	ldi	r22, 0x28	; 40
    2eee:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2ef2:	81 e0       	ldi	r24, 0x01	; 1
    2ef4:	63 e0       	ldi	r22, 0x03	; 3
    2ef6:	41 e0       	ldi	r20, 0x01	; 1
    2ef8:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2efc:	c8 01       	movw	r24, r16
    2efe:	01 97       	sbiw	r24, 0x01	; 1
    2f00:	f1 f7       	brne	.-4      	; 0x2efe <CLCD_voidInit+0x12a>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2f02:	81 e0       	ldi	r24, 0x01	; 1
    2f04:	63 e0       	ldi	r22, 0x03	; 3
    2f06:	40 e0       	ldi	r20, 0x00	; 0
    2f08:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2f0c:	c8 01       	movw	r24, r16
    2f0e:	01 97       	sbiw	r24, 0x01	; 1
    2f10:	f1 f7       	brne	.-4      	; 0x2f0e <CLCD_voidInit+0x13a>
    2f12:	c8 01       	movw	r24, r16
    2f14:	01 97       	sbiw	r24, 0x01	; 1
    2f16:	f1 f7       	brne	.-4      	; 0x2f14 <CLCD_voidInit+0x140>
    2f18:	c8 01       	movw	r24, r16
    2f1a:	01 97       	sbiw	r24, 0x01	; 1
    2f1c:	f1 f7       	brne	.-4      	; 0x2f1a <CLCD_voidInit+0x146>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2f1e:	81 e0       	ldi	r24, 0x01	; 1
    2f20:	61 e0       	ldi	r22, 0x01	; 1
    2f22:	40 e0       	ldi	r20, 0x00	; 0
    2f24:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2f28:	81 e0       	ldi	r24, 0x01	; 1
    2f2a:	62 e0       	ldi	r22, 0x02	; 2
    2f2c:	40 e0       	ldi	r20, 0x00	; 0
    2f2e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2f32:	80 e0       	ldi	r24, 0x00	; 0
    2f34:	60 e0       	ldi	r22, 0x00	; 0
    2f36:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2f3a:	81 e0       	ldi	r24, 0x01	; 1
    2f3c:	63 e0       	ldi	r22, 0x03	; 3
    2f3e:	41 e0       	ldi	r20, 0x01	; 1
    2f40:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2f44:	c8 01       	movw	r24, r16
    2f46:	01 97       	sbiw	r24, 0x01	; 1
    2f48:	f1 f7       	brne	.-4      	; 0x2f46 <CLCD_voidInit+0x172>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2f4a:	81 e0       	ldi	r24, 0x01	; 1
    2f4c:	63 e0       	ldi	r22, 0x03	; 3
    2f4e:	40 e0       	ldi	r20, 0x00	; 0
    2f50:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2f54:	c8 01       	movw	r24, r16
    2f56:	01 97       	sbiw	r24, 0x01	; 1
    2f58:	f1 f7       	brne	.-4      	; 0x2f56 <CLCD_voidInit+0x182>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2f5a:	80 e0       	ldi	r24, 0x00	; 0
    2f5c:	6c e0       	ldi	r22, 0x0C	; 12
    2f5e:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2f62:	81 e0       	ldi	r24, 0x01	; 1
    2f64:	63 e0       	ldi	r22, 0x03	; 3
    2f66:	41 e0       	ldi	r20, 0x01	; 1
    2f68:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2f6c:	c8 01       	movw	r24, r16
    2f6e:	01 97       	sbiw	r24, 0x01	; 1
    2f70:	f1 f7       	brne	.-4      	; 0x2f6e <CLCD_voidInit+0x19a>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2f72:	81 e0       	ldi	r24, 0x01	; 1
    2f74:	63 e0       	ldi	r22, 0x03	; 3
    2f76:	40 e0       	ldi	r20, 0x00	; 0
    2f78:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2f7c:	c8 01       	movw	r24, r16
    2f7e:	01 97       	sbiw	r24, 0x01	; 1
    2f80:	f1 f7       	brne	.-4      	; 0x2f7e <CLCD_voidInit+0x1aa>
    2f82:	c8 01       	movw	r24, r16
    2f84:	01 97       	sbiw	r24, 0x01	; 1
    2f86:	f1 f7       	brne	.-4      	; 0x2f84 <CLCD_voidInit+0x1b0>
    2f88:	c8 01       	movw	r24, r16
    2f8a:	01 97       	sbiw	r24, 0x01	; 1
    2f8c:	f1 f7       	brne	.-4      	; 0x2f8a <CLCD_voidInit+0x1b6>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2f8e:	81 e0       	ldi	r24, 0x01	; 1
    2f90:	61 e0       	ldi	r22, 0x01	; 1
    2f92:	40 e0       	ldi	r20, 0x00	; 0
    2f94:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2f98:	81 e0       	ldi	r24, 0x01	; 1
    2f9a:	62 e0       	ldi	r22, 0x02	; 2
    2f9c:	40 e0       	ldi	r20, 0x00	; 0
    2f9e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2fa2:	80 e0       	ldi	r24, 0x00	; 0
    2fa4:	60 e0       	ldi	r22, 0x00	; 0
    2fa6:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2faa:	81 e0       	ldi	r24, 0x01	; 1
    2fac:	63 e0       	ldi	r22, 0x03	; 3
    2fae:	41 e0       	ldi	r20, 0x01	; 1
    2fb0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2fb4:	c8 01       	movw	r24, r16
    2fb6:	01 97       	sbiw	r24, 0x01	; 1
    2fb8:	f1 f7       	brne	.-4      	; 0x2fb6 <CLCD_voidInit+0x1e2>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2fba:	81 e0       	ldi	r24, 0x01	; 1
    2fbc:	63 e0       	ldi	r22, 0x03	; 3
    2fbe:	40 e0       	ldi	r20, 0x00	; 0
    2fc0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2fc4:	c8 01       	movw	r24, r16
    2fc6:	01 97       	sbiw	r24, 0x01	; 1
    2fc8:	f1 f7       	brne	.-4      	; 0x2fc6 <CLCD_voidInit+0x1f2>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2fca:	80 e0       	ldi	r24, 0x00	; 0
    2fcc:	61 e0       	ldi	r22, 0x01	; 1
    2fce:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    2fd2:	81 e0       	ldi	r24, 0x01	; 1
    2fd4:	63 e0       	ldi	r22, 0x03	; 3
    2fd6:	41 e0       	ldi	r20, 0x01	; 1
    2fd8:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2fdc:	c8 01       	movw	r24, r16
    2fde:	01 97       	sbiw	r24, 0x01	; 1
    2fe0:	f1 f7       	brne	.-4      	; 0x2fde <CLCD_voidInit+0x20a>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    2fe2:	81 e0       	ldi	r24, 0x01	; 1
    2fe4:	63 e0       	ldi	r22, 0x03	; 3
    2fe6:	40 e0       	ldi	r20, 0x00	; 0
    2fe8:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    2fec:	c8 01       	movw	r24, r16
    2fee:	01 97       	sbiw	r24, 0x01	; 1
    2ff0:	f1 f7       	brne	.-4      	; 0x2fee <CLCD_voidInit+0x21a>
    2ff2:	c8 01       	movw	r24, r16
    2ff4:	01 97       	sbiw	r24, 0x01	; 1
    2ff6:	f1 f7       	brne	.-4      	; 0x2ff4 <CLCD_voidInit+0x220>
    2ff8:	80 e2       	ldi	r24, 0x20	; 32
    2ffa:	9e e4       	ldi	r25, 0x4E	; 78
    2ffc:	01 97       	sbiw	r24, 0x01	; 1
    2ffe:	f1 f7       	brne	.-4      	; 0x2ffc <CLCD_voidInit+0x228>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    3000:	81 e0       	ldi	r24, 0x01	; 1
    3002:	61 e0       	ldi	r22, 0x01	; 1
    3004:	40 e0       	ldi	r20, 0x00	; 0
    3006:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    300a:	81 e0       	ldi	r24, 0x01	; 1
    300c:	62 e0       	ldi	r22, 0x02	; 2
    300e:	40 e0       	ldi	r20, 0x00	; 0
    3010:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    3014:	80 e0       	ldi	r24, 0x00	; 0
    3016:	60 e0       	ldi	r22, 0x00	; 0
    3018:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    301c:	81 e0       	ldi	r24, 0x01	; 1
    301e:	63 e0       	ldi	r22, 0x03	; 3
    3020:	41 e0       	ldi	r20, 0x01	; 1
    3022:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3026:	c8 01       	movw	r24, r16
    3028:	01 97       	sbiw	r24, 0x01	; 1
    302a:	f1 f7       	brne	.-4      	; 0x3028 <CLCD_voidInit+0x254>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    302c:	81 e0       	ldi	r24, 0x01	; 1
    302e:	63 e0       	ldi	r22, 0x03	; 3
    3030:	40 e0       	ldi	r20, 0x00	; 0
    3032:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3036:	c8 01       	movw	r24, r16
    3038:	01 97       	sbiw	r24, 0x01	; 1
    303a:	f1 f7       	brne	.-4      	; 0x3038 <CLCD_voidInit+0x264>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    303c:	80 e0       	ldi	r24, 0x00	; 0
    303e:	66 e0       	ldi	r22, 0x06	; 6
    3040:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3044:	81 e0       	ldi	r24, 0x01	; 1
    3046:	63 e0       	ldi	r22, 0x03	; 3
    3048:	41 e0       	ldi	r20, 0x01	; 1
    304a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    304e:	c8 01       	movw	r24, r16
    3050:	01 97       	sbiw	r24, 0x01	; 1
    3052:	f1 f7       	brne	.-4      	; 0x3050 <CLCD_voidInit+0x27c>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3054:	81 e0       	ldi	r24, 0x01	; 1
    3056:	63 e0       	ldi	r22, 0x03	; 3
    3058:	40 e0       	ldi	r20, 0x00	; 0
    305a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    305e:	c8 01       	movw	r24, r16
    3060:	01 97       	sbiw	r24, 0x01	; 1
    3062:	f1 f7       	brne	.-4      	; 0x3060 <CLCD_voidInit+0x28c>
    3064:	c8 01       	movw	r24, r16
    3066:	01 97       	sbiw	r24, 0x01	; 1
    3068:	f1 f7       	brne	.-4      	; 0x3066 <CLCD_voidInit+0x292>
    306a:	c8 01       	movw	r24, r16
    306c:	01 97       	sbiw	r24, 0x01	; 1
    306e:	f1 f7       	brne	.-4      	; 0x306c <CLCD_voidInit+0x298>
	#endif




}
    3070:	1f 91       	pop	r17
    3072:	0f 91       	pop	r16
    3074:	08 95       	ret

00003076 <CLCD_voidSendNumber>:
* Breif : This Function send number to the port which is defined in config.h
* Parameters :
            => Copy_u64Number --> number that you want to display
* return : nothing
*/
void CLCD_voidSendNumber   ( u64 Copy_u64Number    ){
    3076:	2f 92       	push	r2
    3078:	3f 92       	push	r3
    307a:	4f 92       	push	r4
    307c:	5f 92       	push	r5
    307e:	6f 92       	push	r6
    3080:	7f 92       	push	r7
    3082:	8f 92       	push	r8
    3084:	9f 92       	push	r9
    3086:	af 92       	push	r10
    3088:	bf 92       	push	r11
    308a:	cf 92       	push	r12
    308c:	df 92       	push	r13
    308e:	ef 92       	push	r14
    3090:	ff 92       	push	r15
    3092:	0f 93       	push	r16
    3094:	1f 93       	push	r17
    3096:	df 93       	push	r29
    3098:	cf 93       	push	r28
    309a:	cd b7       	in	r28, 0x3d	; 61
    309c:	de b7       	in	r29, 0x3e	; 62
    309e:	2a 97       	sbiw	r28, 0x0a	; 10
    30a0:	0f b6       	in	r0, 0x3f	; 63
    30a2:	f8 94       	cli
    30a4:	de bf       	out	0x3e, r29	; 62
    30a6:	0f be       	out	0x3f, r0	; 63
    30a8:	cd bf       	out	0x3d, r28	; 61
    30aa:	2b 83       	std	Y+3, r18	; 0x03
    30ac:	3c 83       	std	Y+4, r19	; 0x04
    30ae:	4d 83       	std	Y+5, r20	; 0x05
    30b0:	5e 83       	std	Y+6, r21	; 0x06
    30b2:	6f 83       	std	Y+7, r22	; 0x07
    30b4:	78 87       	std	Y+8, r23	; 0x08
    30b6:	89 87       	std	Y+9, r24	; 0x09
    30b8:	9a 87       	std	Y+10, r25	; 0x0a

	u64 LOC_u64Reversed = 1 ;

	if( Copy_u64Number == 0 ){ CLCD_voidSendData('0'); }
    30ba:	82 2f       	mov	r24, r18
    30bc:	83 2b       	or	r24, r19
    30be:	84 2b       	or	r24, r20
    30c0:	85 2b       	or	r24, r21
    30c2:	86 2b       	or	r24, r22
    30c4:	87 2b       	or	r24, r23
    30c6:	49 85       	ldd	r20, Y+9	; 0x09
    30c8:	84 2b       	or	r24, r20
    30ca:	89 2b       	or	r24, r25
    30cc:	09 f4       	brne	.+2      	; 0x30d0 <CLCD_voidSendNumber+0x5a>
    30ce:	86 c1       	rjmp	.+780    	; 0x33dc <CLCD_voidSendNumber+0x366>
    30d0:	99 24       	eor	r9, r9
    30d2:	93 94       	inc	r9
    30d4:	88 24       	eor	r8, r8
    30d6:	55 24       	eor	r5, r5
    30d8:	22 24       	eor	r2, r2
    30da:	33 24       	eor	r3, r3
    30dc:	44 24       	eor	r4, r4
    30de:	66 24       	eor	r6, r6
    30e0:	77 24       	eor	r7, r7

	else{

		while( Copy_u64Number != 0 ){

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
    30e2:	29 2d       	mov	r18, r9
    30e4:	38 2d       	mov	r19, r8
    30e6:	45 2d       	mov	r20, r5
    30e8:	52 2d       	mov	r21, r2
    30ea:	63 2d       	mov	r22, r3
    30ec:	74 2d       	mov	r23, r4
    30ee:	c3 01       	movw	r24, r6
    30f0:	01 e0       	ldi	r16, 0x01	; 1
    30f2:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    30f6:	12 2f       	mov	r17, r18
    30f8:	f3 2e       	mov	r15, r19
    30fa:	e4 2e       	mov	r14, r20
    30fc:	d5 2e       	mov	r13, r21
    30fe:	c6 2e       	mov	r12, r22
    3100:	b7 2e       	mov	r11, r23
    3102:	a8 2e       	mov	r10, r24
    3104:	79 2e       	mov	r7, r25
    3106:	02 e0       	ldi	r16, 0x02	; 2
    3108:	0e 94 49 00 	call	0x92	; 0x92 <__ashldi3>
    310c:	82 2e       	mov	r8, r18
    310e:	81 0e       	add	r8, r17
    3110:	e1 e0       	ldi	r30, 0x01	; 1
    3112:	81 16       	cp	r8, r17
    3114:	08 f0       	brcs	.+2      	; 0x3118 <CLCD_voidSendNumber+0xa2>
    3116:	e0 e0       	ldi	r30, 0x00	; 0
    3118:	3f 0d       	add	r19, r15
    311a:	21 e0       	ldi	r18, 0x01	; 1
    311c:	3f 15       	cp	r19, r15
    311e:	08 f0       	brcs	.+2      	; 0x3122 <CLCD_voidSendNumber+0xac>
    3120:	20 e0       	ldi	r18, 0x00	; 0
    3122:	6e 2e       	mov	r6, r30
    3124:	63 0e       	add	r6, r19
    3126:	e1 e0       	ldi	r30, 0x01	; 1
    3128:	63 16       	cp	r6, r19
    312a:	08 f0       	brcs	.+2      	; 0x312e <CLCD_voidSendNumber+0xb8>
    312c:	e0 e0       	ldi	r30, 0x00	; 0
    312e:	2e 2b       	or	r18, r30
    3130:	4e 0d       	add	r20, r14
    3132:	31 e0       	ldi	r19, 0x01	; 1
    3134:	4e 15       	cp	r20, r14
    3136:	08 f0       	brcs	.+2      	; 0x313a <CLCD_voidSendNumber+0xc4>
    3138:	30 e0       	ldi	r19, 0x00	; 0
    313a:	52 2e       	mov	r5, r18
    313c:	54 0e       	add	r5, r20
    313e:	21 e0       	ldi	r18, 0x01	; 1
    3140:	54 16       	cp	r5, r20
    3142:	08 f0       	brcs	.+2      	; 0x3146 <CLCD_voidSendNumber+0xd0>
    3144:	20 e0       	ldi	r18, 0x00	; 0
    3146:	32 2b       	or	r19, r18
    3148:	5d 0d       	add	r21, r13
    314a:	21 e0       	ldi	r18, 0x01	; 1
    314c:	5d 15       	cp	r21, r13
    314e:	08 f0       	brcs	.+2      	; 0x3152 <CLCD_voidSendNumber+0xdc>
    3150:	20 e0       	ldi	r18, 0x00	; 0
    3152:	43 2e       	mov	r4, r19
    3154:	45 0e       	add	r4, r21
    3156:	31 e0       	ldi	r19, 0x01	; 1
    3158:	45 16       	cp	r4, r21
    315a:	08 f0       	brcs	.+2      	; 0x315e <CLCD_voidSendNumber+0xe8>
    315c:	30 e0       	ldi	r19, 0x00	; 0
    315e:	23 2b       	or	r18, r19
    3160:	6c 0d       	add	r22, r12
    3162:	31 e0       	ldi	r19, 0x01	; 1
    3164:	6c 15       	cp	r22, r12
    3166:	08 f0       	brcs	.+2      	; 0x316a <CLCD_voidSendNumber+0xf4>
    3168:	30 e0       	ldi	r19, 0x00	; 0
    316a:	32 2e       	mov	r3, r18
    316c:	36 0e       	add	r3, r22
    316e:	21 e0       	ldi	r18, 0x01	; 1
    3170:	36 16       	cp	r3, r22
    3172:	08 f0       	brcs	.+2      	; 0x3176 <CLCD_voidSendNumber+0x100>
    3174:	20 e0       	ldi	r18, 0x00	; 0
    3176:	32 2b       	or	r19, r18
    3178:	7b 0d       	add	r23, r11
    317a:	21 e0       	ldi	r18, 0x01	; 1
    317c:	7b 15       	cp	r23, r11
    317e:	08 f0       	brcs	.+2      	; 0x3182 <CLCD_voidSendNumber+0x10c>
    3180:	20 e0       	ldi	r18, 0x00	; 0
    3182:	23 2e       	mov	r2, r19
    3184:	27 0e       	add	r2, r23
    3186:	31 e0       	ldi	r19, 0x01	; 1
    3188:	27 16       	cp	r2, r23
    318a:	08 f0       	brcs	.+2      	; 0x318e <CLCD_voidSendNumber+0x118>
    318c:	30 e0       	ldi	r19, 0x00	; 0
    318e:	23 2b       	or	r18, r19
    3190:	8a 0d       	add	r24, r10
    3192:	31 e0       	ldi	r19, 0x01	; 1
    3194:	8a 15       	cp	r24, r10
    3196:	08 f0       	brcs	.+2      	; 0x319a <CLCD_voidSendNumber+0x124>
    3198:	30 e0       	ldi	r19, 0x00	; 0
    319a:	28 0f       	add	r18, r24
    319c:	29 83       	std	Y+1, r18	; 0x01
    319e:	21 e0       	ldi	r18, 0x01	; 1
    31a0:	a9 81       	ldd	r26, Y+1	; 0x01
    31a2:	a8 17       	cp	r26, r24
    31a4:	08 f0       	brcs	.+2      	; 0x31a8 <CLCD_voidSendNumber+0x132>
    31a6:	20 e0       	ldi	r18, 0x00	; 0
    31a8:	93 2e       	mov	r9, r19
    31aa:	92 2a       	or	r9, r18
    31ac:	97 0d       	add	r25, r7
    31ae:	99 0e       	add	r9, r25
    31b0:	2b 81       	ldd	r18, Y+3	; 0x03
    31b2:	3c 81       	ldd	r19, Y+4	; 0x04
    31b4:	4d 81       	ldd	r20, Y+5	; 0x05
    31b6:	5e 81       	ldd	r21, Y+6	; 0x06
    31b8:	6f 81       	ldd	r22, Y+7	; 0x07
    31ba:	78 85       	ldd	r23, Y+8	; 0x08
    31bc:	89 85       	ldd	r24, Y+9	; 0x09
    31be:	9a 85       	ldd	r25, Y+10	; 0x0a
    31c0:	aa e0       	ldi	r26, 0x0A	; 10
    31c2:	aa 2e       	mov	r10, r26
    31c4:	bb 24       	eor	r11, r11
    31c6:	cc 24       	eor	r12, r12
    31c8:	dd 24       	eor	r13, r13
    31ca:	ee 24       	eor	r14, r14
    31cc:	ff 24       	eor	r15, r15
    31ce:	00 e0       	ldi	r16, 0x00	; 0
    31d0:	10 e0       	ldi	r17, 0x00	; 0
    31d2:	0e 94 3d 07 	call	0xe7a	; 0xe7a <__umoddi3>
    31d6:	12 2f       	mov	r17, r18
    31d8:	18 0d       	add	r17, r8
    31da:	f1 e0       	ldi	r31, 0x01	; 1
    31dc:	12 17       	cp	r17, r18
    31de:	08 f0       	brcs	.+2      	; 0x31e2 <CLCD_voidSendNumber+0x16c>
    31e0:	f0 e0       	ldi	r31, 0x00	; 0
    31e2:	23 2f       	mov	r18, r19
    31e4:	26 0d       	add	r18, r6
    31e6:	e1 e0       	ldi	r30, 0x01	; 1
    31e8:	23 17       	cp	r18, r19
    31ea:	08 f0       	brcs	.+2      	; 0x31ee <CLCD_voidSendNumber+0x178>
    31ec:	e0 e0       	ldi	r30, 0x00	; 0
    31ee:	0f 2f       	mov	r16, r31
    31f0:	02 0f       	add	r16, r18
    31f2:	31 e0       	ldi	r19, 0x01	; 1
    31f4:	02 17       	cp	r16, r18
    31f6:	08 f0       	brcs	.+2      	; 0x31fa <CLCD_voidSendNumber+0x184>
    31f8:	30 e0       	ldi	r19, 0x00	; 0
    31fa:	e3 2b       	or	r30, r19
    31fc:	24 2f       	mov	r18, r20
    31fe:	25 0d       	add	r18, r5
    3200:	31 e0       	ldi	r19, 0x01	; 1
    3202:	24 17       	cp	r18, r20
    3204:	08 f0       	brcs	.+2      	; 0x3208 <CLCD_voidSendNumber+0x192>
    3206:	30 e0       	ldi	r19, 0x00	; 0
    3208:	fe 2f       	mov	r31, r30
    320a:	f2 0f       	add	r31, r18
    320c:	41 e0       	ldi	r20, 0x01	; 1
    320e:	f2 17       	cp	r31, r18
    3210:	08 f0       	brcs	.+2      	; 0x3214 <CLCD_voidSendNumber+0x19e>
    3212:	40 e0       	ldi	r20, 0x00	; 0
    3214:	34 2b       	or	r19, r20
    3216:	25 2f       	mov	r18, r21
    3218:	24 0d       	add	r18, r4
    321a:	41 e0       	ldi	r20, 0x01	; 1
    321c:	25 17       	cp	r18, r21
    321e:	08 f0       	brcs	.+2      	; 0x3222 <CLCD_voidSendNumber+0x1ac>
    3220:	40 e0       	ldi	r20, 0x00	; 0
    3222:	e3 2f       	mov	r30, r19
    3224:	e2 0f       	add	r30, r18
    3226:	31 e0       	ldi	r19, 0x01	; 1
    3228:	e2 17       	cp	r30, r18
    322a:	08 f0       	brcs	.+2      	; 0x322e <CLCD_voidSendNumber+0x1b8>
    322c:	30 e0       	ldi	r19, 0x00	; 0
    322e:	43 2b       	or	r20, r19
    3230:	26 2f       	mov	r18, r22
    3232:	23 0d       	add	r18, r3
    3234:	31 e0       	ldi	r19, 0x01	; 1
    3236:	26 17       	cp	r18, r22
    3238:	08 f0       	brcs	.+2      	; 0x323c <CLCD_voidSendNumber+0x1c6>
    323a:	30 e0       	ldi	r19, 0x00	; 0
    323c:	64 2f       	mov	r22, r20
    323e:	62 0f       	add	r22, r18
    3240:	41 e0       	ldi	r20, 0x01	; 1
    3242:	62 17       	cp	r22, r18
    3244:	08 f0       	brcs	.+2      	; 0x3248 <CLCD_voidSendNumber+0x1d2>
    3246:	40 e0       	ldi	r20, 0x00	; 0
    3248:	34 2b       	or	r19, r20
    324a:	27 2f       	mov	r18, r23
    324c:	22 0d       	add	r18, r2
    324e:	41 e0       	ldi	r20, 0x01	; 1
    3250:	27 17       	cp	r18, r23
    3252:	08 f0       	brcs	.+2      	; 0x3256 <CLCD_voidSendNumber+0x1e0>
    3254:	40 e0       	ldi	r20, 0x00	; 0
    3256:	53 2f       	mov	r21, r19
    3258:	52 0f       	add	r21, r18
    325a:	31 e0       	ldi	r19, 0x01	; 1
    325c:	52 17       	cp	r21, r18
    325e:	08 f0       	brcs	.+2      	; 0x3262 <CLCD_voidSendNumber+0x1ec>
    3260:	30 e0       	ldi	r19, 0x00	; 0
    3262:	43 2b       	or	r20, r19
    3264:	29 81       	ldd	r18, Y+1	; 0x01
    3266:	28 0f       	add	r18, r24
    3268:	31 e0       	ldi	r19, 0x01	; 1
    326a:	28 17       	cp	r18, r24
    326c:	08 f0       	brcs	.+2      	; 0x3270 <CLCD_voidSendNumber+0x1fa>
    326e:	30 e0       	ldi	r19, 0x00	; 0
    3270:	42 0f       	add	r20, r18
    3272:	81 e0       	ldi	r24, 0x01	; 1
    3274:	42 17       	cp	r20, r18
    3276:	08 f0       	brcs	.+2      	; 0x327a <CLCD_voidSendNumber+0x204>
    3278:	80 e0       	ldi	r24, 0x00	; 0
    327a:	38 2b       	or	r19, r24
    327c:	99 0e       	add	r9, r25
    327e:	b3 2f       	mov	r27, r19
    3280:	b9 0d       	add	r27, r9
    3282:	ba 83       	std	Y+2, r27	; 0x02
    3284:	48 01       	movw	r8, r16
    3286:	5f 2e       	mov	r5, r31
    3288:	2e 2e       	mov	r2, r30
    328a:	36 2e       	mov	r3, r22
    328c:	45 2e       	mov	r4, r21
    328e:	64 2e       	mov	r6, r20
    3290:	7b 2e       	mov	r7, r27
			Copy_u64Number /= 10 ;
    3292:	2b 81       	ldd	r18, Y+3	; 0x03
    3294:	3c 81       	ldd	r19, Y+4	; 0x04
    3296:	4d 81       	ldd	r20, Y+5	; 0x05
    3298:	5e 81       	ldd	r21, Y+6	; 0x06
    329a:	6f 81       	ldd	r22, Y+7	; 0x07
    329c:	78 85       	ldd	r23, Y+8	; 0x08
    329e:	89 85       	ldd	r24, Y+9	; 0x09
    32a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    32a2:	fa e0       	ldi	r31, 0x0A	; 10
    32a4:	af 2e       	mov	r10, r31
    32a6:	bb 24       	eor	r11, r11
    32a8:	cc 24       	eor	r12, r12
    32aa:	dd 24       	eor	r13, r13
    32ac:	ee 24       	eor	r14, r14
    32ae:	ff 24       	eor	r15, r15
    32b0:	00 e0       	ldi	r16, 0x00	; 0
    32b2:	10 e0       	ldi	r17, 0x00	; 0
    32b4:	0e 94 c8 00 	call	0x190	; 0x190 <__udivdi3>
    32b8:	2b 83       	std	Y+3, r18	; 0x03
    32ba:	3c 83       	std	Y+4, r19	; 0x04
    32bc:	4d 83       	std	Y+5, r20	; 0x05
    32be:	5e 83       	std	Y+6, r21	; 0x06
    32c0:	6f 83       	std	Y+7, r22	; 0x07
    32c2:	78 87       	std	Y+8, r23	; 0x08
    32c4:	89 87       	std	Y+9, r24	; 0x09
    32c6:	9a 87       	std	Y+10, r25	; 0x0a

	if( Copy_u64Number == 0 ){ CLCD_voidSendData('0'); }

	else{

		while( Copy_u64Number != 0 ){
    32c8:	82 2f       	mov	r24, r18
    32ca:	83 2b       	or	r24, r19
    32cc:	84 2b       	or	r24, r20
    32ce:	85 2b       	or	r24, r21
    32d0:	86 2b       	or	r24, r22
    32d2:	87 2b       	or	r24, r23
    32d4:	e9 85       	ldd	r30, Y+9	; 0x09
    32d6:	8e 2b       	or	r24, r30
    32d8:	89 2b       	or	r24, r25
    32da:	09 f0       	breq	.+2      	; 0x32de <CLCD_voidSendNumber+0x268>
    32dc:	02 cf       	rjmp	.-508    	; 0x30e2 <CLCD_voidSendNumber+0x6c>

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){
    32de:	f1 e0       	ldi	r31, 0x01	; 1
    32e0:	9f 16       	cp	r9, r31
    32e2:	09 f4       	brne	.+2      	; 0x32e6 <CLCD_voidSendNumber+0x270>
    32e4:	cb c0       	rjmp	.+406    	; 0x347c <CLCD_voidSendNumber+0x406>

			CLCD_voidSendData( ( LOC_u64Reversed % 10 ) + 48 );
    32e6:	29 2d       	mov	r18, r9
    32e8:	38 2d       	mov	r19, r8
    32ea:	45 2d       	mov	r20, r5
    32ec:	52 2d       	mov	r21, r2
    32ee:	63 2d       	mov	r22, r3
    32f0:	74 2d       	mov	r23, r4
    32f2:	c3 01       	movw	r24, r6
    32f4:	ea e0       	ldi	r30, 0x0A	; 10
    32f6:	ae 2e       	mov	r10, r30
    32f8:	bb 24       	eor	r11, r11
    32fa:	cc 24       	eor	r12, r12
    32fc:	dd 24       	eor	r13, r13
    32fe:	ee 24       	eor	r14, r14
    3300:	ff 24       	eor	r15, r15
    3302:	00 e0       	ldi	r16, 0x00	; 0
    3304:	10 e0       	ldi	r17, 0x00	; 0
    3306:	0e 94 3d 07 	call	0xe7a	; 0xe7a <__umoddi3>
    330a:	12 2f       	mov	r17, r18
    330c:	10 5d       	subi	r17, 0xD0	; 208
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    330e:	81 e0       	ldi	r24, 0x01	; 1
    3310:	61 e0       	ldi	r22, 0x01	; 1
    3312:	41 e0       	ldi	r20, 0x01	; 1
    3314:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    3318:	81 e0       	ldi	r24, 0x01	; 1
    331a:	62 e0       	ldi	r22, 0x02	; 2
    331c:	40 e0       	ldi	r20, 0x00	; 0
    331e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    3322:	61 2f       	mov	r22, r17
    3324:	62 95       	swap	r22
    3326:	6f 70       	andi	r22, 0x0F	; 15
    3328:	80 e0       	ldi	r24, 0x00	; 0
    332a:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    332e:	81 e0       	ldi	r24, 0x01	; 1
    3330:	63 e0       	ldi	r22, 0x03	; 3
    3332:	41 e0       	ldi	r20, 0x01	; 1
    3334:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3338:	80 ed       	ldi	r24, 0xD0	; 208
    333a:	97 e0       	ldi	r25, 0x07	; 7
    333c:	01 97       	sbiw	r24, 0x01	; 1
    333e:	f1 f7       	brne	.-4      	; 0x333c <CLCD_voidSendNumber+0x2c6>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3340:	81 e0       	ldi	r24, 0x01	; 1
    3342:	63 e0       	ldi	r22, 0x03	; 3
    3344:	40 e0       	ldi	r20, 0x00	; 0
    3346:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    334a:	80 ed       	ldi	r24, 0xD0	; 208
    334c:	97 e0       	ldi	r25, 0x07	; 7
    334e:	01 97       	sbiw	r24, 0x01	; 1
    3350:	f1 f7       	brne	.-4      	; 0x334e <CLCD_voidSendNumber+0x2d8>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    3352:	80 e0       	ldi	r24, 0x00	; 0
    3354:	61 2f       	mov	r22, r17
    3356:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    335a:	81 e0       	ldi	r24, 0x01	; 1
    335c:	63 e0       	ldi	r22, 0x03	; 3
    335e:	41 e0       	ldi	r20, 0x01	; 1
    3360:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3364:	80 ed       	ldi	r24, 0xD0	; 208
    3366:	97 e0       	ldi	r25, 0x07	; 7
    3368:	01 97       	sbiw	r24, 0x01	; 1
    336a:	f1 f7       	brne	.-4      	; 0x3368 <CLCD_voidSendNumber+0x2f2>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    336c:	81 e0       	ldi	r24, 0x01	; 1
    336e:	63 e0       	ldi	r22, 0x03	; 3
    3370:	40 e0       	ldi	r20, 0x00	; 0
    3372:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3376:	80 ed       	ldi	r24, 0xD0	; 208
    3378:	97 e0       	ldi	r25, 0x07	; 7
    337a:	01 97       	sbiw	r24, 0x01	; 1
    337c:	f1 f7       	brne	.-4      	; 0x337a <CLCD_voidSendNumber+0x304>
    337e:	80 ed       	ldi	r24, 0xD0	; 208
    3380:	97 e0       	ldi	r25, 0x07	; 7
    3382:	01 97       	sbiw	r24, 0x01	; 1
    3384:	f1 f7       	brne	.-4      	; 0x3382 <CLCD_voidSendNumber+0x30c>

		}
		while( LOC_u64Reversed != 1 ){

			CLCD_voidSendData( ( LOC_u64Reversed % 10 ) + 48 );
			LOC_u64Reversed /= 10 ;
    3386:	29 2d       	mov	r18, r9
    3388:	38 2d       	mov	r19, r8
    338a:	45 2d       	mov	r20, r5
    338c:	52 2d       	mov	r21, r2
    338e:	63 2d       	mov	r22, r3
    3390:	74 2d       	mov	r23, r4
    3392:	c3 01       	movw	r24, r6
    3394:	10 e0       	ldi	r17, 0x00	; 0
    3396:	0e 94 c8 00 	call	0x190	; 0x190 <__udivdi3>
    339a:	92 2e       	mov	r9, r18
    339c:	83 2e       	mov	r8, r19
    339e:	54 2e       	mov	r5, r20
    33a0:	25 2e       	mov	r2, r21
    33a2:	36 2e       	mov	r3, r22
    33a4:	47 2e       	mov	r4, r23
    33a6:	3c 01       	movw	r6, r24

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){
    33a8:	41 e0       	ldi	r20, 0x01	; 1
    33aa:	94 16       	cp	r9, r20
    33ac:	09 f0       	breq	.+2      	; 0x33b0 <CLCD_voidSendNumber+0x33a>
    33ae:	9b cf       	rjmp	.-202    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33b0:	88 20       	and	r8, r8
    33b2:	09 f0       	breq	.+2      	; 0x33b6 <CLCD_voidSendNumber+0x340>
    33b4:	98 cf       	rjmp	.-208    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33b6:	55 20       	and	r5, r5
    33b8:	09 f0       	breq	.+2      	; 0x33bc <CLCD_voidSendNumber+0x346>
    33ba:	95 cf       	rjmp	.-214    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33bc:	22 20       	and	r2, r2
    33be:	09 f0       	breq	.+2      	; 0x33c2 <CLCD_voidSendNumber+0x34c>
    33c0:	92 cf       	rjmp	.-220    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33c2:	33 20       	and	r3, r3
    33c4:	09 f0       	breq	.+2      	; 0x33c8 <CLCD_voidSendNumber+0x352>
    33c6:	8f cf       	rjmp	.-226    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33c8:	44 20       	and	r4, r4
    33ca:	09 f0       	breq	.+2      	; 0x33ce <CLCD_voidSendNumber+0x358>
    33cc:	8c cf       	rjmp	.-232    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33ce:	66 20       	and	r6, r6
    33d0:	09 f0       	breq	.+2      	; 0x33d4 <CLCD_voidSendNumber+0x35e>
    33d2:	89 cf       	rjmp	.-238    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33d4:	99 23       	and	r25, r25
    33d6:	09 f0       	breq	.+2      	; 0x33da <CLCD_voidSendNumber+0x364>
    33d8:	86 cf       	rjmp	.-244    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    33da:	37 c0       	rjmp	.+110    	; 0x344a <CLCD_voidSendNumber+0x3d4>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    33dc:	81 e0       	ldi	r24, 0x01	; 1
    33de:	61 e0       	ldi	r22, 0x01	; 1
    33e0:	41 e0       	ldi	r20, 0x01	; 1
    33e2:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    33e6:	81 e0       	ldi	r24, 0x01	; 1
    33e8:	62 e0       	ldi	r22, 0x02	; 2
    33ea:	40 e0       	ldi	r20, 0x00	; 0
    33ec:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    33f0:	80 e0       	ldi	r24, 0x00	; 0
    33f2:	63 e0       	ldi	r22, 0x03	; 3
    33f4:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    33f8:	81 e0       	ldi	r24, 0x01	; 1
    33fa:	63 e0       	ldi	r22, 0x03	; 3
    33fc:	41 e0       	ldi	r20, 0x01	; 1
    33fe:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3402:	00 ed       	ldi	r16, 0xD0	; 208
    3404:	17 e0       	ldi	r17, 0x07	; 7
    3406:	c8 01       	movw	r24, r16
    3408:	01 97       	sbiw	r24, 0x01	; 1
    340a:	f1 f7       	brne	.-4      	; 0x3408 <CLCD_voidSendNumber+0x392>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    340c:	81 e0       	ldi	r24, 0x01	; 1
    340e:	63 e0       	ldi	r22, 0x03	; 3
    3410:	40 e0       	ldi	r20, 0x00	; 0
    3412:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3416:	c8 01       	movw	r24, r16
    3418:	01 97       	sbiw	r24, 0x01	; 1
    341a:	f1 f7       	brne	.-4      	; 0x3418 <CLCD_voidSendNumber+0x3a2>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    341c:	80 e0       	ldi	r24, 0x00	; 0
    341e:	60 e3       	ldi	r22, 0x30	; 48
    3420:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3424:	81 e0       	ldi	r24, 0x01	; 1
    3426:	63 e0       	ldi	r22, 0x03	; 3
    3428:	41 e0       	ldi	r20, 0x01	; 1
    342a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    342e:	c8 01       	movw	r24, r16
    3430:	01 97       	sbiw	r24, 0x01	; 1
    3432:	f1 f7       	brne	.-4      	; 0x3430 <CLCD_voidSendNumber+0x3ba>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3434:	81 e0       	ldi	r24, 0x01	; 1
    3436:	63 e0       	ldi	r22, 0x03	; 3
    3438:	40 e0       	ldi	r20, 0x00	; 0
    343a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    343e:	c8 01       	movw	r24, r16
    3440:	01 97       	sbiw	r24, 0x01	; 1
    3442:	f1 f7       	brne	.-4      	; 0x3440 <CLCD_voidSendNumber+0x3ca>
    3444:	c8 01       	movw	r24, r16
    3446:	01 97       	sbiw	r24, 0x01	; 1
    3448:	f1 f7       	brne	.-4      	; 0x3446 <CLCD_voidSendNumber+0x3d0>

		}

	}

}
    344a:	2a 96       	adiw	r28, 0x0a	; 10
    344c:	0f b6       	in	r0, 0x3f	; 63
    344e:	f8 94       	cli
    3450:	de bf       	out	0x3e, r29	; 62
    3452:	0f be       	out	0x3f, r0	; 63
    3454:	cd bf       	out	0x3d, r28	; 61
    3456:	cf 91       	pop	r28
    3458:	df 91       	pop	r29
    345a:	1f 91       	pop	r17
    345c:	0f 91       	pop	r16
    345e:	ff 90       	pop	r15
    3460:	ef 90       	pop	r14
    3462:	df 90       	pop	r13
    3464:	cf 90       	pop	r12
    3466:	bf 90       	pop	r11
    3468:	af 90       	pop	r10
    346a:	9f 90       	pop	r9
    346c:	8f 90       	pop	r8
    346e:	7f 90       	pop	r7
    3470:	6f 90       	pop	r6
    3472:	5f 90       	pop	r5
    3474:	4f 90       	pop	r4
    3476:	3f 90       	pop	r3
    3478:	2f 90       	pop	r2
    347a:	08 95       	ret

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){
    347c:	88 20       	and	r8, r8
    347e:	09 f0       	breq	.+2      	; 0x3482 <CLCD_voidSendNumber+0x40c>
    3480:	32 cf       	rjmp	.-412    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    3482:	55 20       	and	r5, r5
    3484:	09 f0       	breq	.+2      	; 0x3488 <CLCD_voidSendNumber+0x412>
    3486:	2f cf       	rjmp	.-418    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    3488:	22 20       	and	r2, r2
    348a:	09 f0       	breq	.+2      	; 0x348e <CLCD_voidSendNumber+0x418>
    348c:	2c cf       	rjmp	.-424    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    348e:	33 20       	and	r3, r3
    3490:	09 f0       	breq	.+2      	; 0x3494 <CLCD_voidSendNumber+0x41e>
    3492:	29 cf       	rjmp	.-430    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    3494:	44 20       	and	r4, r4
    3496:	09 f0       	breq	.+2      	; 0x349a <CLCD_voidSendNumber+0x424>
    3498:	26 cf       	rjmp	.-436    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    349a:	66 20       	and	r6, r6
    349c:	09 f0       	breq	.+2      	; 0x34a0 <CLCD_voidSendNumber+0x42a>
    349e:	23 cf       	rjmp	.-442    	; 0x32e6 <CLCD_voidSendNumber+0x270>
    34a0:	77 20       	and	r7, r7
    34a2:	99 f2       	breq	.-90     	; 0x344a <CLCD_voidSendNumber+0x3d4>
    34a4:	20 cf       	rjmp	.-448    	; 0x32e6 <CLCD_voidSendNumber+0x270>

000034a6 <CLCD_voidSendExtraChar>:
			=> Copy_u8Col --> column number (CLCD_COL_1 ... CLCD_COL_16)
* return : nothing
* Hint :-
	Address Counter can refer to CGRAM and DDRAM
*/
void CLCD_voidSendExtraChar( u8 Copy_u8Row , u8 Copy_u8Col ){
    34a6:	cf 92       	push	r12
    34a8:	df 92       	push	r13
    34aa:	ef 92       	push	r14
    34ac:	ff 92       	push	r15
    34ae:	0f 93       	push	r16
    34b0:	1f 93       	push	r17
    34b2:	cf 93       	push	r28
    34b4:	df 93       	push	r29
    34b6:	d8 2e       	mov	r13, r24
    34b8:	c6 2e       	mov	r12, r22
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    34ba:	81 e0       	ldi	r24, 0x01	; 1
    34bc:	61 e0       	ldi	r22, 0x01	; 1
    34be:	40 e0       	ldi	r20, 0x00	; 0
    34c0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    34c4:	81 e0       	ldi	r24, 0x01	; 1
    34c6:	62 e0       	ldi	r22, 0x02	; 2
    34c8:	40 e0       	ldi	r20, 0x00	; 0
    34ca:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    34ce:	80 e0       	ldi	r24, 0x00	; 0
    34d0:	64 e0       	ldi	r22, 0x04	; 4
    34d2:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    34d6:	81 e0       	ldi	r24, 0x01	; 1
    34d8:	63 e0       	ldi	r22, 0x03	; 3
    34da:	41 e0       	ldi	r20, 0x01	; 1
    34dc:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    34e0:	00 ed       	ldi	r16, 0xD0	; 208
    34e2:	17 e0       	ldi	r17, 0x07	; 7
    34e4:	c8 01       	movw	r24, r16
    34e6:	01 97       	sbiw	r24, 0x01	; 1
    34e8:	f1 f7       	brne	.-4      	; 0x34e6 <CLCD_voidSendExtraChar+0x40>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    34ea:	81 e0       	ldi	r24, 0x01	; 1
    34ec:	63 e0       	ldi	r22, 0x03	; 3
    34ee:	40 e0       	ldi	r20, 0x00	; 0
    34f0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    34f4:	c8 01       	movw	r24, r16
    34f6:	01 97       	sbiw	r24, 0x01	; 1
    34f8:	f1 f7       	brne	.-4      	; 0x34f6 <CLCD_voidSendExtraChar+0x50>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    34fa:	80 e0       	ldi	r24, 0x00	; 0
    34fc:	60 e4       	ldi	r22, 0x40	; 64
    34fe:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3502:	81 e0       	ldi	r24, 0x01	; 1
    3504:	63 e0       	ldi	r22, 0x03	; 3
    3506:	41 e0       	ldi	r20, 0x01	; 1
    3508:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    350c:	c8 01       	movw	r24, r16
    350e:	01 97       	sbiw	r24, 0x01	; 1
    3510:	f1 f7       	brne	.-4      	; 0x350e <CLCD_voidSendExtraChar+0x68>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3512:	81 e0       	ldi	r24, 0x01	; 1
    3514:	63 e0       	ldi	r22, 0x03	; 3
    3516:	40 e0       	ldi	r20, 0x00	; 0
    3518:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    351c:	c8 01       	movw	r24, r16
    351e:	01 97       	sbiw	r24, 0x01	; 1
    3520:	f1 f7       	brne	.-4      	; 0x351e <CLCD_voidSendExtraChar+0x78>
    3522:	c8 01       	movw	r24, r16
    3524:	01 97       	sbiw	r24, 0x01	; 1
    3526:	f1 f7       	brne	.-4      	; 0x3524 <CLCD_voidSendExtraChar+0x7e>
    3528:	c7 e8       	ldi	r28, 0x87	; 135
    352a:	d1 e0       	ldi	r29, 0x01	; 1
    352c:	80 ed       	ldi	r24, 0xD0	; 208
    352e:	e8 2e       	mov	r14, r24
    3530:	87 e0       	ldi	r24, 0x07	; 7
    3532:	f8 2e       	mov	r15, r24

	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < sizeof(CLCD_u8ExtraChar) / sizeof(CLCD_u8ExtraChar[0]) ; LOC_u8Iterator++){

		CLCD_voidSendData( CLCD_u8ExtraChar[LOC_u8Iterator] );
    3534:	19 91       	ld	r17, Y+
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    3536:	81 e0       	ldi	r24, 0x01	; 1
    3538:	61 e0       	ldi	r22, 0x01	; 1
    353a:	41 e0       	ldi	r20, 0x01	; 1
    353c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    3540:	81 e0       	ldi	r24, 0x01	; 1
    3542:	62 e0       	ldi	r22, 0x02	; 2
    3544:	40 e0       	ldi	r20, 0x00	; 0
    3546:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    354a:	61 2f       	mov	r22, r17
    354c:	62 95       	swap	r22
    354e:	6f 70       	andi	r22, 0x0F	; 15
    3550:	80 e0       	ldi	r24, 0x00	; 0
    3552:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3556:	81 e0       	ldi	r24, 0x01	; 1
    3558:	63 e0       	ldi	r22, 0x03	; 3
    355a:	41 e0       	ldi	r20, 0x01	; 1
    355c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3560:	c7 01       	movw	r24, r14
    3562:	01 97       	sbiw	r24, 0x01	; 1
    3564:	f1 f7       	brne	.-4      	; 0x3562 <CLCD_voidSendExtraChar+0xbc>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3566:	81 e0       	ldi	r24, 0x01	; 1
    3568:	63 e0       	ldi	r22, 0x03	; 3
    356a:	40 e0       	ldi	r20, 0x00	; 0
    356c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3570:	c7 01       	movw	r24, r14
    3572:	01 97       	sbiw	r24, 0x01	; 1
    3574:	f1 f7       	brne	.-4      	; 0x3572 <CLCD_voidSendExtraChar+0xcc>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    3576:	80 e0       	ldi	r24, 0x00	; 0
    3578:	61 2f       	mov	r22, r17
    357a:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    357e:	81 e0       	ldi	r24, 0x01	; 1
    3580:	63 e0       	ldi	r22, 0x03	; 3
    3582:	41 e0       	ldi	r20, 0x01	; 1
    3584:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3588:	c7 01       	movw	r24, r14
    358a:	01 97       	sbiw	r24, 0x01	; 1
    358c:	f1 f7       	brne	.-4      	; 0x358a <CLCD_voidSendExtraChar+0xe4>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    358e:	81 e0       	ldi	r24, 0x01	; 1
    3590:	63 e0       	ldi	r22, 0x03	; 3
    3592:	40 e0       	ldi	r20, 0x00	; 0
    3594:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3598:	c7 01       	movw	r24, r14
    359a:	01 97       	sbiw	r24, 0x01	; 1
    359c:	f1 f7       	brne	.-4      	; 0x359a <CLCD_voidSendExtraChar+0xf4>
    359e:	c7 01       	movw	r24, r14
    35a0:	01 97       	sbiw	r24, 0x01	; 1
    35a2:	f1 f7       	brne	.-4      	; 0x35a0 <CLCD_voidSendExtraChar+0xfa>
	CLCD_voidSendCommand( lcd_CGRAM );  // Make AC refers to the first Place/Address at CGRAM


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < sizeof(CLCD_u8ExtraChar) / sizeof(CLCD_u8ExtraChar[0]) ; LOC_u8Iterator++){
    35a4:	81 e0       	ldi	r24, 0x01	; 1
    35a6:	c7 3c       	cpi	r28, 0xC7	; 199
    35a8:	d8 07       	cpc	r29, r24
    35aa:	09 f0       	breq	.+2      	; 0x35ae <CLCD_voidSendExtraChar+0x108>
    35ac:	c3 cf       	rjmp	.-122    	; 0x3534 <CLCD_voidSendExtraChar+0x8e>
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){

	u8 LOC_u8data ;

	/* In These cases will set at (0,0) ==> if the user enter invalid location */
	if(Copy_u8Row>2||Copy_u8Row<1||Copy_u8Col>16||Copy_u8Col<1)  //check
    35ae:	8d 2d       	mov	r24, r13
    35b0:	81 50       	subi	r24, 0x01	; 1
    35b2:	82 30       	cpi	r24, 0x02	; 2
    35b4:	08 f4       	brcc	.+2      	; 0x35b8 <CLCD_voidSendExtraChar+0x112>
    35b6:	ee c1       	rjmp	.+988    	; 0x3994 <CLCD_voidSendExtraChar+0x4ee>

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){

		LOC_u8data = ( ( lcd_SetCursor ) + (64) + ( Copy_u8Col - 1 ) );       //Row2 -> 0xc0+col-1
    35b8:	b0 e8       	ldi	r27, 0x80	; 128
    35ba:	fb 2e       	mov	r15, r27
    35bc:	18 e0       	ldi	r17, 0x08	; 8
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    35be:	81 e0       	ldi	r24, 0x01	; 1
    35c0:	61 e0       	ldi	r22, 0x01	; 1
    35c2:	40 e0       	ldi	r20, 0x00	; 0
    35c4:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    35c8:	81 e0       	ldi	r24, 0x01	; 1
    35ca:	62 e0       	ldi	r22, 0x02	; 2
    35cc:	40 e0       	ldi	r20, 0x00	; 0
    35ce:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    35d2:	80 e0       	ldi	r24, 0x00	; 0
    35d4:	61 2f       	mov	r22, r17
    35d6:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    35da:	81 e0       	ldi	r24, 0x01	; 1
    35dc:	63 e0       	ldi	r22, 0x03	; 3
    35de:	41 e0       	ldi	r20, 0x01	; 1
    35e0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    35e4:	00 ed       	ldi	r16, 0xD0	; 208
    35e6:	17 e0       	ldi	r17, 0x07	; 7
    35e8:	c8 01       	movw	r24, r16
    35ea:	01 97       	sbiw	r24, 0x01	; 1
    35ec:	f1 f7       	brne	.-4      	; 0x35ea <CLCD_voidSendExtraChar+0x144>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    35ee:	81 e0       	ldi	r24, 0x01	; 1
    35f0:	63 e0       	ldi	r22, 0x03	; 3
    35f2:	40 e0       	ldi	r20, 0x00	; 0
    35f4:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    35f8:	c8 01       	movw	r24, r16
    35fa:	01 97       	sbiw	r24, 0x01	; 1
    35fc:	f1 f7       	brne	.-4      	; 0x35fa <CLCD_voidSendExtraChar+0x154>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    35fe:	80 e0       	ldi	r24, 0x00	; 0
    3600:	6f 2d       	mov	r22, r15
    3602:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3606:	81 e0       	ldi	r24, 0x01	; 1
    3608:	63 e0       	ldi	r22, 0x03	; 3
    360a:	41 e0       	ldi	r20, 0x01	; 1
    360c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3610:	c8 01       	movw	r24, r16
    3612:	01 97       	sbiw	r24, 0x01	; 1
    3614:	f1 f7       	brne	.-4      	; 0x3612 <CLCD_voidSendExtraChar+0x16c>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3616:	81 e0       	ldi	r24, 0x01	; 1
    3618:	63 e0       	ldi	r22, 0x03	; 3
    361a:	40 e0       	ldi	r20, 0x00	; 0
    361c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3620:	c8 01       	movw	r24, r16
    3622:	01 97       	sbiw	r24, 0x01	; 1
    3624:	f1 f7       	brne	.-4      	; 0x3622 <CLCD_voidSendExtraChar+0x17c>
    3626:	c8 01       	movw	r24, r16
    3628:	01 97       	sbiw	r24, 0x01	; 1
    362a:	f1 f7       	brne	.-4      	; 0x3628 <CLCD_voidSendExtraChar+0x182>
    362c:	c8 01       	movw	r24, r16
    362e:	01 97       	sbiw	r24, 0x01	; 1
    3630:	f1 f7       	brne	.-4      	; 0x362e <CLCD_voidSendExtraChar+0x188>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    3632:	81 e0       	ldi	r24, 0x01	; 1
    3634:	61 e0       	ldi	r22, 0x01	; 1
    3636:	41 e0       	ldi	r20, 0x01	; 1
    3638:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    363c:	81 e0       	ldi	r24, 0x01	; 1
    363e:	62 e0       	ldi	r22, 0x02	; 2
    3640:	40 e0       	ldi	r20, 0x00	; 0
    3642:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    3646:	80 e0       	ldi	r24, 0x00	; 0
    3648:	60 e0       	ldi	r22, 0x00	; 0
    364a:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    364e:	81 e0       	ldi	r24, 0x01	; 1
    3650:	63 e0       	ldi	r22, 0x03	; 3
    3652:	41 e0       	ldi	r20, 0x01	; 1
    3654:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3658:	c8 01       	movw	r24, r16
    365a:	01 97       	sbiw	r24, 0x01	; 1
    365c:	f1 f7       	brne	.-4      	; 0x365a <CLCD_voidSendExtraChar+0x1b4>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    365e:	81 e0       	ldi	r24, 0x01	; 1
    3660:	63 e0       	ldi	r22, 0x03	; 3
    3662:	40 e0       	ldi	r20, 0x00	; 0
    3664:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3668:	c8 01       	movw	r24, r16
    366a:	01 97       	sbiw	r24, 0x01	; 1
    366c:	f1 f7       	brne	.-4      	; 0x366a <CLCD_voidSendExtraChar+0x1c4>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    366e:	80 e0       	ldi	r24, 0x00	; 0
    3670:	60 e0       	ldi	r22, 0x00	; 0
    3672:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3676:	81 e0       	ldi	r24, 0x01	; 1
    3678:	63 e0       	ldi	r22, 0x03	; 3
    367a:	41 e0       	ldi	r20, 0x01	; 1
    367c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3680:	c8 01       	movw	r24, r16
    3682:	01 97       	sbiw	r24, 0x01	; 1
    3684:	f1 f7       	brne	.-4      	; 0x3682 <CLCD_voidSendExtraChar+0x1dc>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3686:	81 e0       	ldi	r24, 0x01	; 1
    3688:	63 e0       	ldi	r22, 0x03	; 3
    368a:	40 e0       	ldi	r20, 0x00	; 0
    368c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3690:	c8 01       	movw	r24, r16
    3692:	01 97       	sbiw	r24, 0x01	; 1
    3694:	f1 f7       	brne	.-4      	; 0x3692 <CLCD_voidSendExtraChar+0x1ec>
    3696:	c8 01       	movw	r24, r16
    3698:	01 97       	sbiw	r24, 0x01	; 1
    369a:	f1 f7       	brne	.-4      	; 0x3698 <CLCD_voidSendExtraChar+0x1f2>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    369c:	81 e0       	ldi	r24, 0x01	; 1
    369e:	61 e0       	ldi	r22, 0x01	; 1
    36a0:	41 e0       	ldi	r20, 0x01	; 1
    36a2:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    36a6:	81 e0       	ldi	r24, 0x01	; 1
    36a8:	62 e0       	ldi	r22, 0x02	; 2
    36aa:	40 e0       	ldi	r20, 0x00	; 0
    36ac:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    36b0:	80 e0       	ldi	r24, 0x00	; 0
    36b2:	60 e0       	ldi	r22, 0x00	; 0
    36b4:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    36b8:	81 e0       	ldi	r24, 0x01	; 1
    36ba:	63 e0       	ldi	r22, 0x03	; 3
    36bc:	41 e0       	ldi	r20, 0x01	; 1
    36be:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    36c2:	c8 01       	movw	r24, r16
    36c4:	01 97       	sbiw	r24, 0x01	; 1
    36c6:	f1 f7       	brne	.-4      	; 0x36c4 <CLCD_voidSendExtraChar+0x21e>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    36c8:	81 e0       	ldi	r24, 0x01	; 1
    36ca:	63 e0       	ldi	r22, 0x03	; 3
    36cc:	40 e0       	ldi	r20, 0x00	; 0
    36ce:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    36d2:	c8 01       	movw	r24, r16
    36d4:	01 97       	sbiw	r24, 0x01	; 1
    36d6:	f1 f7       	brne	.-4      	; 0x36d4 <CLCD_voidSendExtraChar+0x22e>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    36d8:	80 e0       	ldi	r24, 0x00	; 0
    36da:	61 e0       	ldi	r22, 0x01	; 1
    36dc:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    36e0:	81 e0       	ldi	r24, 0x01	; 1
    36e2:	63 e0       	ldi	r22, 0x03	; 3
    36e4:	41 e0       	ldi	r20, 0x01	; 1
    36e6:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    36ea:	c8 01       	movw	r24, r16
    36ec:	01 97       	sbiw	r24, 0x01	; 1
    36ee:	f1 f7       	brne	.-4      	; 0x36ec <CLCD_voidSendExtraChar+0x246>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    36f0:	81 e0       	ldi	r24, 0x01	; 1
    36f2:	63 e0       	ldi	r22, 0x03	; 3
    36f4:	40 e0       	ldi	r20, 0x00	; 0
    36f6:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    36fa:	c8 01       	movw	r24, r16
    36fc:	01 97       	sbiw	r24, 0x01	; 1
    36fe:	f1 f7       	brne	.-4      	; 0x36fc <CLCD_voidSendExtraChar+0x256>
    3700:	c8 01       	movw	r24, r16
    3702:	01 97       	sbiw	r24, 0x01	; 1
    3704:	f1 f7       	brne	.-4      	; 0x3702 <CLCD_voidSendExtraChar+0x25c>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    3706:	81 e0       	ldi	r24, 0x01	; 1
    3708:	61 e0       	ldi	r22, 0x01	; 1
    370a:	41 e0       	ldi	r20, 0x01	; 1
    370c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    3710:	81 e0       	ldi	r24, 0x01	; 1
    3712:	62 e0       	ldi	r22, 0x02	; 2
    3714:	40 e0       	ldi	r20, 0x00	; 0
    3716:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    371a:	80 e0       	ldi	r24, 0x00	; 0
    371c:	60 e0       	ldi	r22, 0x00	; 0
    371e:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3722:	81 e0       	ldi	r24, 0x01	; 1
    3724:	63 e0       	ldi	r22, 0x03	; 3
    3726:	41 e0       	ldi	r20, 0x01	; 1
    3728:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    372c:	c8 01       	movw	r24, r16
    372e:	01 97       	sbiw	r24, 0x01	; 1
    3730:	f1 f7       	brne	.-4      	; 0x372e <CLCD_voidSendExtraChar+0x288>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3732:	81 e0       	ldi	r24, 0x01	; 1
    3734:	63 e0       	ldi	r22, 0x03	; 3
    3736:	40 e0       	ldi	r20, 0x00	; 0
    3738:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    373c:	c8 01       	movw	r24, r16
    373e:	01 97       	sbiw	r24, 0x01	; 1
    3740:	f1 f7       	brne	.-4      	; 0x373e <CLCD_voidSendExtraChar+0x298>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    3742:	80 e0       	ldi	r24, 0x00	; 0
    3744:	62 e0       	ldi	r22, 0x02	; 2
    3746:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    374a:	81 e0       	ldi	r24, 0x01	; 1
    374c:	63 e0       	ldi	r22, 0x03	; 3
    374e:	41 e0       	ldi	r20, 0x01	; 1
    3750:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3754:	c8 01       	movw	r24, r16
    3756:	01 97       	sbiw	r24, 0x01	; 1
    3758:	f1 f7       	brne	.-4      	; 0x3756 <CLCD_voidSendExtraChar+0x2b0>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    375a:	81 e0       	ldi	r24, 0x01	; 1
    375c:	63 e0       	ldi	r22, 0x03	; 3
    375e:	40 e0       	ldi	r20, 0x00	; 0
    3760:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3764:	c8 01       	movw	r24, r16
    3766:	01 97       	sbiw	r24, 0x01	; 1
    3768:	f1 f7       	brne	.-4      	; 0x3766 <CLCD_voidSendExtraChar+0x2c0>
    376a:	c8 01       	movw	r24, r16
    376c:	01 97       	sbiw	r24, 0x01	; 1
    376e:	f1 f7       	brne	.-4      	; 0x376c <CLCD_voidSendExtraChar+0x2c6>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    3770:	81 e0       	ldi	r24, 0x01	; 1
    3772:	61 e0       	ldi	r22, 0x01	; 1
    3774:	41 e0       	ldi	r20, 0x01	; 1
    3776:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    377a:	81 e0       	ldi	r24, 0x01	; 1
    377c:	62 e0       	ldi	r22, 0x02	; 2
    377e:	40 e0       	ldi	r20, 0x00	; 0
    3780:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    3784:	80 e0       	ldi	r24, 0x00	; 0
    3786:	60 e0       	ldi	r22, 0x00	; 0
    3788:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    378c:	81 e0       	ldi	r24, 0x01	; 1
    378e:	63 e0       	ldi	r22, 0x03	; 3
    3790:	41 e0       	ldi	r20, 0x01	; 1
    3792:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3796:	c8 01       	movw	r24, r16
    3798:	01 97       	sbiw	r24, 0x01	; 1
    379a:	f1 f7       	brne	.-4      	; 0x3798 <CLCD_voidSendExtraChar+0x2f2>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    379c:	81 e0       	ldi	r24, 0x01	; 1
    379e:	63 e0       	ldi	r22, 0x03	; 3
    37a0:	40 e0       	ldi	r20, 0x00	; 0
    37a2:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    37a6:	c8 01       	movw	r24, r16
    37a8:	01 97       	sbiw	r24, 0x01	; 1
    37aa:	f1 f7       	brne	.-4      	; 0x37a8 <CLCD_voidSendExtraChar+0x302>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    37ac:	80 e0       	ldi	r24, 0x00	; 0
    37ae:	63 e0       	ldi	r22, 0x03	; 3
    37b0:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    37b4:	81 e0       	ldi	r24, 0x01	; 1
    37b6:	63 e0       	ldi	r22, 0x03	; 3
    37b8:	41 e0       	ldi	r20, 0x01	; 1
    37ba:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    37be:	c8 01       	movw	r24, r16
    37c0:	01 97       	sbiw	r24, 0x01	; 1
    37c2:	f1 f7       	brne	.-4      	; 0x37c0 <CLCD_voidSendExtraChar+0x31a>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    37c4:	81 e0       	ldi	r24, 0x01	; 1
    37c6:	63 e0       	ldi	r22, 0x03	; 3
    37c8:	40 e0       	ldi	r20, 0x00	; 0
    37ca:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    37ce:	c8 01       	movw	r24, r16
    37d0:	01 97       	sbiw	r24, 0x01	; 1
    37d2:	f1 f7       	brne	.-4      	; 0x37d0 <CLCD_voidSendExtraChar+0x32a>
    37d4:	c8 01       	movw	r24, r16
    37d6:	01 97       	sbiw	r24, 0x01	; 1
    37d8:	f1 f7       	brne	.-4      	; 0x37d6 <CLCD_voidSendExtraChar+0x330>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    37da:	81 e0       	ldi	r24, 0x01	; 1
    37dc:	61 e0       	ldi	r22, 0x01	; 1
    37de:	41 e0       	ldi	r20, 0x01	; 1
    37e0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    37e4:	81 e0       	ldi	r24, 0x01	; 1
    37e6:	62 e0       	ldi	r22, 0x02	; 2
    37e8:	40 e0       	ldi	r20, 0x00	; 0
    37ea:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    37ee:	80 e0       	ldi	r24, 0x00	; 0
    37f0:	60 e0       	ldi	r22, 0x00	; 0
    37f2:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    37f6:	81 e0       	ldi	r24, 0x01	; 1
    37f8:	63 e0       	ldi	r22, 0x03	; 3
    37fa:	41 e0       	ldi	r20, 0x01	; 1
    37fc:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3800:	c8 01       	movw	r24, r16
    3802:	01 97       	sbiw	r24, 0x01	; 1
    3804:	f1 f7       	brne	.-4      	; 0x3802 <CLCD_voidSendExtraChar+0x35c>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3806:	81 e0       	ldi	r24, 0x01	; 1
    3808:	63 e0       	ldi	r22, 0x03	; 3
    380a:	40 e0       	ldi	r20, 0x00	; 0
    380c:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3810:	c8 01       	movw	r24, r16
    3812:	01 97       	sbiw	r24, 0x01	; 1
    3814:	f1 f7       	brne	.-4      	; 0x3812 <CLCD_voidSendExtraChar+0x36c>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    3816:	80 e0       	ldi	r24, 0x00	; 0
    3818:	64 e0       	ldi	r22, 0x04	; 4
    381a:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    381e:	81 e0       	ldi	r24, 0x01	; 1
    3820:	63 e0       	ldi	r22, 0x03	; 3
    3822:	41 e0       	ldi	r20, 0x01	; 1
    3824:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3828:	c8 01       	movw	r24, r16
    382a:	01 97       	sbiw	r24, 0x01	; 1
    382c:	f1 f7       	brne	.-4      	; 0x382a <CLCD_voidSendExtraChar+0x384>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    382e:	81 e0       	ldi	r24, 0x01	; 1
    3830:	63 e0       	ldi	r22, 0x03	; 3
    3832:	40 e0       	ldi	r20, 0x00	; 0
    3834:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3838:	c8 01       	movw	r24, r16
    383a:	01 97       	sbiw	r24, 0x01	; 1
    383c:	f1 f7       	brne	.-4      	; 0x383a <CLCD_voidSendExtraChar+0x394>
    383e:	c8 01       	movw	r24, r16
    3840:	01 97       	sbiw	r24, 0x01	; 1
    3842:	f1 f7       	brne	.-4      	; 0x3840 <CLCD_voidSendExtraChar+0x39a>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    3844:	81 e0       	ldi	r24, 0x01	; 1
    3846:	61 e0       	ldi	r22, 0x01	; 1
    3848:	41 e0       	ldi	r20, 0x01	; 1
    384a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    384e:	81 e0       	ldi	r24, 0x01	; 1
    3850:	62 e0       	ldi	r22, 0x02	; 2
    3852:	40 e0       	ldi	r20, 0x00	; 0
    3854:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    3858:	80 e0       	ldi	r24, 0x00	; 0
    385a:	60 e0       	ldi	r22, 0x00	; 0
    385c:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3860:	81 e0       	ldi	r24, 0x01	; 1
    3862:	63 e0       	ldi	r22, 0x03	; 3
    3864:	41 e0       	ldi	r20, 0x01	; 1
    3866:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    386a:	c8 01       	movw	r24, r16
    386c:	01 97       	sbiw	r24, 0x01	; 1
    386e:	f1 f7       	brne	.-4      	; 0x386c <CLCD_voidSendExtraChar+0x3c6>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3870:	81 e0       	ldi	r24, 0x01	; 1
    3872:	63 e0       	ldi	r22, 0x03	; 3
    3874:	40 e0       	ldi	r20, 0x00	; 0
    3876:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    387a:	c8 01       	movw	r24, r16
    387c:	01 97       	sbiw	r24, 0x01	; 1
    387e:	f1 f7       	brne	.-4      	; 0x387c <CLCD_voidSendExtraChar+0x3d6>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    3880:	80 e0       	ldi	r24, 0x00	; 0
    3882:	65 e0       	ldi	r22, 0x05	; 5
    3884:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3888:	81 e0       	ldi	r24, 0x01	; 1
    388a:	63 e0       	ldi	r22, 0x03	; 3
    388c:	41 e0       	ldi	r20, 0x01	; 1
    388e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3892:	c8 01       	movw	r24, r16
    3894:	01 97       	sbiw	r24, 0x01	; 1
    3896:	f1 f7       	brne	.-4      	; 0x3894 <CLCD_voidSendExtraChar+0x3ee>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3898:	81 e0       	ldi	r24, 0x01	; 1
    389a:	63 e0       	ldi	r22, 0x03	; 3
    389c:	40 e0       	ldi	r20, 0x00	; 0
    389e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    38a2:	c8 01       	movw	r24, r16
    38a4:	01 97       	sbiw	r24, 0x01	; 1
    38a6:	f1 f7       	brne	.-4      	; 0x38a4 <CLCD_voidSendExtraChar+0x3fe>
    38a8:	c8 01       	movw	r24, r16
    38aa:	01 97       	sbiw	r24, 0x01	; 1
    38ac:	f1 f7       	brne	.-4      	; 0x38aa <CLCD_voidSendExtraChar+0x404>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    38ae:	81 e0       	ldi	r24, 0x01	; 1
    38b0:	61 e0       	ldi	r22, 0x01	; 1
    38b2:	41 e0       	ldi	r20, 0x01	; 1
    38b4:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    38b8:	81 e0       	ldi	r24, 0x01	; 1
    38ba:	62 e0       	ldi	r22, 0x02	; 2
    38bc:	40 e0       	ldi	r20, 0x00	; 0
    38be:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    38c2:	80 e0       	ldi	r24, 0x00	; 0
    38c4:	60 e0       	ldi	r22, 0x00	; 0
    38c6:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    38ca:	81 e0       	ldi	r24, 0x01	; 1
    38cc:	63 e0       	ldi	r22, 0x03	; 3
    38ce:	41 e0       	ldi	r20, 0x01	; 1
    38d0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    38d4:	c8 01       	movw	r24, r16
    38d6:	01 97       	sbiw	r24, 0x01	; 1
    38d8:	f1 f7       	brne	.-4      	; 0x38d6 <CLCD_voidSendExtraChar+0x430>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    38da:	81 e0       	ldi	r24, 0x01	; 1
    38dc:	63 e0       	ldi	r22, 0x03	; 3
    38de:	40 e0       	ldi	r20, 0x00	; 0
    38e0:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    38e4:	c8 01       	movw	r24, r16
    38e6:	01 97       	sbiw	r24, 0x01	; 1
    38e8:	f1 f7       	brne	.-4      	; 0x38e6 <CLCD_voidSendExtraChar+0x440>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    38ea:	80 e0       	ldi	r24, 0x00	; 0
    38ec:	66 e0       	ldi	r22, 0x06	; 6
    38ee:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    38f2:	81 e0       	ldi	r24, 0x01	; 1
    38f4:	63 e0       	ldi	r22, 0x03	; 3
    38f6:	41 e0       	ldi	r20, 0x01	; 1
    38f8:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    38fc:	c8 01       	movw	r24, r16
    38fe:	01 97       	sbiw	r24, 0x01	; 1
    3900:	f1 f7       	brne	.-4      	; 0x38fe <CLCD_voidSendExtraChar+0x458>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3902:	81 e0       	ldi	r24, 0x01	; 1
    3904:	63 e0       	ldi	r22, 0x03	; 3
    3906:	40 e0       	ldi	r20, 0x00	; 0
    3908:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    390c:	c8 01       	movw	r24, r16
    390e:	01 97       	sbiw	r24, 0x01	; 1
    3910:	f1 f7       	brne	.-4      	; 0x390e <CLCD_voidSendExtraChar+0x468>
    3912:	c8 01       	movw	r24, r16
    3914:	01 97       	sbiw	r24, 0x01	; 1
    3916:	f1 f7       	brne	.-4      	; 0x3914 <CLCD_voidSendExtraChar+0x46e>
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    3918:	81 e0       	ldi	r24, 0x01	; 1
    391a:	61 e0       	ldi	r22, 0x01	; 1
    391c:	41 e0       	ldi	r20, 0x01	; 1
    391e:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    3922:	81 e0       	ldi	r24, 0x01	; 1
    3924:	62 e0       	ldi	r22, 0x02	; 2
    3926:	40 e0       	ldi	r20, 0x00	; 0
    3928:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    392c:	80 e0       	ldi	r24, 0x00	; 0
    392e:	60 e0       	ldi	r22, 0x00	; 0
    3930:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3934:	81 e0       	ldi	r24, 0x01	; 1
    3936:	63 e0       	ldi	r22, 0x03	; 3
    3938:	41 e0       	ldi	r20, 0x01	; 1
    393a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    393e:	c8 01       	movw	r24, r16
    3940:	01 97       	sbiw	r24, 0x01	; 1
    3942:	f1 f7       	brne	.-4      	; 0x3940 <CLCD_voidSendExtraChar+0x49a>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3944:	81 e0       	ldi	r24, 0x01	; 1
    3946:	63 e0       	ldi	r22, 0x03	; 3
    3948:	40 e0       	ldi	r20, 0x00	; 0
    394a:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    394e:	c8 01       	movw	r24, r16
    3950:	01 97       	sbiw	r24, 0x01	; 1
    3952:	f1 f7       	brne	.-4      	; 0x3950 <CLCD_voidSendExtraChar+0x4aa>

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
	CLCD_voidSendFallingEdge();
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    3954:	80 e0       	ldi	r24, 0x00	; 0
    3956:	67 e0       	ldi	r22, 0x07	; 7
    3958:	0e 94 a7 13 	call	0x274e	; 0x274e <DIO_voidWriteHighNibbles>
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    395c:	81 e0       	ldi	r24, 0x01	; 1
    395e:	63 e0       	ldi	r22, 0x03	; 3
    3960:	41 e0       	ldi	r20, 0x01	; 1
    3962:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3966:	c8 01       	movw	r24, r16
    3968:	01 97       	sbiw	r24, 0x01	; 1
    396a:	f1 f7       	brne	.-4      	; 0x3968 <CLCD_voidSendExtraChar+0x4c2>
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    396c:	81 e0       	ldi	r24, 0x01	; 1
    396e:	63 e0       	ldi	r22, 0x03	; 3
    3970:	40 e0       	ldi	r20, 0x00	; 0
    3972:	0e 94 9b 11 	call	0x2336	; 0x2336 <DIO_enumSetPinValue>
    3976:	c8 01       	movw	r24, r16
    3978:	01 97       	sbiw	r24, 0x01	; 1
    397a:	f1 f7       	brne	.-4      	; 0x3978 <CLCD_voidSendExtraChar+0x4d2>
    397c:	c8 01       	movw	r24, r16
    397e:	01 97       	sbiw	r24, 0x01	; 1
    3980:	f1 f7       	brne	.-4      	; 0x397e <CLCD_voidSendExtraChar+0x4d8>

		CLCD_voidSendData( LOC_u8Iterator );

	}

}
    3982:	df 91       	pop	r29
    3984:	cf 91       	pop	r28
    3986:	1f 91       	pop	r17
    3988:	0f 91       	pop	r16
    398a:	ff 90       	pop	r15
    398c:	ef 90       	pop	r14
    398e:	df 90       	pop	r13
    3990:	cf 90       	pop	r12
    3992:	08 95       	ret
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){

	u8 LOC_u8data ;

	/* In These cases will set at (0,0) ==> if the user enter invalid location */
	if(Copy_u8Row>2||Copy_u8Row<1||Copy_u8Col>16||Copy_u8Col<1)  //check
    3994:	80 e1       	ldi	r24, 0x10	; 16
    3996:	8c 15       	cp	r24, r12
    3998:	08 f4       	brcc	.+2      	; 0x399c <CLCD_voidSendExtraChar+0x4f6>
    399a:	0e ce       	rjmp	.-996    	; 0x35b8 <CLCD_voidSendExtraChar+0x112>
    399c:	cc 20       	and	r12, r12
    399e:	09 f4       	brne	.+2      	; 0x39a2 <CLCD_voidSendExtraChar+0x4fc>
    39a0:	0b ce       	rjmp	.-1002   	; 0x35b8 <CLCD_voidSendExtraChar+0x112>
	{
		LOC_u8data = lcd_SetCursor ;   // first location 
	}

	else if( Copy_u8Row == CLCD_ROW_1 ){
    39a2:	81 e0       	ldi	r24, 0x01	; 1
    39a4:	d8 16       	cp	r13, r24
    39a6:	31 f0       	breq	.+12     	; 0x39b4 <CLCD_voidSendExtraChar+0x50e>

		LOC_u8data = ( ( lcd_SetCursor ) + ( Copy_u8Col - 1 ) );              //Row1 -> 0x80+col-1

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){
    39a8:	82 e0       	ldi	r24, 0x02	; 2
    39aa:	d8 16       	cp	r13, r24
    39ac:	41 f0       	breq	.+16     	; 0x39be <CLCD_voidSendExtraChar+0x518>
    39ae:	ff 24       	eor	r15, r15
    39b0:	10 e0       	ldi	r17, 0x00	; 0
    39b2:	05 ce       	rjmp	.-1014   	; 0x35be <CLCD_voidSendExtraChar+0x118>
		LOC_u8data = lcd_SetCursor ;   // first location 
	}

	else if( Copy_u8Row == CLCD_ROW_1 ){

		LOC_u8data = ( ( lcd_SetCursor ) + ( Copy_u8Col - 1 ) );              //Row1 -> 0x80+col-1
    39b4:	0f e7       	ldi	r16, 0x7F	; 127
    39b6:	f0 2e       	mov	r15, r16
    39b8:	fc 0c       	add	r15, r12
    39ba:	18 e0       	ldi	r17, 0x08	; 8
    39bc:	00 ce       	rjmp	.-1024   	; 0x35be <CLCD_voidSendExtraChar+0x118>

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){

		LOC_u8data = ( ( lcd_SetCursor ) + (64) + ( Copy_u8Col - 1 ) );       //Row2 -> 0xc0+col-1
    39be:	1f eb       	ldi	r17, 0xBF	; 191
    39c0:	f1 2e       	mov	r15, r17
    39c2:	fc 0c       	add	r15, r12
    39c4:	1c e0       	ldi	r17, 0x0C	; 12
    39c6:	fb cd       	rjmp	.-1034   	; 0x35be <CLCD_voidSendExtraChar+0x118>

000039c8 <INT0_ISR>:

/* EXTI CallBack Func */
void INT0_ISR(void)
{
	/* Do not edit this section (ISR have to be very small) */
	Mood_State = PEDESTRIAN_MODE;
    39c8:	81 e0       	ldi	r24, 0x01	; 1
    39ca:	80 93 1e 02 	sts	0x021E, r24
}
    39ce:	08 95       	ret

000039d0 <APP_voidInit>:
/*all Initials I need */
void APP_voidInit(void)
{
	// All Initializations 
	// PORT
	PORT_voidInit();
    39d0:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <PORT_voidInit>
	// SSD
	SSD_voidInitialDataPort(SSD);
    39d4:	60 91 dc 01 	lds	r22, 0x01DC
    39d8:	70 91 dd 01 	lds	r23, 0x01DD
    39dc:	80 91 de 01 	lds	r24, 0x01DE
    39e0:	90 91 df 01 	lds	r25, 0x01DF
    39e4:	0e 94 fe 14 	call	0x29fc	; 0x29fc <SSD_voidInitialDataPort>
	SSD_voidEnable(SSD);
    39e8:	60 91 dc 01 	lds	r22, 0x01DC
    39ec:	70 91 dd 01 	lds	r23, 0x01DD
    39f0:	80 91 de 01 	lds	r24, 0x01DE
    39f4:	90 91 df 01 	lds	r25, 0x01DF
    39f8:	0e 94 ab 14 	call	0x2956	; 0x2956 <SSD_voidEnable>
	// CLCD
	CLCD_voidInit();
    39fc:	0e 94 ea 16 	call	0x2dd4	; 0x2dd4 <CLCD_voidInit>

	// EXTI
	EXTI_voidSetSignalLatch(EXTI_FALLING_EDGE,EXTI_LINE0);
    3a00:	80 e0       	ldi	r24, 0x00	; 0
    3a02:	66 e0       	ldi	r22, 0x06	; 6
    3a04:	0e 94 cc 0f 	call	0x1f98	; 0x1f98 <EXTI_voidSetSignalLatch>
	EXTI_voidSetCallBack(INT0_ISR,0);
    3a08:	84 ee       	ldi	r24, 0xE4	; 228
    3a0a:	9c e1       	ldi	r25, 0x1C	; 28
    3a0c:	60 e0       	ldi	r22, 0x00	; 0
    3a0e:	0e 94 88 10 	call	0x2110	; 0x2110 <EXTI_voidSetCallBack>
	EXTI_voidEnableInterrupt(EXTI_LINE0);
    3a12:	86 e0       	ldi	r24, 0x06	; 6
    3a14:	0e 94 58 10 	call	0x20b0	; 0x20b0 <EXTI_voidEnableInterrupt>
	EXTI_voidInit();
    3a18:	0e 94 c5 0f 	call	0x1f8a	; 0x1f8a <EXTI_voidInit>



	// SW
	SW_voidInit(SW);
    3a1c:	60 91 d9 01 	lds	r22, 0x01D9
    3a20:	70 91 da 01 	lds	r23, 0x01DA
    3a24:	80 91 db 01 	lds	r24, 0x01DB
    3a28:	0e 94 66 14 	call	0x28cc	; 0x28cc <SW_voidInit>
	// Timer0
	TIMER_u8SetCallBack(APP_voidPeriodicTask,TIMER0_CTC_VECTOR_ID);
    3a2c:	80 e2       	ldi	r24, 0x20	; 32
    3a2e:	9d e1       	ldi	r25, 0x1D	; 29
    3a30:	6a e0       	ldi	r22, 0x0A	; 10
    3a32:	0e 94 5b 0e 	call	0x1cb6	; 0x1cb6 <TIMER_u8SetCallBack>
	TIMER0_voidInit();
    3a36:	0e 94 ad 0d 	call	0x1b5a	; 0x1b5a <TIMER0_voidInit>
	GIE_VoidEnable();
    3a3a:	0e 94 bd 0f 	call	0x1f7a	; 0x1f7a <GIE_VoidEnable>
}
    3a3e:	08 95       	ret

00003a40 <APP_voidPeriodicTask>:

/**************************************************************************/

/*All application logic*/
void APP_voidPeriodicTask(void)
{
    3a40:	0f 93       	push	r16
    3a42:	1f 93       	push	r17
	// INC SW Counter
	Timer_SWCounter ++;
    3a44:	80 91 1f 02 	lds	r24, 0x021F
    3a48:	90 91 20 02 	lds	r25, 0x0220
    3a4c:	01 96       	adiw	r24, 0x01	; 1
    3a4e:	90 93 20 02 	sts	0x0220, r25
    3a52:	80 93 1f 02 	sts	0x021F, r24
	if (Timer_SWCounter == COV)
    3a56:	88 5e       	subi	r24, 0xE8	; 232
    3a58:	93 40       	sbci	r25, 0x03	; 3
    3a5a:	19 f0       	breq	.+6      	; 0x3a62 <APP_voidPeriodicTask+0x22>

	}



}
    3a5c:	1f 91       	pop	r17
    3a5e:	0f 91       	pop	r16
    3a60:	08 95       	ret
	// INC SW Counter
	Timer_SWCounter ++;
	if (Timer_SWCounter == COV)
	{
		// We want ---> Action Every One Sec
		SSD_voidSendNumber(SSD,(Modes_Counter%5));
    3a62:	00 91 dc 01 	lds	r16, 0x01DC
    3a66:	10 91 dd 01 	lds	r17, 0x01DD
    3a6a:	20 91 de 01 	lds	r18, 0x01DE
    3a6e:	30 91 df 01 	lds	r19, 0x01DF
    3a72:	80 91 21 02 	lds	r24, 0x0221
    3a76:	90 91 22 02 	lds	r25, 0x0222
    3a7a:	65 e0       	ldi	r22, 0x05	; 5
    3a7c:	70 e0       	ldi	r23, 0x00	; 0
    3a7e:	0e 94 99 1e 	call	0x3d32	; 0x3d32 <__udivmodhi4>
    3a82:	48 2f       	mov	r20, r24
    3a84:	c9 01       	movw	r24, r18
    3a86:	b8 01       	movw	r22, r16
    3a88:	0e 94 e6 14 	call	0x29cc	; 0x29cc <SSD_voidSendNumber>
		Modes_Counter++;
    3a8c:	20 91 21 02 	lds	r18, 0x0221
    3a90:	30 91 22 02 	lds	r19, 0x0222
    3a94:	c9 01       	movw	r24, r18
    3a96:	01 96       	adiw	r24, 0x01	; 1
    3a98:	90 93 22 02 	sts	0x0222, r25
    3a9c:	80 93 21 02 	sts	0x0221, r24
		switch(Mood_State)
    3aa0:	40 91 1e 02 	lds	r20, 0x021E
    3aa4:	44 23       	and	r20, r20
    3aa6:	09 f0       	breq	.+2      	; 0x3aaa <APP_voidPeriodicTask+0x6a>
    3aa8:	49 c0       	rjmp	.+146    	; 0x3b3c <APP_voidPeriodicTask+0xfc>
		{
		case NORMAL_MODE :
			if(Modes_Counter <=5)
    3aaa:	06 97       	sbiw	r24, 0x06	; 6
    3aac:	08 f4       	brcc	.+2      	; 0x3ab0 <APP_voidPeriodicTask+0x70>
    3aae:	65 c0       	rjmp	.+202    	; 0x3b7a <APP_voidPeriodicTask+0x13a>
				CAR_Green_Led = LED_IDLE;



			}
			else if ((Modes_Counter > 5) && (Modes_Counter <=10))
    3ab0:	c9 01       	movw	r24, r18
    3ab2:	05 97       	sbiw	r24, 0x05	; 5
    3ab4:	05 97       	sbiw	r24, 0x05	; 5
    3ab6:	08 f4       	brcc	.+2      	; 0x3aba <APP_voidPeriodicTask+0x7a>
    3ab8:	a6 c0       	rjmp	.+332    	; 0x3c06 <APP_voidPeriodicTask+0x1c6>
				CAR_Red_Led = LED_IDLE;
				LED_voidOff(CAR_YELLOW_LED);
				CAR_Yellow_Led = LED_IDLE;

			}
			else if ((Modes_Counter >10) && (Modes_Counter <=15))
    3aba:	c9 01       	movw	r24, r18
    3abc:	0a 97       	sbiw	r24, 0x0a	; 10
    3abe:	05 97       	sbiw	r24, 0x05	; 5
    3ac0:	08 f4       	brcc	.+2      	; 0x3ac4 <APP_voidPeriodicTask+0x84>
    3ac2:	e7 c0       	rjmp	.+462    	; 0x3c92 <APP_voidPeriodicTask+0x252>
				if (Modes_Counter ==15)
				{
					Modes_Counter =0;
				}
			}
			else if ((Modes_Counter >15) && (Modes_Counter <=20))
    3ac4:	2f 50       	subi	r18, 0x0F	; 15
    3ac6:	30 40       	sbci	r19, 0x00	; 0
    3ac8:	25 30       	cpi	r18, 0x05	; 5
    3aca:	31 05       	cpc	r19, r1
    3acc:	c8 f5       	brcc	.+114    	; 0x3b40 <APP_voidPeriodicTask+0x100>
			{
				CLCD_voidSetPosition(CLCD_ROW_1,CLCD_COL_1);
    3ace:	81 e0       	ldi	r24, 0x01	; 1
    3ad0:	61 e0       	ldi	r22, 0x01	; 1
    3ad2:	0e 94 8d 16 	call	0x2d1a	; 0x2d1a <CLCD_voidSetPosition>
				CLCD_voidSendString((u8*)"Wait....");
    3ad6:	8e e7       	ldi	r24, 0x7E	; 126
    3ad8:	90 e0       	ldi	r25, 0x00	; 0
    3ada:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <CLCD_voidSendString>
				LED_voidOff(Pedes_Red_Led);
    3ade:	60 91 d0 01 	lds	r22, 0x01D0
    3ae2:	70 91 d1 01 	lds	r23, 0x01D1
    3ae6:	80 91 d2 01 	lds	r24, 0x01D2
    3aea:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesRed_Led = LED_IDLE;
    3aee:	10 92 1b 02 	sts	0x021B, r1
				LED_voidOff( Pedes_Green_Led);
    3af2:	60 91 d6 01 	lds	r22, 0x01D6
    3af6:	70 91 d7 01 	lds	r23, 0x01D7
    3afa:	80 91 d8 01 	lds	r24, 0x01D8
    3afe:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesGreen_Led = LED_IDLE;
    3b02:	10 92 1d 02 	sts	0x021D, r1

				LED_voidToggle(CAR_YELLOW_LED);
    3b06:	60 91 ca 01 	lds	r22, 0x01CA
    3b0a:	70 91 cb 01 	lds	r23, 0x01CB
    3b0e:	80 91 cc 01 	lds	r24, 0x01CC
    3b12:	0e 94 03 15 	call	0x2a06	; 0x2a06 <LED_voidToggle>
				LED_voidToggle(Pedes_Yellow_Led);
    3b16:	60 91 d3 01 	lds	r22, 0x01D3
    3b1a:	70 91 d4 01 	lds	r23, 0x01D4
    3b1e:	80 91 d5 01 	lds	r24, 0x01D5
    3b22:	0e 94 03 15 	call	0x2a06	; 0x2a06 <LED_voidToggle>

				// reset Modes Counter
				if (Modes_Counter ==20)
    3b26:	80 91 21 02 	lds	r24, 0x0221
    3b2a:	90 91 22 02 	lds	r25, 0x0222
    3b2e:	44 97       	sbiw	r24, 0x14	; 20
    3b30:	39 f4       	brne	.+14     	; 0x3b40 <APP_voidPeriodicTask+0x100>
				{
					Modes_Counter =0;
    3b32:	10 92 22 02 	sts	0x0222, r1
    3b36:	10 92 21 02 	sts	0x0221, r1
    3b3a:	02 c0       	rjmp	.+4      	; 0x3b40 <APP_voidPeriodicTask+0x100>
	if (Timer_SWCounter == COV)
	{
		// We want ---> Action Every One Sec
		SSD_voidSendNumber(SSD,(Modes_Counter%5));
		Modes_Counter++;
		switch(Mood_State)
    3b3c:	41 30       	cpi	r20, 0x01	; 1
    3b3e:	51 f0       	breq	.+20     	; 0x3b54 <APP_voidPeriodicTask+0x114>
				Modes_Counter =0;
				Mood_State = NORMAL_MODE ;
			}
			break ;
		}
		Timer_SWCounter =0 ;
    3b40:	10 92 20 02 	sts	0x0220, r1
    3b44:	10 92 1f 02 	sts	0x021F, r1
		TIMER0_voidSetPreload(Preload_Val);
    3b48:	8d e7       	ldi	r24, 0x7D	; 125
    3b4a:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <TIMER0_voidSetPreload>

	}



}
    3b4e:	1f 91       	pop	r17
    3b50:	0f 91       	pop	r16
    3b52:	08 95       	ret
				}

			}
			break;
		case  PEDESTRIAN_MODE :
			if ((CAR_Red_Led == LED_ACTIVE) && (CAR_Green_Led ==LED_IDLE) && (CAR_Yellow_Led == LED_IDLE))
    3b54:	80 91 18 02 	lds	r24, 0x0218
    3b58:	81 30       	cpi	r24, 0x01	; 1
    3b5a:	91 f7       	brne	.-28     	; 0x3b40 <APP_voidPeriodicTask+0x100>
    3b5c:	80 91 1a 02 	lds	r24, 0x021A
    3b60:	88 23       	and	r24, r24
    3b62:	71 f7       	brne	.-36     	; 0x3b40 <APP_voidPeriodicTask+0x100>
    3b64:	80 91 19 02 	lds	r24, 0x0219
    3b68:	88 23       	and	r24, r24
    3b6a:	51 f7       	brne	.-44     	; 0x3b40 <APP_voidPeriodicTask+0x100>
			{
				Modes_Counter =0;
    3b6c:	10 92 22 02 	sts	0x0222, r1
    3b70:	10 92 21 02 	sts	0x0221, r1
				Mood_State = NORMAL_MODE ;
    3b74:	10 92 1e 02 	sts	0x021E, r1
    3b78:	e3 cf       	rjmp	.-58     	; 0x3b40 <APP_voidPeriodicTask+0x100>
		switch(Mood_State)
		{
		case NORMAL_MODE :
			if(Modes_Counter <=5)
			{
				CLCD_voidSetPosition(CLCD_ROW_1,CLCD_COL_1);
    3b7a:	81 e0       	ldi	r24, 0x01	; 1
    3b7c:	61 e0       	ldi	r22, 0x01	; 1
    3b7e:	0e 94 8d 16 	call	0x2d1a	; 0x2d1a <CLCD_voidSetPosition>
				CLCD_voidSendString((u8*)"you Can Move Now");
    3b82:	80 e6       	ldi	r24, 0x60	; 96
    3b84:	90 e0       	ldi	r25, 0x00	; 0
    3b86:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <CLCD_voidSendString>

				LED_voidOn(Pedes_Green_Led);
    3b8a:	60 91 d6 01 	lds	r22, 0x01D6
    3b8e:	70 91 d7 01 	lds	r23, 0x01D7
    3b92:	80 91 d8 01 	lds	r24, 0x01D8
    3b96:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <LED_voidOn>
				PedesGreen_Led  =LED_ACTIVE;
    3b9a:	11 e0       	ldi	r17, 0x01	; 1
    3b9c:	10 93 1d 02 	sts	0x021D, r17
				LED_voidOff(Pedes_Red_Led);
    3ba0:	60 91 d0 01 	lds	r22, 0x01D0
    3ba4:	70 91 d1 01 	lds	r23, 0x01D1
    3ba8:	80 91 d2 01 	lds	r24, 0x01D2
    3bac:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesRed_Led = LED_IDLE;
    3bb0:	10 92 1b 02 	sts	0x021B, r1
				LED_voidOff(Pedes_Yellow_Led);
    3bb4:	60 91 d3 01 	lds	r22, 0x01D3
    3bb8:	70 91 d4 01 	lds	r23, 0x01D4
    3bbc:	80 91 d5 01 	lds	r24, 0x01D5
    3bc0:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesYellow_Led= LED_IDLE;
    3bc4:	10 92 1c 02 	sts	0x021C, r1

				LED_voidOn(CAR_RED_LED);
    3bc8:	60 91 c7 01 	lds	r22, 0x01C7
    3bcc:	70 91 c8 01 	lds	r23, 0x01C8
    3bd0:	80 91 c9 01 	lds	r24, 0x01C9
    3bd4:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <LED_voidOn>
				CAR_Red_Led = LED_ACTIVE;
    3bd8:	10 93 18 02 	sts	0x0218, r17
				LED_voidOff(CAR_GREEN_LED);
    3bdc:	60 91 cd 01 	lds	r22, 0x01CD
    3be0:	70 91 ce 01 	lds	r23, 0x01CE
    3be4:	80 91 cf 01 	lds	r24, 0x01CF
    3be8:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				CAR_Green_Led = LED_IDLE;
    3bec:	10 92 1a 02 	sts	0x021A, r1
				LED_voidOff(CAR_YELLOW_LED);
    3bf0:	60 91 ca 01 	lds	r22, 0x01CA
    3bf4:	70 91 cb 01 	lds	r23, 0x01CB
    3bf8:	80 91 cc 01 	lds	r24, 0x01CC
    3bfc:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				CAR_Green_Led = LED_IDLE;
    3c00:	10 92 1a 02 	sts	0x021A, r1
    3c04:	9d cf       	rjmp	.-198    	; 0x3b40 <APP_voidPeriodicTask+0x100>


			}
			else if ((Modes_Counter > 5) && (Modes_Counter <=10))
			{
				CLCD_voidSetPosition(CLCD_ROW_1,CLCD_COL_1);
    3c06:	81 e0       	ldi	r24, 0x01	; 1
    3c08:	61 e0       	ldi	r22, 0x01	; 1
    3c0a:	0e 94 8d 16 	call	0x2d1a	; 0x2d1a <CLCD_voidSetPosition>
				CLCD_voidSendString((u8*)"Don Not Move");
    3c0e:	81 e7       	ldi	r24, 0x71	; 113
    3c10:	90 e0       	ldi	r25, 0x00	; 0
    3c12:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <CLCD_voidSendString>

				LED_voidOn(Pedes_Red_Led);
    3c16:	60 91 d0 01 	lds	r22, 0x01D0
    3c1a:	70 91 d1 01 	lds	r23, 0x01D1
    3c1e:	80 91 d2 01 	lds	r24, 0x01D2
    3c22:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <LED_voidOn>
				PedesRed_Led = LED_ACTIVE;
    3c26:	11 e0       	ldi	r17, 0x01	; 1
    3c28:	10 93 1b 02 	sts	0x021B, r17
				LED_voidOff(Pedes_Green_Led);
    3c2c:	60 91 d6 01 	lds	r22, 0x01D6
    3c30:	70 91 d7 01 	lds	r23, 0x01D7
    3c34:	80 91 d8 01 	lds	r24, 0x01D8
    3c38:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesGreen_Led = LED_IDLE;
    3c3c:	10 92 1d 02 	sts	0x021D, r1
				LED_voidOff(Pedes_Yellow_Led);
    3c40:	60 91 d3 01 	lds	r22, 0x01D3
    3c44:	70 91 d4 01 	lds	r23, 0x01D4
    3c48:	80 91 d5 01 	lds	r24, 0x01D5
    3c4c:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesYellow_Led= LED_IDLE;
    3c50:	10 92 1c 02 	sts	0x021C, r1

				LED_voidOn(CAR_GREEN_LED);
    3c54:	60 91 cd 01 	lds	r22, 0x01CD
    3c58:	70 91 ce 01 	lds	r23, 0x01CE
    3c5c:	80 91 cf 01 	lds	r24, 0x01CF
    3c60:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <LED_voidOn>
				CAR_Green_Led = LED_ACTIVE;
    3c64:	10 93 1a 02 	sts	0x021A, r17
				LED_voidOff(CAR_GREEN_LED);
    3c68:	60 91 cd 01 	lds	r22, 0x01CD
    3c6c:	70 91 ce 01 	lds	r23, 0x01CE
    3c70:	80 91 cf 01 	lds	r24, 0x01CF
    3c74:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				CAR_Red_Led = LED_IDLE;
    3c78:	10 92 18 02 	sts	0x0218, r1
				LED_voidOff(CAR_YELLOW_LED);
    3c7c:	60 91 ca 01 	lds	r22, 0x01CA
    3c80:	70 91 cb 01 	lds	r23, 0x01CB
    3c84:	80 91 cc 01 	lds	r24, 0x01CC
    3c88:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				CAR_Yellow_Led = LED_IDLE;
    3c8c:	10 92 19 02 	sts	0x0219, r1
    3c90:	57 cf       	rjmp	.-338    	; 0x3b40 <APP_voidPeriodicTask+0x100>

			}
			else if ((Modes_Counter >10) && (Modes_Counter <=15))
			{
				CLCD_voidSetPosition(CLCD_ROW_1,CLCD_COL_1);
    3c92:	81 e0       	ldi	r24, 0x01	; 1
    3c94:	61 e0       	ldi	r22, 0x01	; 1
    3c96:	0e 94 8d 16 	call	0x2d1a	; 0x2d1a <CLCD_voidSetPosition>
				CLCD_voidSendString((u8*)"Wait....");
    3c9a:	8e e7       	ldi	r24, 0x7E	; 126
    3c9c:	90 e0       	ldi	r25, 0x00	; 0
    3c9e:	0e 94 f8 15 	call	0x2bf0	; 0x2bf0 <CLCD_voidSendString>

				LED_voidOn(Pedes_Yellow_Led);
    3ca2:	60 91 d3 01 	lds	r22, 0x01D3
    3ca6:	70 91 d4 01 	lds	r23, 0x01D4
    3caa:	80 91 d5 01 	lds	r24, 0x01D5
    3cae:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <LED_voidOn>
				PedesYellow_Led = LED_ACTIVE;
    3cb2:	11 e0       	ldi	r17, 0x01	; 1
    3cb4:	10 93 1c 02 	sts	0x021C, r17
				LED_voidOff(Pedes_Green_Led);
    3cb8:	60 91 d6 01 	lds	r22, 0x01D6
    3cbc:	70 91 d7 01 	lds	r23, 0x01D7
    3cc0:	80 91 d8 01 	lds	r24, 0x01D8
    3cc4:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesGreen_Led = LED_IDLE;
    3cc8:	10 92 1d 02 	sts	0x021D, r1
				LED_voidOff(Pedes_Red_Led);
    3ccc:	60 91 d0 01 	lds	r22, 0x01D0
    3cd0:	70 91 d1 01 	lds	r23, 0x01D1
    3cd4:	80 91 d2 01 	lds	r24, 0x01D2
    3cd8:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				PedesRed_Led= LED_IDLE;
    3cdc:	10 92 1b 02 	sts	0x021B, r1

				LED_voidOn(CAR_YELLOW_LED);
    3ce0:	60 91 ca 01 	lds	r22, 0x01CA
    3ce4:	70 91 cb 01 	lds	r23, 0x01CB
    3ce8:	80 91 cc 01 	lds	r24, 0x01CC
    3cec:	0e 94 3a 15 	call	0x2a74	; 0x2a74 <LED_voidOn>
				CAR_Yellow_Led = LED_ACTIVE;
    3cf0:	10 93 19 02 	sts	0x0219, r17
				LED_voidOff(CAR_RED_LED);
    3cf4:	60 91 c7 01 	lds	r22, 0x01C7
    3cf8:	70 91 c8 01 	lds	r23, 0x01C8
    3cfc:	80 91 c9 01 	lds	r24, 0x01C9
    3d00:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				CAR_Red_Led = LED_IDLE;
    3d04:	10 92 18 02 	sts	0x0218, r1
				LED_voidOff(CAR_GREEN_LED);
    3d08:	60 91 cd 01 	lds	r22, 0x01CD
    3d0c:	70 91 ce 01 	lds	r23, 0x01CE
    3d10:	80 91 cf 01 	lds	r24, 0x01CF
    3d14:	0e 94 17 15 	call	0x2a2e	; 0x2a2e <LED_voidOff>
				CAR_Green_Led = LED_IDLE;
    3d18:	10 92 1a 02 	sts	0x021A, r1

				//Reset Modes Counter
				if (Modes_Counter ==15)
    3d1c:	80 91 21 02 	lds	r24, 0x0221
    3d20:	90 91 22 02 	lds	r25, 0x0222
    3d24:	0f 97       	sbiw	r24, 0x0f	; 15
    3d26:	09 f0       	breq	.+2      	; 0x3d2a <APP_voidPeriodicTask+0x2ea>
    3d28:	0b cf       	rjmp	.-490    	; 0x3b40 <APP_voidPeriodicTask+0x100>
    3d2a:	03 cf       	rjmp	.-506    	; 0x3b32 <APP_voidPeriodicTask+0xf2>

00003d2c <main>:

#include "APP/APP_interface.h"

int main ()
{
	APP_voidInit();
    3d2c:	0e 94 e8 1c 	call	0x39d0	; 0x39d0 <APP_voidInit>
    3d30:	ff cf       	rjmp	.-2      	; 0x3d30 <main+0x4>

00003d32 <__udivmodhi4>:
    3d32:	aa 1b       	sub	r26, r26
    3d34:	bb 1b       	sub	r27, r27
    3d36:	51 e1       	ldi	r21, 0x11	; 17
    3d38:	07 c0       	rjmp	.+14     	; 0x3d48 <__udivmodhi4_ep>

00003d3a <__udivmodhi4_loop>:
    3d3a:	aa 1f       	adc	r26, r26
    3d3c:	bb 1f       	adc	r27, r27
    3d3e:	a6 17       	cp	r26, r22
    3d40:	b7 07       	cpc	r27, r23
    3d42:	10 f0       	brcs	.+4      	; 0x3d48 <__udivmodhi4_ep>
    3d44:	a6 1b       	sub	r26, r22
    3d46:	b7 0b       	sbc	r27, r23

00003d48 <__udivmodhi4_ep>:
    3d48:	88 1f       	adc	r24, r24
    3d4a:	99 1f       	adc	r25, r25
    3d4c:	5a 95       	dec	r21
    3d4e:	a9 f7       	brne	.-22     	; 0x3d3a <__udivmodhi4_loop>
    3d50:	80 95       	com	r24
    3d52:	90 95       	com	r25
    3d54:	bc 01       	movw	r22, r24
    3d56:	cd 01       	movw	r24, r26
    3d58:	08 95       	ret

00003d5a <__mulsi3>:
    3d5a:	62 9f       	mul	r22, r18
    3d5c:	d0 01       	movw	r26, r0
    3d5e:	73 9f       	mul	r23, r19
    3d60:	f0 01       	movw	r30, r0
    3d62:	82 9f       	mul	r24, r18
    3d64:	e0 0d       	add	r30, r0
    3d66:	f1 1d       	adc	r31, r1
    3d68:	64 9f       	mul	r22, r20
    3d6a:	e0 0d       	add	r30, r0
    3d6c:	f1 1d       	adc	r31, r1
    3d6e:	92 9f       	mul	r25, r18
    3d70:	f0 0d       	add	r31, r0
    3d72:	83 9f       	mul	r24, r19
    3d74:	f0 0d       	add	r31, r0
    3d76:	74 9f       	mul	r23, r20
    3d78:	f0 0d       	add	r31, r0
    3d7a:	65 9f       	mul	r22, r21
    3d7c:	f0 0d       	add	r31, r0
    3d7e:	99 27       	eor	r25, r25
    3d80:	72 9f       	mul	r23, r18
    3d82:	b0 0d       	add	r27, r0
    3d84:	e1 1d       	adc	r30, r1
    3d86:	f9 1f       	adc	r31, r25
    3d88:	63 9f       	mul	r22, r19
    3d8a:	b0 0d       	add	r27, r0
    3d8c:	e1 1d       	adc	r30, r1
    3d8e:	f9 1f       	adc	r31, r25
    3d90:	bd 01       	movw	r22, r26
    3d92:	cf 01       	movw	r24, r30
    3d94:	11 24       	eor	r1, r1
    3d96:	08 95       	ret

00003d98 <__udivmodsi4>:
    3d98:	a1 e2       	ldi	r26, 0x21	; 33
    3d9a:	1a 2e       	mov	r1, r26
    3d9c:	aa 1b       	sub	r26, r26
    3d9e:	bb 1b       	sub	r27, r27
    3da0:	fd 01       	movw	r30, r26
    3da2:	0d c0       	rjmp	.+26     	; 0x3dbe <__udivmodsi4_ep>

00003da4 <__udivmodsi4_loop>:
    3da4:	aa 1f       	adc	r26, r26
    3da6:	bb 1f       	adc	r27, r27
    3da8:	ee 1f       	adc	r30, r30
    3daa:	ff 1f       	adc	r31, r31
    3dac:	a2 17       	cp	r26, r18
    3dae:	b3 07       	cpc	r27, r19
    3db0:	e4 07       	cpc	r30, r20
    3db2:	f5 07       	cpc	r31, r21
    3db4:	20 f0       	brcs	.+8      	; 0x3dbe <__udivmodsi4_ep>
    3db6:	a2 1b       	sub	r26, r18
    3db8:	b3 0b       	sbc	r27, r19
    3dba:	e4 0b       	sbc	r30, r20
    3dbc:	f5 0b       	sbc	r31, r21

00003dbe <__udivmodsi4_ep>:
    3dbe:	66 1f       	adc	r22, r22
    3dc0:	77 1f       	adc	r23, r23
    3dc2:	88 1f       	adc	r24, r24
    3dc4:	99 1f       	adc	r25, r25
    3dc6:	1a 94       	dec	r1
    3dc8:	69 f7       	brne	.-38     	; 0x3da4 <__udivmodsi4_loop>
    3dca:	60 95       	com	r22
    3dcc:	70 95       	com	r23
    3dce:	80 95       	com	r24
    3dd0:	90 95       	com	r25
    3dd2:	9b 01       	movw	r18, r22
    3dd4:	ac 01       	movw	r20, r24
    3dd6:	bd 01       	movw	r22, r26
    3dd8:	cf 01       	movw	r24, r30
    3dda:	08 95       	ret

00003ddc <__prologue_saves__>:
    3ddc:	2f 92       	push	r2
    3dde:	3f 92       	push	r3
    3de0:	4f 92       	push	r4
    3de2:	5f 92       	push	r5
    3de4:	6f 92       	push	r6
    3de6:	7f 92       	push	r7
    3de8:	8f 92       	push	r8
    3dea:	9f 92       	push	r9
    3dec:	af 92       	push	r10
    3dee:	bf 92       	push	r11
    3df0:	cf 92       	push	r12
    3df2:	df 92       	push	r13
    3df4:	ef 92       	push	r14
    3df6:	ff 92       	push	r15
    3df8:	0f 93       	push	r16
    3dfa:	1f 93       	push	r17
    3dfc:	cf 93       	push	r28
    3dfe:	df 93       	push	r29
    3e00:	cd b7       	in	r28, 0x3d	; 61
    3e02:	de b7       	in	r29, 0x3e	; 62
    3e04:	ca 1b       	sub	r28, r26
    3e06:	db 0b       	sbc	r29, r27
    3e08:	0f b6       	in	r0, 0x3f	; 63
    3e0a:	f8 94       	cli
    3e0c:	de bf       	out	0x3e, r29	; 62
    3e0e:	0f be       	out	0x3f, r0	; 63
    3e10:	cd bf       	out	0x3d, r28	; 61
    3e12:	09 94       	ijmp

00003e14 <__epilogue_restores__>:
    3e14:	2a 88       	ldd	r2, Y+18	; 0x12
    3e16:	39 88       	ldd	r3, Y+17	; 0x11
    3e18:	48 88       	ldd	r4, Y+16	; 0x10
    3e1a:	5f 84       	ldd	r5, Y+15	; 0x0f
    3e1c:	6e 84       	ldd	r6, Y+14	; 0x0e
    3e1e:	7d 84       	ldd	r7, Y+13	; 0x0d
    3e20:	8c 84       	ldd	r8, Y+12	; 0x0c
    3e22:	9b 84       	ldd	r9, Y+11	; 0x0b
    3e24:	aa 84       	ldd	r10, Y+10	; 0x0a
    3e26:	b9 84       	ldd	r11, Y+9	; 0x09
    3e28:	c8 84       	ldd	r12, Y+8	; 0x08
    3e2a:	df 80       	ldd	r13, Y+7	; 0x07
    3e2c:	ee 80       	ldd	r14, Y+6	; 0x06
    3e2e:	fd 80       	ldd	r15, Y+5	; 0x05
    3e30:	0c 81       	ldd	r16, Y+4	; 0x04
    3e32:	1b 81       	ldd	r17, Y+3	; 0x03
    3e34:	aa 81       	ldd	r26, Y+2	; 0x02
    3e36:	b9 81       	ldd	r27, Y+1	; 0x01
    3e38:	ce 0f       	add	r28, r30
    3e3a:	d1 1d       	adc	r29, r1
    3e3c:	0f b6       	in	r0, 0x3f	; 63
    3e3e:	f8 94       	cli
    3e40:	de bf       	out	0x3e, r29	; 62
    3e42:	0f be       	out	0x3f, r0	; 63
    3e44:	cd bf       	out	0x3d, r28	; 61
    3e46:	ed 01       	movw	r28, r26
    3e48:	08 95       	ret

00003e4a <_exit>:
    3e4a:	f8 94       	cli

00003e4c <__stop_program>:
    3e4c:	ff cf       	rjmp	.-2      	; 0x3e4c <__stop_program>
