// Seed: 1560205251
module module_0 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1;
  logic id_2;
  type_8(
      .id_0(1 & {id_0, 1, id_0, 1, 1, 1'h0 === id_1, 1 == 1, ((id_0)), ""}), .id_1(1 - "")
  );
  assign id_2 = 1;
  tranif0 (id_3, 1'b0, id_0);
  logic id_4;
  assign id_1 = id_2 == 1;
  assign id_1 = id_0;
  assign id_2 = 1;
  type_10(
      .id_0(1 - 1), .id_1(id_3), .id_2(1)
  );
endmodule
