# general.qsf
# Copyright (C) 2024 BrnoLogic, Ltd.
# Author(s): David Bene≈° <benes@brnologic.com>
#
# SPDX-License-Identifier: BSD-3-Clause

# ==============================================================================
#  Global assignments
# ==============================================================================

set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name DEVICE_IO_STANDARD_ALL "1.2 V"

set_global_assignment -name USE_PWRMGT_SCL SDM_IO0
set_global_assignment -name USE_PWRMGT_SDA SDM_IO12
set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER"
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "400 KHZ"
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE LTC3888
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 75
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE OFF
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT"
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-12"

#set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "AVST X8"
# This is used for boot via SDM
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "ACTIVE SERIAL X4"
set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_100MHZ
set_global_assignment -name DEVICE_INITIALIZATION_CLOCK OSC_CLK_1_100MHZ

# F-Tile XCVR PRESERVE_UNUSED_XCVR_CHANNEL
set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON

set_global_assignment -name CONFIGURATION_VCCIO_LEVEL AUTO
set_global_assignment -name CVP_MODE OFF
set_global_assignment -name CVP_CONFDONE_OPEN_DRAIN OFF
set_global_assignment -name HPS_DAP_SPLIT_MODE DISABLED
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_M 1
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_R 64
#set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_115MHZ_IOSC
set_global_assignment -name GENERATE_COMPRESSED_SOF ON


set_global_assignment -name VERILOG_MACRO "ALTERA_EMIF_ENABLE_ISSP=1"

# ==============================================================================
#  Pinout and IO Standards
# ==============================================================================

#50MHz
set_location_assignment PIN_J41 -to AG_SYSCLK1_P

#100MHz - There may be a bug in Quartus that makes it virtually impossible to use this constraint with multiple EMIF controllers.
#It is possible to use this pin if Quartus assigns it automatically. More information here:
#https://community.intel.com/t5/Intel-Quartus-Prime-Software/Stratix-10-HPS-DDR4-EMIF-placement-error/m-p/1601633
#set_location_assignment PIN_LB60 -to AG_SYSCLK1_P

set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to AG_SYSCLK0_P
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to AG_SYSCLK1_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to AG_SYSCLK0_P
set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to AG_SYSCLK1_P


set_global_assignment -name OCP_HW_EVAL DISABLE
# this parameter was set as disable because it makes problem with build for ftile IP cores
