
*** Running vivado
    with args -log Full_Design_Write_Data_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Full_Design_Write_Data_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Full_Design_Write_Data_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 283.078 ; gain = 60.457
Command: synth_design -top Full_Design_Write_Data_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.695 ; gain = 103.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Full_Design_Write_Data_0_0' [e:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/bd/Full_Design/ip/Full_Design_Write_Data_0_0/synth/Full_Design_Write_Data_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Write_Data' [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:4]
	Parameter DIVISOR bound to: 28'b0000000000000000000000000010 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'my_data_to_read.mem'; please make sure the file is added to project and has read permission, ignoring [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:18]
INFO: [Synth 8-4471] merging register 'wea_reg' into 'enable_reg' [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:24]
WARNING: [Synth 8-6014] Unused sequential element wea_reg was removed.  [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:24]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity Write_Data does not have driver. [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:11]
WARNING: [Synth 8-3848] Net mem in module/entity Write_Data does not have driver. [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:11]
WARNING: [Synth 8-3848] Net mem in module/entity Write_Data does not have driver. [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:11]
WARNING: [Synth 8-3848] Net mem in module/entity Write_Data does not have driver. [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:11]
WARNING: [Synth 8-3848] Net mem in module/entity Write_Data does not have driver. [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Write_Data' (1#1) [E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/new/Write_Data.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Full_Design_Write_Data_0_0' (2#1) [e:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.srcs/sources_1/bd/Full_Design/ip/Full_Design_Write_Data_0_0/synth/Full_Design_Write_Data_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 477.312 ; gain = 158.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 477.312 ; gain = 158.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 477.312 ; gain = 158.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 750.098 ; gain = 1.836
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 750.098 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 750.098 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 750.098 ; gain = 431.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 750.098 ; gain = 431.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Write_Data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/rst_reg' (FD) to 'inst/data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/enable_reg )
INFO: [Synth 8-3886] merging instance 'inst/data_reg[0]' (FD) to 'inst/data_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[1]' (FD) to 'inst/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[2]' (FD) to 'inst/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[3]' (FD) to 'inst/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[4]' (FD) to 'inst/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[5]' (FD) to 'inst/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[6]' (FD) to 'inst/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[7]' (FD) to 'inst/data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[8]' (FD) to 'inst/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[9]' (FD) to 'inst/data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[10]' (FD) to 'inst/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[11]' (FD) to 'inst/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[12]' (FD) to 'inst/data_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[13]' (FD) to 'inst/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[14]' (FD) to 'inst/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[15]' (FD) to 'inst/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[16]' (FD) to 'inst/data_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[17]' (FD) to 'inst/data_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[18]' (FD) to 'inst/data_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[19]' (FD) to 'inst/data_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[20]' (FD) to 'inst/data_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[21]' (FD) to 'inst/data_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[22]' (FD) to 'inst/data_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[23]' (FD) to 'inst/data_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[24]' (FD) to 'inst/data_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[25]' (FD) to 'inst/data_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[26]' (FD) to 'inst/data_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[27]' (FD) to 'inst/data_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[28]' (FD) to 'inst/data_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[29]' (FD) to 'inst/data_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/data_reg[30]' (FD) to 'inst/data_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/data_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/count_reg[2]) is unused and will be removed from module Full_Design_Write_Data_0_0.
INFO: [Synth 8-3332] Sequential element (inst/count_reg[1]) is unused and will be removed from module Full_Design_Write_Data_0_0.
INFO: [Synth 8-3332] Sequential element (inst/count_reg[0]) is unused and will be removed from module Full_Design_Write_Data_0_0.
INFO: [Synth 8-3332] Sequential element (inst/enable_reg) is unused and will be removed from module Full_Design_Write_Data_0_0.
INFO: [Synth 8-3332] Sequential element (inst/data_reg[31]) is unused and will be removed from module Full_Design_Write_Data_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 750.098 ; gain = 431.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:10 . Memory (MB): peak = 789.230 ; gain = 470.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:10 . Memory (MB): peak = 789.230 ; gain = 470.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:10 . Memory (MB): peak = 789.230 ; gain = 470.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:15 . Memory (MB): peak = 790.359 ; gain = 471.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:28 . Memory (MB): peak = 790.359 ; gain = 199.207
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:16 . Memory (MB): peak = 790.359 ; gain = 471.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:23 . Memory (MB): peak = 813.348 ; gain = 507.906
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_Write_Data_0_0_synth_1/Full_Design_Write_Data_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Git_Hub/FPGA/Verilog/Write_Read_Data_SoC_Application/Bram_Read_Write/Bram_Read_Write.runs/Full_Design_Write_Data_0_0_synth_1/Full_Design_Write_Data_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Full_Design_Write_Data_0_0_utilization_synth.rpt -pb Full_Design_Write_Data_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 813.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 23:05:11 2025...
