Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/50-openroad-globalplacement/mult8_2bits_1op_e17109.odb'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 16 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       296
       10 |       9 |       0 |             0 |       286
       20 |      19 |       0 |             0 |       276
       30 |      29 |       0 |             0 |       266
       40 |      36 |       0 |             0 |       256
       50 |      46 |       0 |             0 |       246
       60 |      55 |       0 |             0 |       236
       70 |      65 |       0 |             0 |       226
       80 |      75 |       0 |             0 |       216
       90 |      84 |       0 |             0 |       206
      100 |      93 |       0 |             0 |       196
      110 |     102 |       0 |             0 |       186
      120 |     112 |       0 |             0 |       176
      130 |     121 |       0 |             0 |       166
      140 |     130 |       0 |             0 |       156
      150 |     139 |       0 |             0 |       146
      160 |     149 |       0 |             0 |       136
      170 |     158 |       0 |             0 |       126
      180 |     167 |       0 |             0 |       116
      190 |     174 |       0 |             0 |       106
      200 |     183 |       0 |             0 |        96
      210 |     193 |       0 |             0 |        86
      220 |     203 |       0 |             0 |        76
      230 |     212 |       0 |             0 |        66
      240 |     222 |       0 |             0 |        56
      250 |     232 |       0 |             0 |        46
      260 |     241 |       0 |             0 |        36
      270 |     252 |       4 |             2 |        26
      280 |     267 |      15 |             8 |        16
      290 |     269 |      16 |             9 |         6
    final |     269 |      16 |             9 |         0
---------------------------------------------------------
[INFO RSZ-0035] Found 9 fanout violations.
[INFO RSZ-0038] Inserted 16 buffers in 9 nets.
[INFO RSZ-0039] Resized 269 instances.
Placement Analysis
---------------------------------
total displacement        511.2 u
average displacement        0.6 u
max displacement            5.4 u
original HPWL            7257.3 u
legalized HPWL           7609.1 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 110 instances
[INFO DPL-0021] HPWL before            7609.1 u
[INFO DPL-0022] HPWL after             7457.4 u
[INFO DPL-0023] HPWL delta               -2.0 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Buffer                                    2       7.51
  Timing Repair Buffer                     48     245.24
  Inverter                                  7      26.28
  Multi-Input combinational cell          239    1757.94
  Total                                   895    3111.73
Writing OpenROAD database to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17109.odb'…
Writing netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17109.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17109.pnl.v'…
Writing layout to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17109.def'…
Writing timing constraints to '/home/gmun/Downloads/Sin_Corregir/runs/mult8_2bits_1op_e17109/54-openroad-repairdesignpostgpl/mult8_2bits_1op_e17109.sdc'…
