
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036060                       # Number of seconds simulated
sim_ticks                                 36060452385                       # Number of ticks simulated
final_tick                               563026815570                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149428                       # Simulator instruction rate (inst/s)
host_op_rate                                   188510                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2449911                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887100                       # Number of bytes of host memory used
host_seconds                                 14719.09                       # Real time elapsed on the host
sim_insts                                  2199438073                       # Number of instructions simulated
sim_ops                                    2774701668                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3074560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1779200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4857216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1677184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1677184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24020                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13900                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37947                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13103                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13103                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     85261271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49339370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134696480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              95839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46510343                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46510343                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46510343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     85261271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49339370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181206823                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86475906                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085507                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25264333                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2120431                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13093825                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134648                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280635                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89789                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31197961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172402017                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085507                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15415283                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37920243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11387219                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6418666                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15280855                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       912290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84756644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.513109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46836401     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3330138      3.93%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2689810      3.17%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6550657      7.73%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1770787      2.09%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2283200      2.69%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1649984      1.95%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923411      1.09%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722256     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84756644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359470                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993642                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32638313                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6229689                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36462708                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248255                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177677                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309581                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42419                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206122076                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81852                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177677                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35029935                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1411513                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1281648                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34260981                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3594888                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198842761                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        36228                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1488522                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1115334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3102                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278396638                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928290471                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928290471                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107701089                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40265                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22468                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9849094                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18541507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9435370                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       146499                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3151259                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188060264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149412533                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287265                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64947618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198358784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84756644                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762842                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29368242     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18255762     21.54%     56.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12004175     14.16%     70.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8849536     10.44%     80.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7601090      8.97%     89.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3948408      4.66%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373589      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634857      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       720985      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84756644                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874808     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177871     14.47%     85.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176883     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124499042     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126818      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14834056      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7936083      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149412533                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.727794                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1229567                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385098540                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253047226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145608940                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150642100                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560548                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7307539                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2972                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2409594                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177677                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         549212                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80736                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188098979                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18541507                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9435370                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22181                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1190775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459828                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147037543                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914733                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374988                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21644233                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20740696                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7729500                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.700330                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145706175                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145608940                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94896979                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267947699                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.683809                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354162                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65290340                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124951                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75578967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624916                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139743                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29355539     38.84%     38.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20952998     27.72%     66.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8522590     11.28%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791809      6.34%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3922657      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1593384      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1895835      2.51%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949968      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3594187      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75578967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3594187                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260084555                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385383168                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1719262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.864759                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.864759                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.156391                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.156391                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661489427                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201262566                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190189920                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86475906                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31463789                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25590286                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2099399                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13275283                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12411085                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3227444                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92230                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34775142                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171786043                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31463789                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15638529                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36088406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10784461                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5564879                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16990593                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       829643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85077702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.487980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48989296     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1922331      2.26%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2527722      2.97%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3825294      4.50%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3726676      4.38%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2831577      3.33%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1680183      1.97%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2524694      2.97%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17049929     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85077702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363845                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986519                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35931375                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5449372                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34776218                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       271738                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8648997                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5338770                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205508784                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8648997                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37823382                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1042587                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1630916                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33111515                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2820298                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199553531                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          901                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1215737                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       887273                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277923108                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    929389148                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    929389148                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172954285                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104968823                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42521                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24012                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7966216                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18502508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9816577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189716                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3155236                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185521318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40346                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149470261                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       269036                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60320439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183348800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6578                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85077702                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756868                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897956                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29590690     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18687101     21.96%     56.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12050064     14.16%     70.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8229638      9.67%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7716569      9.07%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4114951      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3023409      3.55%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       909607      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       755673      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85077702                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         728821     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152810     14.44%     83.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176609     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124379449     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2111434      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16884      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14741020      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8221474      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149470261                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728461                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1058244                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007080                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385345504                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245882958                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145265111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150528505                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       506850                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7088999                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2172                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          895                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2500843                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          167                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8648997                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         611298                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99727                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185561668                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1199475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18502508                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9816577                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23462                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          895                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1281784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1187530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2469314                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146591414                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13879515                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2878847                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21912037                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20533164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8032522                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695171                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145303169                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145265111                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93329951                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262124784                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.679833                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101291411                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124491819                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61070065                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2134189                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76428705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29481802     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21954323     28.73%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8085481     10.58%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4629106      6.06%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3865092      5.06%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1893266      2.48%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1897368      2.48%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       809826      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3812441      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76428705                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101291411                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124491819                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18729243                       # Number of memory references committed
system.switch_cpus1.commit.loads             11413509                       # Number of loads committed
system.switch_cpus1.commit.membars              16884                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17855025                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112212588                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2540203                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3812441                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258178148                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379777240                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1398204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101291411                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124491819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101291411                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853734                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853734                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.171325                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.171325                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659666073                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200593287                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189830927                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33768                       # number of misc regfile writes
system.l2.replacements                          37952                       # number of replacements
system.l2.tagsinuse                       8191.980439                       # Cycle average of tags in use
system.l2.total_refs                           680315                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46144                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.743304                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           111.856642                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.483405                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3017.661895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.528099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2652.813198                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1220.948596                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1183.688604                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013654                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.368367                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000309                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.323830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.149042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144493                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        48486                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39055                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   87541                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            36009                       # number of Writeback hits
system.l2.Writeback_hits::total                 36009                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        48486                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39055                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87541                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        48486                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39055                       # number of overall hits
system.l2.overall_hits::total                   87541                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        24020                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13896                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37943                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        24020                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13900                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37947                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        24020                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13900                       # number of overall misses
system.l2.overall_misses::total                 37947                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       677358                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1247465915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       639521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    726019204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1974801998                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       182964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        182964                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       677358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1247465915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       639521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    726202168                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1974984962                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       677358                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1247465915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       639521                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    726202168                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1974984962                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52951                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125484                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        36009                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             36009                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72506                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125488                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72506                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125488                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.331283                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.262431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.302373                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.331283                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262487                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.302395                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.331283                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262487                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.302395                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48382.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51934.467735                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49193.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52246.632412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52046.543447                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        45741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        45741                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48382.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51934.467735                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49193.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52244.760288                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52045.878778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48382.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51934.467735                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49193.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52244.760288                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52045.878778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13103                       # number of writebacks
system.l2.writebacks::total                     13103                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        24020                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13896                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37943                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        24020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        24020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37947                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       596786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1108665328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       564096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    645230960                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1755057170                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       159217                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       159217                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       596786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1108665328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       564096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    645390177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1755216387                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       596786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1108665328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       564096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    645390177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1755216387                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.331283                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.302373                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.331283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.302395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.331283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302395                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42627.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46155.925396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        43392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46432.855498                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46255.097646                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 39804.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39804.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42627.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46155.925396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        43392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46430.947986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46254.417661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42627.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46155.925396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        43392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46430.947986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46254.417661                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995297                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015288455                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042833.913481                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995297                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15280838                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15280838                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15280838                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15280838                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15280838                       # number of overall hits
system.cpu0.icache.overall_hits::total       15280838                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       910850                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       910850                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       910850                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       910850                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       910850                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       910850                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15280855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15280855                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15280855                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15280855                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15280855                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15280855                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53579.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53579.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53579.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53579.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53579.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53579.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       692028                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       692028                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       692028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       692028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       692028                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       692028                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49430.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49430.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49430.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72506                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180563692                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72762                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2481.565817                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512223                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487777                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900438                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099562                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10572184                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10572184                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21785                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21785                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17564889                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17564889                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17564889                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17564889                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       153095                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       153095                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153095                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153095                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153095                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153095                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5361087188                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5361087188                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5361087188                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5361087188                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5361087188                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5361087188                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725279                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725279                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717984                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717984                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717984                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717984                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014274                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008641                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008641                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008641                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008641                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35018.042314                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35018.042314                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35018.042314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35018.042314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35018.042314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35018.042314                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13209                       # number of writebacks
system.cpu0.dcache.writebacks::total            13209                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80589                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80589                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        80589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        80589                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        80589                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        80589                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72506                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72506                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72506                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72506                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1657646374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1657646374                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1657646374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1657646374                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1657646374                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1657646374                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004092                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22862.195873                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22862.195873                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22862.195873                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22862.195873                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22862.195873                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22862.195873                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996758                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015144854                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2046663.012097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996758                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16990578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16990578                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16990578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16990578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16990578                       # number of overall hits
system.cpu1.icache.overall_hits::total       16990578                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       806328                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       806328                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       806328                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       806328                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       806328                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       806328                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16990593                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16990593                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16990593                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16990593                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16990593                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16990593                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53755.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53755.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53755.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53755.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53755.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53755.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       653457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       653457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       653457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       653457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       653457                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       653457                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50265.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50265.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50265.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52955                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173556513                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53211                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3261.666065                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.193111                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.806889                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910911                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089089                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10557173                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10557173                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7277984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7277984                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17870                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17870                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16884                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17835157                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17835157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17835157                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17835157                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134679                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134679                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2958                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2958                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137637                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137637                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137637                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137637                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5109849611                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5109849611                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    169427943                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    169427943                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5279277554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5279277554                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5279277554                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5279277554                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10691852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10691852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7280942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280942                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17870                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16884                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16884                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17972794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17972794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17972794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17972794                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012596                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012596                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007658                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007658                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007658                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007658                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37940.953014                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37940.953014                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 57277.871197                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57277.871197                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38356.528797                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38356.528797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38356.528797                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38356.528797                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       658896                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 38758.588235                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22800                       # number of writebacks
system.cpu1.dcache.writebacks::total            22800                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81728                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2954                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2954                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84682                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84682                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84682                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84682                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52951                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52951                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52955                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52955                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52955                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1079245005                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1079245005                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       186964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       186964                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1079431969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1079431969                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1079431969                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1079431969                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004952                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002946                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002946                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20381.956998                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20381.956998                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        46741                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        46741                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20383.948050                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20383.948050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20383.948050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20383.948050                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
