
balise_v8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018aec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027b4  08018c80  08018c80  00019c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b434  0801b434  0001d30c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b434  0801b434  0001c434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b43c  0801b43c  0001d30c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b43c  0801b43c  0001c43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b440  0801b440  0001c440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000030c  20000000  0801b444  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006898  2000030c  0801b750  0001d30c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006ba4  0801b750  0001dba4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001d30c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003484d  00000000  00000000  0001d33c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007b82  00000000  00000000  00051b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002880  00000000  00000000  00059710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001efc  00000000  00000000  0005bf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f219  00000000  00000000  0005de8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003a4e7  00000000  00000000  0008d0a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8886  00000000  00000000  000c758c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bfe12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bc74  00000000  00000000  001bfe58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001cbacc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000030c 	.word	0x2000030c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018c64 	.word	0x08018c64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000310 	.word	0x20000310
 80001cc:	08018c64 	.word	0x08018c64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = 0;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = 0;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2200      	movs	r2, #0
 8001044:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = 0;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = 0;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = 0;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = 0;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = 0;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	GNSS->satCount = 0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	GNSS->lon = 0;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2200      	movs	r2, #0
 800107c:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->lat = 0;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2200      	movs	r2, #0
 8001082:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->height = 0;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->hMSL = 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->hAcc = 0;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->vAcc = 0;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->gSpeed = 0;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->headMot = 0;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
	GNSS->received_flag=0;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2200      	movs	r2, #0
 80010ba:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d

	HAL_UART_Transmit_DMA(&huart,uart1outprotnmeadisable,sizeof(uart1outprotnmeadisable)/(sizeof(uint8_t)));
 80010be:	463b      	mov	r3, r7
 80010c0:	2211      	movs	r2, #17
 80010c2:	4917      	ldr	r1, [pc, #92]	@ (8001120 <GNSS_Init+0x100>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f00a fde9 	bl	800bc9c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 80010ca:	201e      	movs	r0, #30
 80010cc:	f003 ffb8 	bl	8005040 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,uart1outprotubxenable,sizeof(uart1outprotubxenable)/(sizeof(uint8_t)));
 80010d0:	463b      	mov	r3, r7
 80010d2:	2211      	movs	r2, #17
 80010d4:	4913      	ldr	r1, [pc, #76]	@ (8001124 <GNSS_Init+0x104>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f00a fde0 	bl	800bc9c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 80010dc:	201e      	movs	r0, #30
 80010de:	f003 ffaf 	bl	8005040 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,setGPS_GAL_GLONASS,sizeof(setGPS_GAL_BEIDOU_GLONASS)/(sizeof(uint8_t)));
 80010e2:	463b      	mov	r3, r7
 80010e4:	2234      	movs	r2, #52	@ 0x34
 80010e6:	4910      	ldr	r1, [pc, #64]	@ (8001128 <GNSS_Init+0x108>)
 80010e8:	4618      	mov	r0, r3
 80010ea:	f00a fdd7 	bl	800bc9c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 80010ee:	201e      	movs	r0, #30
 80010f0:	f003 ffa6 	bl	8005040 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,meas_rate_5hz,sizeof(meas_rate_10hz)/(sizeof(uint8_t)));
 80010f4:	463b      	mov	r3, r7
 80010f6:	2212      	movs	r2, #18
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <GNSS_Init+0x10c>)
 80010fa:	4618      	mov	r0, r3
 80010fc:	f00a fdce 	bl	800bc9c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001100:	201e      	movs	r0, #30
 8001102:	f003 ff9d 	bl	8005040 <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,ubx_pvt_every_1meas,sizeof(ubx_pvt_every_1meas)/(sizeof(uint8_t)));
 8001106:	463b      	mov	r3, r7
 8001108:	2211      	movs	r2, #17
 800110a:	4909      	ldr	r1, [pc, #36]	@ (8001130 <GNSS_Init+0x110>)
 800110c:	4618      	mov	r0, r3
 800110e:	f00a fdc5 	bl	800bc9c <HAL_UART_Transmit_DMA>

	HAL_Delay(100);
 8001112:	2064      	movs	r0, #100	@ 0x64
 8001114:	f003 ff94 	bl	8005040 <HAL_Delay>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	08018f0c 	.word	0x08018f0c
 8001124:	08018ef8 	.word	0x08018ef8
 8001128:	08018f48 	.word	0x08018f48
 800112c:	08018f20 	.word	0x08018f20
 8001130:	08018f34 	.word	0x08018f34
 8001134:	00000000 	.word	0x00000000

08001138 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	7c9a      	ldrb	r2, [r3, #18]
 8001144:	4b9f      	ldr	r3, [pc, #636]	@ (80013c4 <GNSS_ParsePVTData+0x28c>)
 8001146:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	7c9a      	ldrb	r2, [r3, #18]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7cda      	ldrb	r2, [r3, #19]
 8001156:	4b9b      	ldr	r3, [pc, #620]	@ (80013c4 <GNSS_ParsePVTData+0x28c>)
 8001158:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	7cda      	ldrb	r2, [r3, #19]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
	GNSS->year = uShort.uShort;
 8001164:	4b97      	ldr	r3, [pc, #604]	@ (80013c4 <GNSS_ParsePVTData+0x28c>)
 8001166:	881a      	ldrh	r2, [r3, #0]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = GNSS->uartWorkingBuffer[12];
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	7d1a      	ldrb	r2, [r3, #20]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = GNSS->uartWorkingBuffer[13];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	7d5a      	ldrb	r2, [r3, #21]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7d9a      	ldrb	r2, [r3, #22]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = GNSS->uartWorkingBuffer[15];
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	7dda      	ldrb	r2, [r3, #23]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	7e1a      	ldrb	r2, [r3, #24]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

	for (int var = 0; var < 4; ++var) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80011bc:	e017      	b.n	80011ee <GNSS_ParsePVTData+0xb6>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 80011be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c0:	331e      	adds	r3, #30
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	7a19      	ldrb	r1, [r3, #8]
 80011c8:	4a7f      	ldr	r2, [pc, #508]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 80011ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011cc:	4413      	add	r3, r2
 80011ce:	460a      	mov	r2, r1
 80011d0:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 80011d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d4:	331e      	adds	r3, #30
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	4413      	add	r3, r2
 80011da:	7a19      	ldrb	r1, [r3, #8]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e0:	4413      	add	r3, r2
 80011e2:	3380      	adds	r3, #128	@ 0x80
 80011e4:	460a      	mov	r2, r1
 80011e6:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ea:	3301      	adds	r3, #1
 80011ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80011ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f0:	2b03      	cmp	r3, #3
 80011f2:	dde4      	ble.n	80011be <GNSS_ParsePVTData+0x86>
	}
	GNSS->lon = iLong.iLong;
 80011f4:	4b74      	ldr	r3, [pc, #464]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80011fc:	4b72      	ldr	r3, [pc, #456]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	ee07 3a90 	vmov	s15, r3
 8001204:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001208:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80013cc <GNSS_ParsePVTData+0x294>
 800120c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	for (int var = 0; var < 4; ++var) {
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
 800121a:	e017      	b.n	800124c <GNSS_ParsePVTData+0x114>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 800121c:	6a3b      	ldr	r3, [r7, #32]
 800121e:	3322      	adds	r3, #34	@ 0x22
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	4413      	add	r3, r2
 8001224:	7a19      	ldrb	r1, [r3, #8]
 8001226:	4a68      	ldr	r2, [pc, #416]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 8001228:	6a3b      	ldr	r3, [r7, #32]
 800122a:	4413      	add	r3, r2
 800122c:	460a      	mov	r2, r1
 800122e:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 8001230:	6a3b      	ldr	r3, [r7, #32]
 8001232:	3322      	adds	r3, #34	@ 0x22
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	4413      	add	r3, r2
 8001238:	7a19      	ldrb	r1, [r3, #8]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	4413      	add	r3, r2
 8001240:	3388      	adds	r3, #136	@ 0x88
 8001242:	460a      	mov	r2, r1
 8001244:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001246:	6a3b      	ldr	r3, [r7, #32]
 8001248:	3301      	adds	r3, #1
 800124a:	623b      	str	r3, [r7, #32]
 800124c:	6a3b      	ldr	r3, [r7, #32]
 800124e:	2b03      	cmp	r3, #3
 8001250:	dde4      	ble.n	800121c <GNSS_ParsePVTData+0xe4>
	}
	GNSS->lat = iLong.iLong;
 8001252:	4b5d      	ldr	r3, [pc, #372]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 800125c:	4b5a      	ldr	r3, [pc, #360]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	ee07 3a90 	vmov	s15, r3
 8001264:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001268:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80013cc <GNSS_ParsePVTData+0x294>
 800126c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

	for (int var = 0; var < 4; ++var) {
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
 800127a:	e00c      	b.n	8001296 <GNSS_ParsePVTData+0x15e>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	3326      	adds	r3, #38	@ 0x26
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	4413      	add	r3, r2
 8001284:	7a19      	ldrb	r1, [r3, #8]
 8001286:	4a50      	ldr	r2, [pc, #320]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	4413      	add	r3, r2
 800128c:	460a      	mov	r2, r1
 800128e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	3301      	adds	r3, #1
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	2b03      	cmp	r3, #3
 800129a:	ddef      	ble.n	800127c <GNSS_ParsePVTData+0x144>
	}
	GNSS->height = iLong.iLong;
 800129c:	4b4a      	ldr	r3, [pc, #296]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->fheight=(float)GNSS->height/1000.0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b4:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80013d0 <GNSS_ParsePVTData+0x298>
 80012b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98


	for (int var = 0; var < 4; ++var) {
 80012c2:	2300      	movs	r3, #0
 80012c4:	61bb      	str	r3, [r7, #24]
 80012c6:	e017      	b.n	80012f8 <GNSS_ParsePVTData+0x1c0>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	332a      	adds	r3, #42	@ 0x2a
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	4413      	add	r3, r2
 80012d0:	7a19      	ldrb	r1, [r3, #8]
 80012d2:	4a3d      	ldr	r2, [pc, #244]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	4413      	add	r3, r2
 80012d8:	460a      	mov	r2, r1
 80012da:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	332a      	adds	r3, #42	@ 0x2a
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	4413      	add	r3, r2
 80012e4:	7a19      	ldrb	r1, [r3, #8]
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	4413      	add	r3, r2
 80012ec:	33a0      	adds	r3, #160	@ 0xa0
 80012ee:	460a      	mov	r2, r1
 80012f0:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80012f2:	69bb      	ldr	r3, [r7, #24]
 80012f4:	3301      	adds	r3, #1
 80012f6:	61bb      	str	r3, [r7, #24]
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	dde4      	ble.n	80012c8 <GNSS_ParsePVTData+0x190>
	}
	GNSS->hMSL = iLong.iLong;
 80012fe:	4b32      	ldr	r3, [pc, #200]	@ (80013c8 <GNSS_ParsePVTData+0x290>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800130e:	ee07 3a90 	vmov	s15, r3
 8001312:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001316:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 80013d0 <GNSS_ParsePVTData+0x298>
 800131a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

	for (int var = 0; var < 4; ++var) {
 8001324:	2300      	movs	r3, #0
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	e00c      	b.n	8001344 <GNSS_ParsePVTData+0x20c>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	332e      	adds	r3, #46	@ 0x2e
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	7a19      	ldrb	r1, [r3, #8]
 8001334:	4a27      	ldr	r2, [pc, #156]	@ (80013d4 <GNSS_ParsePVTData+0x29c>)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	4413      	add	r3, r2
 800133a:	460a      	mov	r2, r1
 800133c:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	3301      	adds	r3, #1
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	2b03      	cmp	r3, #3
 8001348:	ddef      	ble.n	800132a <GNSS_ParsePVTData+0x1f2>
	}
	GNSS->hAcc = uLong.uLong;
 800134a:	4b22      	ldr	r3, [pc, #136]	@ (80013d4 <GNSS_ParsePVTData+0x29c>)
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800135a:	ee07 3a90 	vmov	s15, r3
 800135e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001362:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 80013d0 <GNSS_ParsePVTData+0x298>
 8001366:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	for (int var = 0; var < 4; ++var) {
 8001370:	2300      	movs	r3, #0
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	e00c      	b.n	8001390 <GNSS_ParsePVTData+0x258>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	3332      	adds	r3, #50	@ 0x32
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	7a19      	ldrb	r1, [r3, #8]
 8001380:	4a14      	ldr	r2, [pc, #80]	@ (80013d4 <GNSS_ParsePVTData+0x29c>)
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4413      	add	r3, r2
 8001386:	460a      	mov	r2, r1
 8001388:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	3301      	adds	r3, #1
 800138e:	613b      	str	r3, [r7, #16]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	2b03      	cmp	r3, #3
 8001394:	ddef      	ble.n	8001376 <GNSS_ParsePVTData+0x23e>
	}
	GNSS->vAcc = uLong.uLong;
 8001396:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <GNSS_ParsePVTData+0x29c>)
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80013a6:	ee07 3a90 	vmov	s15, r3
 80013aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013ae:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80013d0 <GNSS_ParsePVTData+0x298>
 80013b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

	for (int var = 0; var < 4; ++var) {
 80013bc:	2300      	movs	r3, #0
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	e022      	b.n	8001408 <GNSS_ParsePVTData+0x2d0>
 80013c2:	bf00      	nop
 80013c4:	20000328 	.word	0x20000328
 80013c8:	20000330 	.word	0x20000330
 80013cc:	4b189680 	.word	0x4b189680
 80013d0:	447a0000 	.word	0x447a0000
 80013d4:	2000032c 	.word	0x2000032c
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3342      	adds	r3, #66	@ 0x42
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	4413      	add	r3, r2
 80013e0:	7a19      	ldrb	r1, [r3, #8]
 80013e2:	4a2d      	ldr	r2, [pc, #180]	@ (8001498 <GNSS_ParsePVTData+0x360>)
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	4413      	add	r3, r2
 80013e8:	460a      	mov	r2, r1
 80013ea:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	3342      	adds	r3, #66	@ 0x42
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	7a19      	ldrb	r1, [r3, #8]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	33bc      	adds	r3, #188	@ 0xbc
 80013fe:	460a      	mov	r2, r1
 8001400:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3301      	adds	r3, #1
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	2b03      	cmp	r3, #3
 800140c:	dde4      	ble.n	80013d8 <GNSS_ParsePVTData+0x2a0>
	}
	GNSS->gSpeed = iLong.iLong;
 800140e:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <GNSS_ParsePVTData+0x360>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800141e:	ee07 3a90 	vmov	s15, r3
 8001422:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001426:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 800149c <GNSS_ParsePVTData+0x364>
 800142a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	for (int var = 0; var < 4; ++var) {
 8001434:	2300      	movs	r3, #0
 8001436:	60bb      	str	r3, [r7, #8]
 8001438:	e00c      	b.n	8001454 <GNSS_ParsePVTData+0x31c>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	3346      	adds	r3, #70	@ 0x46
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	4413      	add	r3, r2
 8001442:	7a19      	ldrb	r1, [r3, #8]
 8001444:	4a14      	ldr	r2, [pc, #80]	@ (8001498 <GNSS_ParsePVTData+0x360>)
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	4413      	add	r3, r2
 800144a:	460a      	mov	r2, r1
 800144c:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	3301      	adds	r3, #1
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2b03      	cmp	r3, #3
 8001458:	ddef      	ble.n	800143a <GNSS_ParsePVTData+0x302>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 800145a:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <GNSS_ParsePVTData+0x360>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f860 	bl	8000524 <__aeabi_i2d>
 8001464:	a30a      	add	r3, pc, #40	@ (adr r3, 8001490 <GNSS_ParsePVTData+0x358>)
 8001466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146a:	f7ff f8c5 	bl	80005f8 <__aeabi_dmul>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	f7ff fb6f 	bl	8000b58 <__aeabi_d2iz>
 800147a:	4602      	mov	r2, r0
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
}
 8001482:	bf00      	nop
 8001484:	3728      	adds	r7, #40	@ 0x28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	f3af 8000 	nop.w
 8001490:	88e368f1 	.word	0x88e368f1
 8001494:	3ee4f8b5 	.word	0x3ee4f8b5
 8001498:	20000330 	.word	0x20000330
 800149c:	447a0000 	.word	0x447a0000

080014a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014a6:	463b      	mov	r3, r7
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
 80014b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014b6:	4b37      	ldr	r3, [pc, #220]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014b8:	4a37      	ldr	r2, [pc, #220]	@ (8001598 <MX_ADC1_Init+0xf8>)
 80014ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014bc:	4b35      	ldr	r3, [pc, #212]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014be:	2200      	movs	r2, #0
 80014c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c2:	4b34      	ldr	r3, [pc, #208]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014c8:	4b32      	ldr	r3, [pc, #200]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ce:	4b31      	ldr	r3, [pc, #196]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80014d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014d6:	2208      	movs	r2, #8
 80014d8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014da:	4b2e      	ldr	r3, [pc, #184]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 80014e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014e8:	2203      	movs	r2, #3
 80014ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ec:	4b29      	ldr	r3, [pc, #164]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f4:	4b27      	ldr	r3, [pc, #156]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014fa:	4b26      	ldr	r3, [pc, #152]	@ (8001594 <MX_ADC1_Init+0xf4>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001500:	4b24      	ldr	r3, [pc, #144]	@ (8001594 <MX_ADC1_Init+0xf4>)
 8001502:	2200      	movs	r2, #0
 8001504:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001508:	4b22      	ldr	r3, [pc, #136]	@ (8001594 <MX_ADC1_Init+0xf4>)
 800150a:	2200      	movs	r2, #0
 800150c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800150e:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <MX_ADC1_Init+0xf4>)
 8001510:	2200      	movs	r2, #0
 8001512:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001516:	481f      	ldr	r0, [pc, #124]	@ (8001594 <MX_ADC1_Init+0xf4>)
 8001518:	f003 ff7e 	bl	8005418 <HAL_ADC_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001522:	f000 fcd9 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001526:	4b1d      	ldr	r3, [pc, #116]	@ (800159c <MX_ADC1_Init+0xfc>)
 8001528:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800152a:	2306      	movs	r3, #6
 800152c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800152e:	2305      	movs	r3, #5
 8001530:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001532:	237f      	movs	r3, #127	@ 0x7f
 8001534:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001536:	2304      	movs	r3, #4
 8001538:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800153e:	463b      	mov	r3, r7
 8001540:	4619      	mov	r1, r3
 8001542:	4814      	ldr	r0, [pc, #80]	@ (8001594 <MX_ADC1_Init+0xf4>)
 8001544:	f004 f942 	bl	80057cc <HAL_ADC_ConfigChannel>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800154e:	f000 fcc3 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001552:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <MX_ADC1_Init+0x100>)
 8001554:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001556:	230c      	movs	r3, #12
 8001558:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155a:	463b      	mov	r3, r7
 800155c:	4619      	mov	r1, r3
 800155e:	480d      	ldr	r0, [pc, #52]	@ (8001594 <MX_ADC1_Init+0xf4>)
 8001560:	f004 f934 	bl	80057cc <HAL_ADC_ConfigChannel>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 800156a:	f000 fcb5 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800156e:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <MX_ADC1_Init+0x104>)
 8001570:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001572:	2312      	movs	r3, #18
 8001574:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001576:	463b      	mov	r3, r7
 8001578:	4619      	mov	r1, r3
 800157a:	4806      	ldr	r0, [pc, #24]	@ (8001594 <MX_ADC1_Init+0xf4>)
 800157c:	f004 f926 	bl	80057cc <HAL_ADC_ConfigChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8001586:	f000 fca7 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800158a:	bf00      	nop
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000334 	.word	0x20000334
 8001598:	50040000 	.word	0x50040000
 800159c:	80000001 	.word	0x80000001
 80015a0:	c7520000 	.word	0xc7520000
 80015a4:	3ef08000 	.word	0x3ef08000

080015a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b09e      	sub	sp, #120	@ 0x78
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c0:	f107 0310 	add.w	r3, r7, #16
 80015c4:	2254      	movs	r2, #84	@ 0x54
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f013 fece 	bl	801536a <memset>
  if(adcHandle->Instance==ADC1)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a3a      	ldr	r2, [pc, #232]	@ (80016bc <HAL_ADC_MspInit+0x114>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d16d      	bne.n	80016b4 <HAL_ADC_MspInit+0x10c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015dc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80015de:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80015e2:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80015e4:	2302      	movs	r3, #2
 80015e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80015e8:	2301      	movs	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80015ec:	2308      	movs	r3, #8
 80015ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80015f0:	2307      	movs	r3, #7
 80015f2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80015f4:	2302      	movs	r3, #2
 80015f6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80015f8:	2302      	movs	r3, #2
 80015fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80015fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001600:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001602:	f107 0310 	add.w	r3, r7, #16
 8001606:	4618      	mov	r0, r3
 8001608:	f008 fbd4 	bl	8009db4 <HAL_RCCEx_PeriphCLKConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001612:	f000 fc61 	bl	8001ed8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001616:	4b2a      	ldr	r3, [pc, #168]	@ (80016c0 <HAL_ADC_MspInit+0x118>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	4a29      	ldr	r2, [pc, #164]	@ (80016c0 <HAL_ADC_MspInit+0x118>)
 800161c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001622:	4b27      	ldr	r3, [pc, #156]	@ (80016c0 <HAL_ADC_MspInit+0x118>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162e:	4b24      	ldr	r3, [pc, #144]	@ (80016c0 <HAL_ADC_MspInit+0x118>)
 8001630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001632:	4a23      	ldr	r2, [pc, #140]	@ (80016c0 <HAL_ADC_MspInit+0x118>)
 8001634:	f043 0302 	orr.w	r3, r3, #2
 8001638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163a:	4b21      	ldr	r3, [pc, #132]	@ (80016c0 <HAL_ADC_MspInit+0x118>)
 800163c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001646:	2301      	movs	r3, #1
 8001648:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800164a:	230b      	movs	r3, #11
 800164c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164e:	2300      	movs	r3, #0
 8001650:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001652:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001656:	4619      	mov	r1, r3
 8001658:	481a      	ldr	r0, [pc, #104]	@ (80016c4 <HAL_ADC_MspInit+0x11c>)
 800165a:	f005 f8d7 	bl	800680c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800165e:	4b1a      	ldr	r3, [pc, #104]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 8001660:	4a1a      	ldr	r2, [pc, #104]	@ (80016cc <HAL_ADC_MspInit+0x124>)
 8001662:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001664:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 8001666:	2200      	movs	r2, #0
 8001668:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800166a:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001670:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001676:	4b14      	ldr	r3, [pc, #80]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 8001678:	2280      	movs	r2, #128	@ 0x80
 800167a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 800167e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001682:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001684:	4b10      	ldr	r3, [pc, #64]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 8001686:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800168a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800168c:	4b0e      	ldr	r3, [pc, #56]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001698:	480b      	ldr	r0, [pc, #44]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 800169a:	f004 fe75 	bl	8006388 <HAL_DMA_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 80016a4:	f000 fc18 	bl	8001ed8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a07      	ldr	r2, [pc, #28]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 80016ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80016ae:	4a06      	ldr	r2, [pc, #24]	@ (80016c8 <HAL_ADC_MspInit+0x120>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80016b4:	bf00      	nop
 80016b6:	3778      	adds	r7, #120	@ 0x78
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	50040000 	.word	0x50040000
 80016c0:	40021000 	.word	0x40021000
 80016c4:	48000400 	.word	0x48000400
 80016c8:	20000398 	.word	0x20000398
 80016cc:	40020008 	.word	0x40020008

080016d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001750 <MX_DMA_Init+0x80>)
 80016d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016da:	4a1d      	ldr	r2, [pc, #116]	@ (8001750 <MX_DMA_Init+0x80>)
 80016dc:	f043 0302 	orr.w	r3, r3, #2
 80016e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80016e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001750 <MX_DMA_Init+0x80>)
 80016e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ee:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <MX_DMA_Init+0x80>)
 80016f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016f2:	4a17      	ldr	r2, [pc, #92]	@ (8001750 <MX_DMA_Init+0x80>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <MX_DMA_Init+0x80>)
 80016fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	603b      	str	r3, [r7, #0]
 8001704:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2105      	movs	r1, #5
 800170a:	200b      	movs	r0, #11
 800170c:	f004 fe12 	bl	8006334 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001710:	200b      	movs	r0, #11
 8001712:	f004 fe2b 	bl	800636c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2105      	movs	r1, #5
 800171a:	200c      	movs	r0, #12
 800171c:	f004 fe0a 	bl	8006334 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001720:	200c      	movs	r0, #12
 8001722:	f004 fe23 	bl	800636c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2105      	movs	r1, #5
 800172a:	200d      	movs	r0, #13
 800172c:	f004 fe02 	bl	8006334 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001730:	200d      	movs	r0, #13
 8001732:	f004 fe1b 	bl	800636c <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 5, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2105      	movs	r1, #5
 800173a:	2045      	movs	r0, #69	@ 0x45
 800173c:	f004 fdfa 	bl	8006334 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 8001740:	2045      	movs	r0, #69	@ 0x45
 8001742:	f004 fe13 	bl	800636c <HAL_NVIC_EnableIRQ>

}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000

08001754 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001754:	b480      	push	{r7}
 8001756:	b085      	sub	sp, #20
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	4a07      	ldr	r2, [pc, #28]	@ (8001780 <vApplicationGetIdleTaskMemory+0x2c>)
 8001764:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <vApplicationGetIdleTaskMemory+0x30>)
 800176a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2280      	movs	r2, #128	@ 0x80
 8001770:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	200003ec 	.word	0x200003ec
 8001784:	2000048c 	.word	0x2000048c

08001788 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001788:	b5b0      	push	{r4, r5, r7, lr}
 800178a:	b096      	sub	sp, #88	@ 0x58
 800178c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of MainTask */
  osThreadDef(MainTask, StartMainTask, osPriorityNormal, 0, 512);
 800178e:	4b1d      	ldr	r3, [pc, #116]	@ (8001804 <MX_FREERTOS_Init+0x7c>)
 8001790:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001794:	461d      	mov	r5, r3
 8001796:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001798:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800179a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800179e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MainTaskHandle = osThreadCreate(osThread(MainTask), NULL);
 80017a2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80017a6:	2100      	movs	r1, #0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f010 fcfd 	bl	80121a8 <osThreadCreate>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4a15      	ldr	r2, [pc, #84]	@ (8001808 <MX_FREERTOS_Init+0x80>)
 80017b2:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, StartSensorTask, osPriorityNormal, 0, 256);
 80017b4:	4b15      	ldr	r3, [pc, #84]	@ (800180c <MX_FREERTOS_Init+0x84>)
 80017b6:	f107 0420 	add.w	r4, r7, #32
 80017ba:	461d      	mov	r5, r3
 80017bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 80017c8:	f107 0320 	add.w	r3, r7, #32
 80017cc:	2100      	movs	r1, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f010 fcea 	bl	80121a8 <osThreadCreate>
 80017d4:	4603      	mov	r3, r0
 80017d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001810 <MX_FREERTOS_Init+0x88>)
 80017d8:	6013      	str	r3, [r2, #0]

  /* definition and creation of TrackerTask */
  osThreadDef(TrackerTask, StartTrackerTask, osPriorityNormal, 0, 512);
 80017da:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <MX_FREERTOS_Init+0x8c>)
 80017dc:	1d3c      	adds	r4, r7, #4
 80017de:	461d      	mov	r5, r3
 80017e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TrackerTaskHandle = osThreadCreate(osThread(TrackerTask), NULL);
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	2100      	movs	r1, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	f010 fcd9 	bl	80121a8 <osThreadCreate>
 80017f6:	4603      	mov	r3, r0
 80017f8:	4a07      	ldr	r2, [pc, #28]	@ (8001818 <MX_FREERTOS_Init+0x90>)
 80017fa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80017fc:	bf00      	nop
 80017fe:	3758      	adds	r7, #88	@ 0x58
 8001800:	46bd      	mov	sp, r7
 8001802:	bdb0      	pop	{r4, r5, r7, pc}
 8001804:	08018c8c 	.word	0x08018c8c
 8001808:	200003e0 	.word	0x200003e0
 800180c:	08018cb4 	.word	0x08018cb4
 8001810:	200003e4 	.word	0x200003e4
 8001814:	08018cdc 	.word	0x08018cdc
 8001818:	200003e8 	.word	0x200003e8

0800181c <StartMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMainTask */
void StartMainTask(void const * argument)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001824:	f011 ffbe 	bl	80137a4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartMainTask */
  TickType_t xLastWakeTime;
  const TickType_t period = pdMS_TO_TICKS(50);
 8001828:	2332      	movs	r3, #50	@ 0x32
 800182a:	60fb      	str	r3, [r7, #12]
  xLastWakeTime = xTaskGetTickCount();
 800182c:	f011 f94c 	bl	8012ac8 <xTaskGetTickCount>
 8001830:	4603      	mov	r3, r0
 8001832:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  StateMachine_Run(&state_struct,&GNSSData,&gButtons,&gAdc);
 8001834:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <StartMainTask+0x38>)
 8001836:	4a08      	ldr	r2, [pc, #32]	@ (8001858 <StartMainTask+0x3c>)
 8001838:	4908      	ldr	r1, [pc, #32]	@ (800185c <StartMainTask+0x40>)
 800183a:	4809      	ldr	r0, [pc, #36]	@ (8001860 <StartMainTask+0x44>)
 800183c:	f001 f930 	bl	8002aa0 <StateMachine_Run>
	  ssd1306_UpdateScreen();
 8001840:	f000 fd3e 	bl	80022c0 <ssd1306_UpdateScreen>
	  vTaskDelayUntil(&xLastWakeTime, period);
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	68f9      	ldr	r1, [r7, #12]
 800184a:	4618      	mov	r0, r3
 800184c:	f010 ff70 	bl	8012730 <vTaskDelayUntil>
	  StateMachine_Run(&state_struct,&GNSSData,&gButtons,&gAdc);
 8001850:	bf00      	nop
 8001852:	e7ef      	b.n	8001834 <StartMainTask+0x18>
 8001854:	2000082c 	.word	0x2000082c
 8001858:	2000080c 	.word	0x2000080c
 800185c:	20000720 	.word	0x20000720
 8001860:	200006e0 	.word	0x200006e0

08001864 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensorTask */
	  TickType_t xLastWakeTime;
	  const TickType_t period = pdMS_TO_TICKS(50);
 800186c:	2332      	movs	r3, #50	@ 0x32
 800186e:	60fb      	str	r3, [r7, #12]
	  xLastWakeTime = xTaskGetTickCount();
 8001870:	f011 f92a 	bl	8012ac8 <xTaskGetTickCount>
 8001874:	4603      	mov	r3, r0
 8001876:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  if(GNSSData.received_flag==1){
 8001878:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <StartSensorTask+0x3c>)
 800187a:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800187e:	2b01      	cmp	r3, #1
 8001880:	d106      	bne.n	8001890 <StartSensorTask+0x2c>

	  		GNSS_ParsePVTData(&GNSSData);
 8001882:	4807      	ldr	r0, [pc, #28]	@ (80018a0 <StartSensorTask+0x3c>)
 8001884:	f7ff fc58 	bl	8001138 <GNSS_ParsePVTData>
	  		GNSSData.received_flag=0;
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <StartSensorTask+0x3c>)
 800188a:	2200      	movs	r2, #0
 800188c:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
	  }

	  vTaskDelayUntil(&xLastWakeTime, period);
 8001890:	f107 0308 	add.w	r3, r7, #8
 8001894:	68f9      	ldr	r1, [r7, #12]
 8001896:	4618      	mov	r0, r3
 8001898:	f010 ff4a 	bl	8012730 <vTaskDelayUntil>
	  if(GNSSData.received_flag==1){
 800189c:	e7ec      	b.n	8001878 <StartSensorTask+0x14>
 800189e:	bf00      	nop
 80018a0:	20000720 	.word	0x20000720

080018a4 <StartTrackerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTrackerTask */
void StartTrackerTask(void const * argument)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTrackerTask */
	  TickType_t xLastWakeTime;
	  const TickType_t period = pdMS_TO_TICKS(200);
 80018ac:	23c8      	movs	r3, #200	@ 0xc8
 80018ae:	60fb      	str	r3, [r7, #12]
	  xLastWakeTime = xTaskGetTickCount();
 80018b0:	f011 f90a 	bl	8012ac8 <xTaskGetTickCount>
 80018b4:	4603      	mov	r3, r0
 80018b6:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 80018b8:	2102      	movs	r1, #2
 80018ba:	4805      	ldr	r0, [pc, #20]	@ (80018d0 <StartTrackerTask+0x2c>)
 80018bc:	f005 f940 	bl	8006b40 <HAL_GPIO_TogglePin>

	  vTaskDelayUntil(&xLastWakeTime, period);
 80018c0:	f107 0308 	add.w	r3, r7, #8
 80018c4:	68f9      	ldr	r1, [r7, #12]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f010 ff32 	bl	8012730 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 80018cc:	bf00      	nop
 80018ce:	e7f3      	b.n	80018b8 <StartTrackerTask+0x14>
 80018d0:	48000400 	.word	0x48000400

080018d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b088      	sub	sp, #32
 80018d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
 80018e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b30      	ldr	r3, [pc, #192]	@ (80019ac <MX_GPIO_Init+0xd8>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ee:	4a2f      	ldr	r2, [pc, #188]	@ (80019ac <MX_GPIO_Init+0xd8>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f6:	4b2d      	ldr	r3, [pc, #180]	@ (80019ac <MX_GPIO_Init+0xd8>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	4b2a      	ldr	r3, [pc, #168]	@ (80019ac <MX_GPIO_Init+0xd8>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001906:	4a29      	ldr	r2, [pc, #164]	@ (80019ac <MX_GPIO_Init+0xd8>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190e:	4b27      	ldr	r3, [pc, #156]	@ (80019ac <MX_GPIO_Init+0xd8>)
 8001910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPS_EN_Pin|AUX_EN_Pin, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	2112      	movs	r1, #18
 800191e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001922:	f005 f8f5 	bl	8006b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FLASH_CS_Pin|LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	2162      	movs	r1, #98	@ 0x62
 800192a:	4821      	ldr	r0, [pc, #132]	@ (80019b0 <MX_GPIO_Init+0xdc>)
 800192c:	f005 f8f0 	bl	8006b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPS_EN_Pin AUX_EN_Pin */
  GPIO_InitStruct.Pin = GPS_EN_Pin|AUX_EN_Pin;
 8001930:	2312      	movs	r3, #18
 8001932:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001934:	2301      	movs	r3, #1
 8001936:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	f107 030c 	add.w	r3, r7, #12
 8001944:	4619      	mov	r1, r3
 8001946:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800194a:	f004 ff5f 	bl	800680c <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_CS_Pin LED_GREEN_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin|LED_GREEN_Pin|LED_BLUE_Pin;
 800194e:	2362      	movs	r3, #98	@ 0x62
 8001950:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001952:	2301      	movs	r3, #1
 8001954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	2300      	movs	r3, #0
 800195c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	4619      	mov	r1, r3
 8001964:	4812      	ldr	r0, [pc, #72]	@ (80019b0 <MX_GPIO_Init+0xdc>)
 8001966:	f004 ff51 	bl	800680c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800196a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800196e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001970:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001984:	f004 ff42 	bl	800680c <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin USB_DETECT_Pin */
  GPIO_InitStruct.Pin = B2_Pin|USB_DETECT_Pin;
 8001988:	2318      	movs	r3, #24
 800198a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800198c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001990:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	4619      	mov	r1, r3
 800199c:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <MX_GPIO_Init+0xdc>)
 800199e:	f004 ff35 	bl	800680c <HAL_GPIO_Init>

}
 80019a2:	bf00      	nop
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	48000400 	.word	0x48000400

080019b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001a34 <MX_I2C1_Init+0x80>)
 80019bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B10E24;
 80019be:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a38 <MX_I2C1_Init+0x84>)
 80019c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80019c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019ca:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019d0:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80019d6:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019dc:	4b14      	ldr	r3, [pc, #80]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019e2:	4b13      	ldr	r3, [pc, #76]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019e8:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019ee:	4810      	ldr	r0, [pc, #64]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 80019f0:	f005 f8c0 	bl	8006b74 <HAL_I2C_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80019fa:	f000 fa6d 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80019fe:	2100      	movs	r1, #0
 8001a00:	480b      	ldr	r0, [pc, #44]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 8001a02:	f005 fcd5 	bl	80073b0 <HAL_I2CEx_ConfigAnalogFilter>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a0c:	f000 fa64 	bl	8001ed8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a10:	2100      	movs	r1, #0
 8001a12:	4807      	ldr	r0, [pc, #28]	@ (8001a30 <MX_I2C1_Init+0x7c>)
 8001a14:	f005 fd17 	bl	8007446 <HAL_I2CEx_ConfigDigitalFilter>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a1e:	f000 fa5b 	bl	8001ed8 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8001a22:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8001a26:	f005 fd5b 	bl	80074e0 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	2000068c 	.word	0x2000068c
 8001a34:	40005400 	.word	0x40005400
 8001a38:	00b10e24 	.word	0x00b10e24

08001a3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b09e      	sub	sp, #120	@ 0x78
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	2254      	movs	r2, #84	@ 0x54
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f013 fc84 	bl	801536a <memset>
  if(i2cHandle->Instance==I2C1)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1f      	ldr	r2, [pc, #124]	@ (8001ae4 <HAL_I2C_MspInit+0xa8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d137      	bne.n	8001adc <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a6c:	2340      	movs	r3, #64	@ 0x40
 8001a6e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a70:	2300      	movs	r3, #0
 8001a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f008 f99b 	bl	8009db4 <HAL_RCCEx_PeriphCLKConfig>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001a84:	f000 fa28 	bl	8001ed8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a88:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <HAL_I2C_MspInit+0xac>)
 8001a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8c:	4a16      	ldr	r2, [pc, #88]	@ (8001ae8 <HAL_I2C_MspInit+0xac>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a94:	4b14      	ldr	r3, [pc, #80]	@ (8001ae8 <HAL_I2C_MspInit+0xac>)
 8001a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001aa0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001aa4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aa6:	2312      	movs	r3, #18
 8001aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ab2:	2304      	movs	r3, #4
 8001ab4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001aba:	4619      	mov	r1, r3
 8001abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac0:	f004 fea4 	bl	800680c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ac4:	4b08      	ldr	r3, [pc, #32]	@ (8001ae8 <HAL_I2C_MspInit+0xac>)
 8001ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac8:	4a07      	ldr	r2, [pc, #28]	@ (8001ae8 <HAL_I2C_MspInit+0xac>)
 8001aca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ace:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <HAL_I2C_MspInit+0xac>)
 8001ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001adc:	bf00      	nop
 8001ade:	3778      	adds	r7, #120	@ 0x78
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40005400 	.word	0x40005400
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_ADC_ConvCpltCallback>:
        }
    }
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a2a      	ldr	r2, [pc, #168]	@ (8001ba4 <HAL_ADC_ConvCpltCallback+0xb8>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d149      	bne.n	8001b92 <HAL_ADC_ConvCpltCallback+0xa6>
    {
        gAdc.vrefint = (float)((4095.0f * 1.212f) / (float)gAdc.raw[0]);
 8001afe:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b00:	899b      	ldrh	r3, [r3, #12]
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b0a:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001bac <HAL_ADC_ConvCpltCallback+0xc0>
 8001b0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b12:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b14:	edc3 7a02 	vstr	s15, [r3, #8]
        gAdc.temp = (float)(((100.0f) / (float)(tscal2 - tscal1)) *((float)gAdc.raw[1] * (gAdc.vrefint / 3.0f) - (float)tscal1))+ 30.0f;
 8001b18:	4b25      	ldr	r3, [pc, #148]	@ (8001bb0 <HAL_ADC_ConvCpltCallback+0xc4>)
 8001b1a:	ed93 7a00 	vldr	s14, [r3]
 8001b1e:	4b25      	ldr	r3, [pc, #148]	@ (8001bb4 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001b20:	edd3 7a00 	vldr	s15, [r3]
 8001b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b28:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001bb8 <HAL_ADC_ConvCpltCallback+0xcc>
 8001b2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001b30:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b32:	89db      	ldrh	r3, [r3, #14]
 8001b34:	ee07 3a90 	vmov	s15, r3
 8001b38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b3e:	ed93 6a02 	vldr	s12, [r3, #8]
 8001b42:	eef0 5a08 	vmov.f32	s11, #8	@ 0x40400000  3.0
 8001b46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001b4a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b4e:	4b19      	ldr	r3, [pc, #100]	@ (8001bb4 <HAL_ADC_ConvCpltCallback+0xc8>)
 8001b50:	edd3 7a00 	vldr	s15, [r3]
 8001b54:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001b60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b64:	4b10      	ldr	r3, [pc, #64]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b66:	edc3 7a00 	vstr	s15, [r3]
        gAdc.vbat = (float)(2.0f * ((float)gAdc.raw[2] / 4095.0f) * gAdc.vrefint);
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b6c:	8a1b      	ldrh	r3, [r3, #16]
 8001b6e:	ee07 3a90 	vmov	s15, r3
 8001b72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b76:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001bbc <HAL_ADC_ConvCpltCallback+0xd0>
 8001b7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b7e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b84:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001b8e:	edc3 7a01 	vstr	s15, [r3, #4]
    }
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)gAdc.raw, 3);
 8001b92:	2203      	movs	r2, #3
 8001b94:	490a      	ldr	r1, [pc, #40]	@ (8001bc0 <HAL_ADC_ConvCpltCallback+0xd4>)
 8001b96:	480b      	ldr	r0, [pc, #44]	@ (8001bc4 <HAL_ADC_ConvCpltCallback+0xd8>)
 8001b98:	f003 fd80 	bl	800569c <HAL_ADC_Start_DMA>
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	50040000 	.word	0x50040000
 8001ba8:	2000082c 	.word	0x2000082c
 8001bac:	459b191f 	.word	0x459b191f
 8001bb0:	20000000 	.word	0x20000000
 8001bb4:	20000004 	.word	0x20000004
 8001bb8:	42c80000 	.word	0x42c80000
 8001bbc:	457ff000 	.word	0x457ff000
 8001bc0:	20000838 	.word	0x20000838
 8001bc4:	20000334 	.word	0x20000334

08001bc8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
	if(huart->Instance==LPUART1){
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001c08 <HAL_UART_RxCpltCallback+0x40>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d112      	bne.n	8001c00 <HAL_UART_RxCpltCallback+0x38>
		GNSSData.received_flag=1;
 8001bda:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <HAL_UART_RxCpltCallback+0x44>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
		__HAL_DMA_DISABLE_IT(huart->hdmarx, DMA_IT_HT);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f022 0204 	bic.w	r2, r2, #4
 8001bf4:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)GNSSData.uartWorkingBuffer, 100);
 8001bf6:	2264      	movs	r2, #100	@ 0x64
 8001bf8:	4905      	ldr	r1, [pc, #20]	@ (8001c10 <HAL_UART_RxCpltCallback+0x48>)
 8001bfa:	4806      	ldr	r0, [pc, #24]	@ (8001c14 <HAL_UART_RxCpltCallback+0x4c>)
 8001bfc:	f00a f8ca 	bl	800bd94 <HAL_UART_Receive_DMA>

	}

}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40008000 	.word	0x40008000
 8001c0c:	20000720 	.word	0x20000720
 8001c10:	20000728 	.word	0x20000728
 8001c14:	20000de4 	.word	0x20000de4

08001c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08c      	sub	sp, #48	@ 0x30
 8001c1c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c1e:	f003 f99a 	bl	8004f56 <HAL_Init>

  /* USER CODE BEGIN Init */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c22:	f107 030c 	add.w	r3, r7, #12
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	611a      	str	r2, [r3, #16]
  void (*boot_jump)(void);

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	4b66      	ldr	r3, [pc, #408]	@ (8001dcc <main+0x1b4>)
 8001c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c36:	4a65      	ldr	r2, [pc, #404]	@ (8001dcc <main+0x1b4>)
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3e:	4b63      	ldr	r3, [pc, #396]	@ (8001dcc <main+0x1b4>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
   GPIO_InitStruct.Pin = B1_Pin;
 8001c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c4e:	60fb      	str	r3, [r7, #12]
   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
   GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]
   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	f107 030c 	add.w	r3, r7, #12
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c62:	f004 fdd3 	bl	800680c <HAL_GPIO_Init>

   __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c66:	4b59      	ldr	r3, [pc, #356]	@ (8001dcc <main+0x1b4>)
 8001c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6a:	4a58      	ldr	r2, [pc, #352]	@ (8001dcc <main+0x1b4>)
 8001c6c:	f043 0302 	orr.w	r3, r3, #2
 8001c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c72:	4b56      	ldr	r3, [pc, #344]	@ (8001dcc <main+0x1b4>)
 8001c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	607b      	str	r3, [r7, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStruct.Pin = B2_Pin;
 8001c7e:	2308      	movs	r3, #8
 8001c80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c8a:	f107 030c 	add.w	r3, r7, #12
 8001c8e:	4619      	mov	r1, r3
 8001c90:	484f      	ldr	r0, [pc, #316]	@ (8001dd0 <main+0x1b8>)
 8001c92:	f004 fdbb 	bl	800680c <HAL_GPIO_Init>

   if ((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) &&
 8001c96:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c9e:	f004 ff1f 	bl	8006ae0 <HAL_GPIO_ReadPin>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d114      	bne.n	8001cd2 <main+0xba>
 	  (HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin) == GPIO_PIN_RESET))
 8001ca8:	2108      	movs	r1, #8
 8001caa:	4849      	ldr	r0, [pc, #292]	@ (8001dd0 <main+0x1b8>)
 8001cac:	f004 ff18 	bl	8006ae0 <HAL_GPIO_ReadPin>
 8001cb0:	4603      	mov	r3, r0
   if ((HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) &&
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d10d      	bne.n	8001cd2 <main+0xba>
   {
 	  HAL_DeInit();
 8001cb6:	f003 f967 	bl	8004f88 <HAL_DeInit>
 	  boot_jump = (void (*)(void))(*((uint32_t *)(SYS_MEM_START_ADDR + 4)));
 8001cba:	4b46      	ldr	r3, [pc, #280]	@ (8001dd4 <main+0x1bc>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
 	  __set_MSP(*(__IO uint32_t*)SYS_MEM_START_ADDR);
 8001cc0:	4b45      	ldr	r3, [pc, #276]	@ (8001dd8 <main+0x1c0>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001cc6:	6a3b      	ldr	r3, [r7, #32]
 8001cc8:	f383 8808 	msr	MSP, r3
}
 8001ccc:	bf00      	nop

 	  /* NOTE WELL: This call never returns: */
 	  boot_jump();
 8001cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd0:	4798      	blx	r3
   }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cd2:	f000 f899 	bl	8001e08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cd6:	f7ff fdfd 	bl	80018d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001cda:	f7ff fcf9 	bl	80016d0 <MX_DMA_Init>
  MX_I2C1_Init();
 8001cde:	f7ff fe69 	bl	80019b4 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001ce2:	f002 fadf 	bl	80042a4 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8001ce6:	f000 f955 	bl	8001f94 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001cea:	f7ff fbd9 	bl	80014a0 <MX_ADC1_Init>
  MX_FATFS_Init();
 8001cee:	f00c ff17 	bl	800eb20 <MX_FATFS_Init>
  MX_RTC_Init();
 8001cf2:	f000 f8f7 	bl	8001ee4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	ssd1306_Init();
 8001cf6:	f000 fa61 	bl	80021bc <ssd1306_Init>
	HAL_Delay(10);
 8001cfa:	200a      	movs	r0, #10
 8001cfc:	f003 f9a0 	bl	8005040 <HAL_Delay>
	ssd1306_Fill(Black);
 8001d00:	2000      	movs	r0, #0
 8001d02:	f000 fac5 	bl	8002290 <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 32, White);
 8001d06:	2301      	movs	r3, #1
 8001d08:	9301      	str	r3, [sp, #4]
 8001d0a:	2320      	movs	r3, #32
 8001d0c:	9300      	str	r3, [sp, #0]
 8001d0e:	2340      	movs	r3, #64	@ 0x40
 8001d10:	4a32      	ldr	r2, [pc, #200]	@ (8001ddc <main+0x1c4>)
 8001d12:	2120      	movs	r1, #32
 8001d14:	2020      	movs	r0, #32
 8001d16:	f000 fcb8 	bl	800268a <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 8001d1a:	f000 fad1 	bl	80022c0 <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)gAdc.raw, 3);
 8001d1e:	2203      	movs	r2, #3
 8001d20:	492f      	ldr	r1, [pc, #188]	@ (8001de0 <main+0x1c8>)
 8001d22:	4830      	ldr	r0, [pc, #192]	@ (8001de4 <main+0x1cc>)
 8001d24:	f003 fcba 	bl	800569c <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(GPS_EN_GPIO_Port,GPS_EN_Pin,GPIO_PIN_SET);
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2102      	movs	r1, #2
 8001d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d30:	f004 feee 	bl	8006b10 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001d34:	2064      	movs	r0, #100	@ 0x64
 8001d36:	f003 f983 	bl	8005040 <HAL_Delay>

	GNSS_Init(&GNSSData, &hlpuart1);
 8001d3a:	492b      	ldr	r1, [pc, #172]	@ (8001de8 <main+0x1d0>)
 8001d3c:	482b      	ldr	r0, [pc, #172]	@ (8001dec <main+0x1d4>)
 8001d3e:	f7ff f96f 	bl	8001020 <GNSS_Init>
	HAL_UART_Abort(&hlpuart1);
 8001d42:	4829      	ldr	r0, [pc, #164]	@ (8001de8 <main+0x1d0>)
 8001d44:	f00a f872 	bl	800be2c <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)GNSSData.uartWorkingBuffer, 100);
 8001d48:	2264      	movs	r2, #100	@ 0x64
 8001d4a:	4929      	ldr	r1, [pc, #164]	@ (8001df0 <main+0x1d8>)
 8001d4c:	4826      	ldr	r0, [pc, #152]	@ (8001de8 <main+0x1d0>)
 8001d4e:	f00a f821 	bl	800bd94 <HAL_UART_Receive_DMA>


	if(SPIF_Init(&hspif1,&hspi1,FLASH_CS_GPIO_Port,FLASH_CS_Pin)==true){
 8001d52:	2302      	movs	r3, #2
 8001d54:	4a1e      	ldr	r2, [pc, #120]	@ (8001dd0 <main+0x1b8>)
 8001d56:	4927      	ldr	r1, [pc, #156]	@ (8001df4 <main+0x1dc>)
 8001d58:	4827      	ldr	r0, [pc, #156]	@ (8001df8 <main+0x1e0>)
 8001d5a:	f002 ff40 	bl	8004bde <SPIF_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d013      	beq.n	8001d8c <main+0x174>
		ssd1306_SetCursor(32, 32);
 8001d64:	2120      	movs	r1, #32
 8001d66:	2020      	movs	r0, #32
 8001d68:	f000 fbd4 	bl	8002514 <ssd1306_SetCursor>
		ssd1306_Fill(Black);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f000 fa8f 	bl	8002290 <ssd1306_Fill>
		ssd1306_WriteString("OK", Font_7x10, White);
 8001d72:	4a22      	ldr	r2, [pc, #136]	@ (8001dfc <main+0x1e4>)
 8001d74:	2301      	movs	r3, #1
 8001d76:	ca06      	ldmia	r2, {r1, r2}
 8001d78:	4821      	ldr	r0, [pc, #132]	@ (8001e00 <main+0x1e8>)
 8001d7a:	f000 fba5 	bl	80024c8 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001d7e:	f000 fa9f 	bl	80022c0 <ssd1306_UpdateScreen>
		HAL_Delay(500);
 8001d82:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d86:	f003 f95b 	bl	8005040 <HAL_Delay>
 8001d8a:	e012      	b.n	8001db2 <main+0x19a>
	}
	else{
		ssd1306_SetCursor(32, 32);
 8001d8c:	2120      	movs	r1, #32
 8001d8e:	2020      	movs	r0, #32
 8001d90:	f000 fbc0 	bl	8002514 <ssd1306_SetCursor>
		ssd1306_Fill(Black);
 8001d94:	2000      	movs	r0, #0
 8001d96:	f000 fa7b 	bl	8002290 <ssd1306_Fill>
		ssd1306_WriteString("PBM", Font_7x10, White);
 8001d9a:	4a18      	ldr	r2, [pc, #96]	@ (8001dfc <main+0x1e4>)
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	ca06      	ldmia	r2, {r1, r2}
 8001da0:	4818      	ldr	r0, [pc, #96]	@ (8001e04 <main+0x1ec>)
 8001da2:	f000 fb91 	bl	80024c8 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001da6:	f000 fa8b 	bl	80022c0 <ssd1306_UpdateScreen>
		HAL_Delay(500);
 8001daa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001dae:	f003 f947 	bl	8005040 <HAL_Delay>

	}

	ssd1306_Fill(Black);
 8001db2:	2000      	movs	r0, #0
 8001db4:	f000 fa6c 	bl	8002290 <ssd1306_Fill>
	HAL_Delay(200);
 8001db8:	20c8      	movs	r0, #200	@ 0xc8
 8001dba:	f003 f941 	bl	8005040 <HAL_Delay>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001dbe:	f7ff fce3 	bl	8001788 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001dc2:	f010 f9ea 	bl	801219a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001dc6:	bf00      	nop
 8001dc8:	e7fd      	b.n	8001dc6 <main+0x1ae>
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	48000400 	.word	0x48000400
 8001dd4:	1fff0004 	.word	0x1fff0004
 8001dd8:	1fff0000 	.word	0x1fff0000
 8001ddc:	08018f74 	.word	0x08018f74
 8001de0:	20000838 	.word	0x20000838
 8001de4:	20000334 	.word	0x20000334
 8001de8:	20000de4 	.word	0x20000de4
 8001dec:	20000720 	.word	0x20000720
 8001df0:	20000728 	.word	0x20000728
 8001df4:	20000898 	.word	0x20000898
 8001df8:	200007ec 	.word	0x200007ec
 8001dfc:	20000010 	.word	0x20000010
 8001e00:	08018cf8 	.word	0x08018cf8
 8001e04:	08018cfc 	.word	0x08018cfc

08001e08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b096      	sub	sp, #88	@ 0x58
 8001e0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e0e:	f107 0314 	add.w	r3, r7, #20
 8001e12:	2244      	movs	r2, #68	@ 0x44
 8001e14:	2100      	movs	r1, #0
 8001e16:	4618      	mov	r0, r3
 8001e18:	f013 faa7 	bl	801536a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	60da      	str	r2, [r3, #12]
 8001e28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001e2a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001e2e:	f007 f8f1 	bl	8009014 <HAL_PWREx_ControlVoltageScaling>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001e38:	f000 f84e 	bl	8001ed8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8001e3c:	232a      	movs	r3, #42	@ 0x2a
 8001e3e:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e44:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001e46:	2301      	movs	r3, #1
 8001e48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e4a:	2310      	movs	r3, #16
 8001e4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e52:	2302      	movs	r3, #2
 8001e54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e56:	2302      	movs	r3, #2
 8001e58:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001e5e:	230a      	movs	r3, #10
 8001e60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001e62:	2307      	movs	r3, #7
 8001e64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e66:	2302      	movs	r3, #2
 8001e68:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e6e:	f107 0314 	add.w	r3, r7, #20
 8001e72:	4618      	mov	r0, r3
 8001e74:	f007 f934 	bl	80090e0 <HAL_RCC_OscConfig>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001e7e:	f000 f82b 	bl	8001ed8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e82:	230f      	movs	r3, #15
 8001e84:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e86:	2303      	movs	r3, #3
 8001e88:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e96:	463b      	mov	r3, r7
 8001e98:	2104      	movs	r1, #4
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f007 fd34 	bl	8009908 <HAL_RCC_ClockConfig>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001ea6:	f000 f817 	bl	8001ed8 <Error_Handler>
  }
}
 8001eaa:	bf00      	nop
 8001eac:	3758      	adds	r7, #88	@ 0x58
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a04      	ldr	r2, [pc, #16]	@ (8001ed4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d101      	bne.n	8001eca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001ec6:	f003 f89b 	bl	8005000 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40012c00 	.word	0x40012c00

08001ed8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001edc:	b672      	cpsid	i
}
 8001ede:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <Error_Handler+0x8>

08001ee4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ee8:	4b10      	ldr	r3, [pc, #64]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001eea:	4a11      	ldr	r2, [pc, #68]	@ (8001f30 <MX_RTC_Init+0x4c>)
 8001eec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001eee:	4b0f      	ldr	r3, [pc, #60]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001ef6:	227f      	movs	r2, #127	@ 0x7f
 8001ef8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001efc:	22ff      	movs	r2, #255	@ 0xff
 8001efe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f00:	4b0a      	ldr	r3, [pc, #40]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f0c:	4b07      	ldr	r3, [pc, #28]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f12:	4b06      	ldr	r3, [pc, #24]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f18:	4804      	ldr	r0, [pc, #16]	@ (8001f2c <MX_RTC_Init+0x48>)
 8001f1a:	f008 fa33 	bl	800a384 <HAL_RTC_Init>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8001f24:	f7ff ffd8 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001f28:	bf00      	nop
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	20000874 	.word	0x20000874
 8001f30:	40002800 	.word	0x40002800

08001f34 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b098      	sub	sp, #96	@ 0x60
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f3c:	f107 030c 	add.w	r3, r7, #12
 8001f40:	2254      	movs	r2, #84	@ 0x54
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f013 fa10 	bl	801536a <memset>
  if(rtcHandle->Instance==RTC)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f8c <HAL_RTC_MspInit+0x58>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d117      	bne.n	8001f84 <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f58:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001f5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f60:	f107 030c 	add.w	r3, r7, #12
 8001f64:	4618      	mov	r0, r3
 8001f66:	f007 ff25 	bl	8009db4 <HAL_RCCEx_PeriphCLKConfig>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001f70:	f7ff ffb2 	bl	8001ed8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <HAL_RTC_MspInit+0x5c>)
 8001f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f7a:	4a05      	ldr	r2, [pc, #20]	@ (8001f90 <HAL_RTC_MspInit+0x5c>)
 8001f7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001f84:	bf00      	nop
 8001f86:	3760      	adds	r7, #96	@ 0x60
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40002800 	.word	0x40002800
 8001f90:	40021000 	.word	0x40021000

08001f94 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001f98:	4b1b      	ldr	r3, [pc, #108]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800200c <MX_SPI1_Init+0x78>)
 8001f9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fa0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001fa4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fa6:	4b18      	ldr	r3, [pc, #96]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fac:	4b16      	ldr	r3, [pc, #88]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001fb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fb4:	4b14      	ldr	r3, [pc, #80]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fba:	4b13      	ldr	r3, [pc, #76]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001fc0:	4b11      	ldr	r3, [pc, #68]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fca:	2208      	movs	r2, #8
 8001fcc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fce:	4b0e      	ldr	r3, [pc, #56]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fda:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001fe0:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fe2:	2207      	movs	r2, #7
 8001fe4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001fe6:	4b08      	ldr	r3, [pc, #32]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001fec:	4b06      	ldr	r3, [pc, #24]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001fee:	2208      	movs	r2, #8
 8001ff0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ff2:	4805      	ldr	r0, [pc, #20]	@ (8002008 <MX_SPI1_Init+0x74>)
 8001ff4:	f008 fc64 	bl	800a8c0 <HAL_SPI_Init>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001ffe:	f7ff ff6b 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000898 	.word	0x20000898
 800200c:	40013000 	.word	0x40013000

08002010 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	@ 0x28
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a40      	ldr	r2, [pc, #256]	@ (8002130 <HAL_SPI_MspInit+0x120>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d17a      	bne.n	8002128 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002032:	4b40      	ldr	r3, [pc, #256]	@ (8002134 <HAL_SPI_MspInit+0x124>)
 8002034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002036:	4a3f      	ldr	r2, [pc, #252]	@ (8002134 <HAL_SPI_MspInit+0x124>)
 8002038:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800203c:	6613      	str	r3, [r2, #96]	@ 0x60
 800203e:	4b3d      	ldr	r3, [pc, #244]	@ (8002134 <HAL_SPI_MspInit+0x124>)
 8002040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002042:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204a:	4b3a      	ldr	r3, [pc, #232]	@ (8002134 <HAL_SPI_MspInit+0x124>)
 800204c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204e:	4a39      	ldr	r2, [pc, #228]	@ (8002134 <HAL_SPI_MspInit+0x124>)
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002056:	4b37      	ldr	r3, [pc, #220]	@ (8002134 <HAL_SPI_MspInit+0x124>)
 8002058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002062:	23e0      	movs	r3, #224	@ 0xe0
 8002064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	2302      	movs	r3, #2
 8002068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206e:	2303      	movs	r3, #3
 8002070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002072:	2305      	movs	r3, #5
 8002074:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002076:	f107 0314 	add.w	r3, r7, #20
 800207a:	4619      	mov	r1, r3
 800207c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002080:	f004 fbc4 	bl	800680c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002084:	4b2c      	ldr	r3, [pc, #176]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 8002086:	4a2d      	ldr	r2, [pc, #180]	@ (800213c <HAL_SPI_MspInit+0x12c>)
 8002088:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 800208a:	4b2b      	ldr	r3, [pc, #172]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 800208c:	2201      	movs	r2, #1
 800208e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002090:	4b29      	ldr	r3, [pc, #164]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002096:	4b28      	ldr	r3, [pc, #160]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 8002098:	2200      	movs	r2, #0
 800209a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800209c:	4b26      	ldr	r3, [pc, #152]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 800209e:	2280      	movs	r2, #128	@ 0x80
 80020a0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020a2:	4b25      	ldr	r3, [pc, #148]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020a8:	4b23      	ldr	r3, [pc, #140]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80020ae:	4b22      	ldr	r3, [pc, #136]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80020b4:	4b20      	ldr	r3, [pc, #128]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80020ba:	481f      	ldr	r0, [pc, #124]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020bc:	f004 f964 	bl	8006388 <HAL_DMA_Init>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 80020c6:	f7ff ff07 	bl	8001ed8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80020d0:	4a19      	ldr	r2, [pc, #100]	@ (8002138 <HAL_SPI_MspInit+0x128>)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80020d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020d8:	4a1a      	ldr	r2, [pc, #104]	@ (8002144 <HAL_SPI_MspInit+0x134>)
 80020da:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80020dc:	4b18      	ldr	r3, [pc, #96]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020de:	2201      	movs	r2, #1
 80020e0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020e2:	4b17      	ldr	r3, [pc, #92]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020e4:	2210      	movs	r2, #16
 80020e6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e8:	4b15      	ldr	r3, [pc, #84]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80020ee:	4b14      	ldr	r3, [pc, #80]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020f0:	2280      	movs	r2, #128	@ 0x80
 80020f2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020fa:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002100:	4b0f      	ldr	r3, [pc, #60]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 8002102:	2200      	movs	r2, #0
 8002104:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002106:	4b0e      	ldr	r3, [pc, #56]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 8002108:	2200      	movs	r2, #0
 800210a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800210c:	480c      	ldr	r0, [pc, #48]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 800210e:	f004 f93b 	bl	8006388 <HAL_DMA_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8002118:	f7ff fede 	bl	8001ed8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a08      	ldr	r2, [pc, #32]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 8002120:	655a      	str	r2, [r3, #84]	@ 0x54
 8002122:	4a07      	ldr	r2, [pc, #28]	@ (8002140 <HAL_SPI_MspInit+0x130>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	@ 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40013000 	.word	0x40013000
 8002134:	40021000 	.word	0x40021000
 8002138:	200008fc 	.word	0x200008fc
 800213c:	4002001c 	.word	0x4002001c
 8002140:	20000944 	.word	0x20000944
 8002144:	40020030 	.word	0x40020030

08002148 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
	...

08002158 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af04      	add	r7, sp, #16
 800215e:	4603      	mov	r3, r0
 8002160:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002162:	f04f 33ff 	mov.w	r3, #4294967295
 8002166:	9302      	str	r3, [sp, #8]
 8002168:	2301      	movs	r3, #1
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	1dfb      	adds	r3, r7, #7
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	2301      	movs	r3, #1
 8002172:	2200      	movs	r2, #0
 8002174:	2178      	movs	r1, #120	@ 0x78
 8002176:	4803      	ldr	r0, [pc, #12]	@ (8002184 <ssd1306_WriteCommand+0x2c>)
 8002178:	f004 fd98 	bl	8006cac <HAL_I2C_Mem_Write>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	2000068c 	.word	0x2000068c

08002188 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af04      	add	r7, sp, #16
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	b29b      	uxth	r3, r3
 8002196:	f04f 32ff 	mov.w	r2, #4294967295
 800219a:	9202      	str	r2, [sp, #8]
 800219c:	9301      	str	r3, [sp, #4]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	2301      	movs	r3, #1
 80021a4:	2240      	movs	r2, #64	@ 0x40
 80021a6:	2178      	movs	r1, #120	@ 0x78
 80021a8:	4803      	ldr	r0, [pc, #12]	@ (80021b8 <ssd1306_WriteData+0x30>)
 80021aa:	f004 fd7f 	bl	8006cac <HAL_I2C_Mem_Write>
}
 80021ae:	bf00      	nop
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	2000068c 	.word	0x2000068c

080021bc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80021c0:	f7ff ffc2 	bl	8002148 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80021c4:	2064      	movs	r0, #100	@ 0x64
 80021c6:	f002 ff3b 	bl	8005040 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80021ca:	2000      	movs	r0, #0
 80021cc:	f000 facc 	bl	8002768 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80021d0:	2020      	movs	r0, #32
 80021d2:	f7ff ffc1 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80021d6:	2000      	movs	r0, #0
 80021d8:	f7ff ffbe 	bl	8002158 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80021dc:	20b0      	movs	r0, #176	@ 0xb0
 80021de:	f7ff ffbb 	bl	8002158 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80021e2:	20c8      	movs	r0, #200	@ 0xc8
 80021e4:	f7ff ffb8 	bl	8002158 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80021e8:	2000      	movs	r0, #0
 80021ea:	f7ff ffb5 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80021ee:	2010      	movs	r0, #16
 80021f0:	f7ff ffb2 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80021f4:	2040      	movs	r0, #64	@ 0x40
 80021f6:	f7ff ffaf 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80021fa:	20ff      	movs	r0, #255	@ 0xff
 80021fc:	f000 faa0 	bl	8002740 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002200:	20a1      	movs	r0, #161	@ 0xa1
 8002202:	f7ff ffa9 	bl	8002158 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002206:	20a6      	movs	r0, #166	@ 0xa6
 8002208:	f7ff ffa6 	bl	8002158 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800220c:	20a8      	movs	r0, #168	@ 0xa8
 800220e:	f7ff ffa3 	bl	8002158 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002212:	203f      	movs	r0, #63	@ 0x3f
 8002214:	f7ff ffa0 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002218:	20a4      	movs	r0, #164	@ 0xa4
 800221a:	f7ff ff9d 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800221e:	20d3      	movs	r0, #211	@ 0xd3
 8002220:	f7ff ff9a 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002224:	2000      	movs	r0, #0
 8002226:	f7ff ff97 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800222a:	20d5      	movs	r0, #213	@ 0xd5
 800222c:	f7ff ff94 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002230:	20f0      	movs	r0, #240	@ 0xf0
 8002232:	f7ff ff91 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002236:	20d9      	movs	r0, #217	@ 0xd9
 8002238:	f7ff ff8e 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800223c:	2022      	movs	r0, #34	@ 0x22
 800223e:	f7ff ff8b 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002242:	20da      	movs	r0, #218	@ 0xda
 8002244:	f7ff ff88 	bl	8002158 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002248:	2012      	movs	r0, #18
 800224a:	f7ff ff85 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800224e:	20db      	movs	r0, #219	@ 0xdb
 8002250:	f7ff ff82 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002254:	2020      	movs	r0, #32
 8002256:	f7ff ff7f 	bl	8002158 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800225a:	208d      	movs	r0, #141	@ 0x8d
 800225c:	f7ff ff7c 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002260:	2014      	movs	r0, #20
 8002262:	f7ff ff79 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002266:	2001      	movs	r0, #1
 8002268:	f000 fa7e 	bl	8002768 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800226c:	2000      	movs	r0, #0
 800226e:	f000 f80f 	bl	8002290 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002272:	f000 f825 	bl	80022c0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002276:	4b05      	ldr	r3, [pc, #20]	@ (800228c <ssd1306_Init+0xd0>)
 8002278:	2200      	movs	r2, #0
 800227a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <ssd1306_Init+0xd0>)
 800227e:	2200      	movs	r2, #0
 8002280:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002282:	4b02      	ldr	r3, [pc, #8]	@ (800228c <ssd1306_Init+0xd0>)
 8002284:	2201      	movs	r2, #1
 8002286:	711a      	strb	r2, [r3, #4]
}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000d8c 	.word	0x20000d8c

08002290 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d101      	bne.n	80022a4 <ssd1306_Fill+0x14>
 80022a0:	2300      	movs	r3, #0
 80022a2:	e000      	b.n	80022a6 <ssd1306_Fill+0x16>
 80022a4:	23ff      	movs	r3, #255	@ 0xff
 80022a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022aa:	4619      	mov	r1, r3
 80022ac:	4803      	ldr	r0, [pc, #12]	@ (80022bc <ssd1306_Fill+0x2c>)
 80022ae:	f013 f85c 	bl	801536a <memset>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	2000098c 	.word	0x2000098c

080022c0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022c6:	2300      	movs	r3, #0
 80022c8:	71fb      	strb	r3, [r7, #7]
 80022ca:	e016      	b.n	80022fa <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	3b50      	subs	r3, #80	@ 0x50
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff ff40 	bl	8002158 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80022d8:	2000      	movs	r0, #0
 80022da:	f7ff ff3d 	bl	8002158 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80022de:	2010      	movs	r0, #16
 80022e0:	f7ff ff3a 	bl	8002158 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80022e4:	79fb      	ldrb	r3, [r7, #7]
 80022e6:	01db      	lsls	r3, r3, #7
 80022e8:	4a08      	ldr	r2, [pc, #32]	@ (800230c <ssd1306_UpdateScreen+0x4c>)
 80022ea:	4413      	add	r3, r2
 80022ec:	2180      	movs	r1, #128	@ 0x80
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff ff4a 	bl	8002188 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	3301      	adds	r3, #1
 80022f8:	71fb      	strb	r3, [r7, #7]
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	2b07      	cmp	r3, #7
 80022fe:	d9e5      	bls.n	80022cc <ssd1306_UpdateScreen+0xc>
    }
}
 8002300:	bf00      	nop
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	2000098c 	.word	0x2000098c

08002310 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	4603      	mov	r3, r0
 8002318:	71fb      	strb	r3, [r7, #7]
 800231a:	460b      	mov	r3, r1
 800231c:	71bb      	strb	r3, [r7, #6]
 800231e:	4613      	mov	r3, r2
 8002320:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002326:	2b00      	cmp	r3, #0
 8002328:	db3d      	blt.n	80023a6 <ssd1306_DrawPixel+0x96>
 800232a:	79bb      	ldrb	r3, [r7, #6]
 800232c:	2b3f      	cmp	r3, #63	@ 0x3f
 800232e:	d83a      	bhi.n	80023a6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002330:	797b      	ldrb	r3, [r7, #5]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d11a      	bne.n	800236c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002336:	79fa      	ldrb	r2, [r7, #7]
 8002338:	79bb      	ldrb	r3, [r7, #6]
 800233a:	08db      	lsrs	r3, r3, #3
 800233c:	b2d8      	uxtb	r0, r3
 800233e:	4603      	mov	r3, r0
 8002340:	01db      	lsls	r3, r3, #7
 8002342:	4413      	add	r3, r2
 8002344:	4a1b      	ldr	r2, [pc, #108]	@ (80023b4 <ssd1306_DrawPixel+0xa4>)
 8002346:	5cd3      	ldrb	r3, [r2, r3]
 8002348:	b25a      	sxtb	r2, r3
 800234a:	79bb      	ldrb	r3, [r7, #6]
 800234c:	f003 0307 	and.w	r3, r3, #7
 8002350:	2101      	movs	r1, #1
 8002352:	fa01 f303 	lsl.w	r3, r1, r3
 8002356:	b25b      	sxtb	r3, r3
 8002358:	4313      	orrs	r3, r2
 800235a:	b259      	sxtb	r1, r3
 800235c:	79fa      	ldrb	r2, [r7, #7]
 800235e:	4603      	mov	r3, r0
 8002360:	01db      	lsls	r3, r3, #7
 8002362:	4413      	add	r3, r2
 8002364:	b2c9      	uxtb	r1, r1
 8002366:	4a13      	ldr	r2, [pc, #76]	@ (80023b4 <ssd1306_DrawPixel+0xa4>)
 8002368:	54d1      	strb	r1, [r2, r3]
 800236a:	e01d      	b.n	80023a8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800236c:	79fa      	ldrb	r2, [r7, #7]
 800236e:	79bb      	ldrb	r3, [r7, #6]
 8002370:	08db      	lsrs	r3, r3, #3
 8002372:	b2d8      	uxtb	r0, r3
 8002374:	4603      	mov	r3, r0
 8002376:	01db      	lsls	r3, r3, #7
 8002378:	4413      	add	r3, r2
 800237a:	4a0e      	ldr	r2, [pc, #56]	@ (80023b4 <ssd1306_DrawPixel+0xa4>)
 800237c:	5cd3      	ldrb	r3, [r2, r3]
 800237e:	b25a      	sxtb	r2, r3
 8002380:	79bb      	ldrb	r3, [r7, #6]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	2101      	movs	r1, #1
 8002388:	fa01 f303 	lsl.w	r3, r1, r3
 800238c:	b25b      	sxtb	r3, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	b25b      	sxtb	r3, r3
 8002392:	4013      	ands	r3, r2
 8002394:	b259      	sxtb	r1, r3
 8002396:	79fa      	ldrb	r2, [r7, #7]
 8002398:	4603      	mov	r3, r0
 800239a:	01db      	lsls	r3, r3, #7
 800239c:	4413      	add	r3, r2
 800239e:	b2c9      	uxtb	r1, r1
 80023a0:	4a04      	ldr	r2, [pc, #16]	@ (80023b4 <ssd1306_DrawPixel+0xa4>)
 80023a2:	54d1      	strb	r1, [r2, r3]
 80023a4:	e000      	b.n	80023a8 <ssd1306_DrawPixel+0x98>
        return;
 80023a6:	bf00      	nop
    }
}
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	2000098c 	.word	0x2000098c

080023b8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80023b8:	b590      	push	{r4, r7, lr}
 80023ba:	b089      	sub	sp, #36	@ 0x24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4604      	mov	r4, r0
 80023c0:	1d38      	adds	r0, r7, #4
 80023c2:	e880 0006 	stmia.w	r0, {r1, r2}
 80023c6:	461a      	mov	r2, r3
 80023c8:	4623      	mov	r3, r4
 80023ca:	73fb      	strb	r3, [r7, #15]
 80023cc:	4613      	mov	r3, r2
 80023ce:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
 80023d2:	2b1f      	cmp	r3, #31
 80023d4:	d902      	bls.n	80023dc <ssd1306_WriteChar+0x24>
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	2b7e      	cmp	r3, #126	@ 0x7e
 80023da:	d901      	bls.n	80023e0 <ssd1306_WriteChar+0x28>
        return 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	e06c      	b.n	80024ba <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80023e0:	4b38      	ldr	r3, [pc, #224]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 80023e2:	881b      	ldrh	r3, [r3, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	793b      	ldrb	r3, [r7, #4]
 80023e8:	4413      	add	r3, r2
 80023ea:	2b80      	cmp	r3, #128	@ 0x80
 80023ec:	dc06      	bgt.n	80023fc <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80023ee:	4b35      	ldr	r3, [pc, #212]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 80023f0:	885b      	ldrh	r3, [r3, #2]
 80023f2:	461a      	mov	r2, r3
 80023f4:	797b      	ldrb	r3, [r7, #5]
 80023f6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80023f8:	2b40      	cmp	r3, #64	@ 0x40
 80023fa:	dd01      	ble.n	8002400 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80023fc:	2300      	movs	r3, #0
 80023fe:	e05c      	b.n	80024ba <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002400:	2300      	movs	r3, #0
 8002402:	61fb      	str	r3, [r7, #28]
 8002404:	e04c      	b.n	80024a0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	3b20      	subs	r3, #32
 800240c:	7979      	ldrb	r1, [r7, #5]
 800240e:	fb01 f303 	mul.w	r3, r1, r3
 8002412:	4619      	mov	r1, r3
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	440b      	add	r3, r1
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	4413      	add	r3, r2
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002420:	2300      	movs	r3, #0
 8002422:	61bb      	str	r3, [r7, #24]
 8002424:	e034      	b.n	8002490 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d012      	beq.n	800245c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002436:	4b23      	ldr	r3, [pc, #140]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	b2da      	uxtb	r2, r3
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	b2db      	uxtb	r3, r3
 8002440:	4413      	add	r3, r2
 8002442:	b2d8      	uxtb	r0, r3
 8002444:	4b1f      	ldr	r3, [pc, #124]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 8002446:	885b      	ldrh	r3, [r3, #2]
 8002448:	b2da      	uxtb	r2, r3
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	4413      	add	r3, r2
 8002450:	b2db      	uxtb	r3, r3
 8002452:	7bba      	ldrb	r2, [r7, #14]
 8002454:	4619      	mov	r1, r3
 8002456:	f7ff ff5b 	bl	8002310 <ssd1306_DrawPixel>
 800245a:	e016      	b.n	800248a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800245c:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b2da      	uxtb	r2, r3
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	4413      	add	r3, r2
 8002468:	b2d8      	uxtb	r0, r3
 800246a:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 800246c:	885b      	ldrh	r3, [r3, #2]
 800246e:	b2da      	uxtb	r2, r3
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	4413      	add	r3, r2
 8002476:	b2d9      	uxtb	r1, r3
 8002478:	7bbb      	ldrb	r3, [r7, #14]
 800247a:	2b00      	cmp	r3, #0
 800247c:	bf0c      	ite	eq
 800247e:	2301      	moveq	r3, #1
 8002480:	2300      	movne	r3, #0
 8002482:	b2db      	uxtb	r3, r3
 8002484:	461a      	mov	r2, r3
 8002486:	f7ff ff43 	bl	8002310 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	3301      	adds	r3, #1
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	793b      	ldrb	r3, [r7, #4]
 8002492:	461a      	mov	r2, r3
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	4293      	cmp	r3, r2
 8002498:	d3c5      	bcc.n	8002426 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	3301      	adds	r3, #1
 800249e:	61fb      	str	r3, [r7, #28]
 80024a0:	797b      	ldrb	r3, [r7, #5]
 80024a2:	461a      	mov	r2, r3
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d3ad      	bcc.n	8002406 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80024aa:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 80024ac:	881b      	ldrh	r3, [r3, #0]
 80024ae:	793a      	ldrb	r2, [r7, #4]
 80024b0:	4413      	add	r3, r2
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <ssd1306_WriteChar+0x10c>)
 80024b6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	3724      	adds	r7, #36	@ 0x24
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd90      	pop	{r4, r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000d8c 	.word	0x20000d8c

080024c8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	1d38      	adds	r0, r7, #4
 80024d2:	e880 0006 	stmia.w	r0, {r1, r2}
 80024d6:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 80024d8:	e012      	b.n	8002500 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	7818      	ldrb	r0, [r3, #0]
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	1d3a      	adds	r2, r7, #4
 80024e2:	ca06      	ldmia	r2, {r1, r2}
 80024e4:	f7ff ff68 	bl	80023b8 <ssd1306_WriteChar>
 80024e8:	4603      	mov	r3, r0
 80024ea:	461a      	mov	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d002      	beq.n	80024fa <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	781b      	ldrb	r3, [r3, #0]
 80024f8:	e008      	b.n	800250c <ssd1306_WriteString+0x44>
        }
        str++;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	3301      	adds	r3, #1
 80024fe:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e8      	bne.n	80024da <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	781b      	ldrb	r3, [r3, #0]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	460a      	mov	r2, r1
 800251e:	71fb      	strb	r3, [r7, #7]
 8002520:	4613      	mov	r3, r2
 8002522:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	b29a      	uxth	r2, r3
 8002528:	4b05      	ldr	r3, [pc, #20]	@ (8002540 <ssd1306_SetCursor+0x2c>)
 800252a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800252c:	79bb      	ldrb	r3, [r7, #6]
 800252e:	b29a      	uxth	r2, r3
 8002530:	4b03      	ldr	r3, [pc, #12]	@ (8002540 <ssd1306_SetCursor+0x2c>)
 8002532:	805a      	strh	r2, [r3, #2]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	20000d8c 	.word	0x20000d8c

08002544 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002544:	b590      	push	{r4, r7, lr}
 8002546:	b089      	sub	sp, #36	@ 0x24
 8002548:	af00      	add	r7, sp, #0
 800254a:	4604      	mov	r4, r0
 800254c:	4608      	mov	r0, r1
 800254e:	4611      	mov	r1, r2
 8002550:	461a      	mov	r2, r3
 8002552:	4623      	mov	r3, r4
 8002554:	71fb      	strb	r3, [r7, #7]
 8002556:	4603      	mov	r3, r0
 8002558:	71bb      	strb	r3, [r7, #6]
 800255a:	460b      	mov	r3, r1
 800255c:	717b      	strb	r3, [r7, #5]
 800255e:	4613      	mov	r3, r2
 8002560:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002562:	797a      	ldrb	r2, [r7, #5]
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	bfb8      	it	lt
 800256c:	425b      	neglt	r3, r3
 800256e:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002570:	793a      	ldrb	r2, [r7, #4]
 8002572:	79bb      	ldrb	r3, [r7, #6]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	bfb8      	it	lt
 800257a:	425b      	neglt	r3, r3
 800257c:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 800257e:	79fa      	ldrb	r2, [r7, #7]
 8002580:	797b      	ldrb	r3, [r7, #5]
 8002582:	429a      	cmp	r2, r3
 8002584:	d201      	bcs.n	800258a <ssd1306_Line+0x46>
 8002586:	2301      	movs	r3, #1
 8002588:	e001      	b.n	800258e <ssd1306_Line+0x4a>
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
 800258e:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002590:	79ba      	ldrb	r2, [r7, #6]
 8002592:	793b      	ldrb	r3, [r7, #4]
 8002594:	429a      	cmp	r2, r3
 8002596:	d201      	bcs.n	800259c <ssd1306_Line+0x58>
 8002598:	2301      	movs	r3, #1
 800259a:	e001      	b.n	80025a0 <ssd1306_Line+0x5c>
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
 80025a0:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 80025a2:	69ba      	ldr	r2, [r7, #24]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 80025aa:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80025ae:	7939      	ldrb	r1, [r7, #4]
 80025b0:	797b      	ldrb	r3, [r7, #5]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff feac 	bl	8002310 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 80025b8:	e024      	b.n	8002604 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 80025ba:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80025be:	79b9      	ldrb	r1, [r7, #6]
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff fea4 	bl	8002310 <ssd1306_DrawPixel>
        error2 = error * 2;
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	425b      	negs	r3, r3
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	dd08      	ble.n	80025ea <ssd1306_Line+0xa6>
            error -= deltaY;
 80025d8:	69fa      	ldr	r2, [r7, #28]
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	b2da      	uxtb	r2, r3
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	4413      	add	r3, r2
 80025e8:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	da08      	bge.n	8002604 <ssd1306_Line+0xc0>
            error += deltaX;
 80025f2:	69fa      	ldr	r2, [r7, #28]
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	4413      	add	r3, r2
 80025f8:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	79bb      	ldrb	r3, [r7, #6]
 8002600:	4413      	add	r3, r2
 8002602:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002604:	79fa      	ldrb	r2, [r7, #7]
 8002606:	797b      	ldrb	r3, [r7, #5]
 8002608:	429a      	cmp	r2, r3
 800260a:	d1d6      	bne.n	80025ba <ssd1306_Line+0x76>
 800260c:	79ba      	ldrb	r2, [r7, #6]
 800260e:	793b      	ldrb	r3, [r7, #4]
 8002610:	429a      	cmp	r2, r3
 8002612:	d1d2      	bne.n	80025ba <ssd1306_Line+0x76>
        }
    }
    return;
 8002614:	bf00      	nop
}
 8002616:	3724      	adds	r7, #36	@ 0x24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd90      	pop	{r4, r7, pc}

0800261c <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800261c:	b590      	push	{r4, r7, lr}
 800261e:	b085      	sub	sp, #20
 8002620:	af02      	add	r7, sp, #8
 8002622:	4604      	mov	r4, r0
 8002624:	4608      	mov	r0, r1
 8002626:	4611      	mov	r1, r2
 8002628:	461a      	mov	r2, r3
 800262a:	4623      	mov	r3, r4
 800262c:	71fb      	strb	r3, [r7, #7]
 800262e:	4603      	mov	r3, r0
 8002630:	71bb      	strb	r3, [r7, #6]
 8002632:	460b      	mov	r3, r1
 8002634:	717b      	strb	r3, [r7, #5]
 8002636:	4613      	mov	r3, r2
 8002638:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 800263a:	79bc      	ldrb	r4, [r7, #6]
 800263c:	797a      	ldrb	r2, [r7, #5]
 800263e:	79b9      	ldrb	r1, [r7, #6]
 8002640:	79f8      	ldrb	r0, [r7, #7]
 8002642:	7e3b      	ldrb	r3, [r7, #24]
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	4623      	mov	r3, r4
 8002648:	f7ff ff7c 	bl	8002544 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 800264c:	793c      	ldrb	r4, [r7, #4]
 800264e:	797a      	ldrb	r2, [r7, #5]
 8002650:	79b9      	ldrb	r1, [r7, #6]
 8002652:	7978      	ldrb	r0, [r7, #5]
 8002654:	7e3b      	ldrb	r3, [r7, #24]
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	4623      	mov	r3, r4
 800265a:	f7ff ff73 	bl	8002544 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 800265e:	793c      	ldrb	r4, [r7, #4]
 8002660:	79fa      	ldrb	r2, [r7, #7]
 8002662:	7939      	ldrb	r1, [r7, #4]
 8002664:	7978      	ldrb	r0, [r7, #5]
 8002666:	7e3b      	ldrb	r3, [r7, #24]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	4623      	mov	r3, r4
 800266c:	f7ff ff6a 	bl	8002544 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002670:	79bc      	ldrb	r4, [r7, #6]
 8002672:	79fa      	ldrb	r2, [r7, #7]
 8002674:	7939      	ldrb	r1, [r7, #4]
 8002676:	79f8      	ldrb	r0, [r7, #7]
 8002678:	7e3b      	ldrb	r3, [r7, #24]
 800267a:	9300      	str	r3, [sp, #0]
 800267c:	4623      	mov	r3, r4
 800267e:	f7ff ff61 	bl	8002544 <ssd1306_Line>

    return;
 8002682:	bf00      	nop
}
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	bd90      	pop	{r4, r7, pc}

0800268a <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800268a:	b580      	push	{r7, lr}
 800268c:	b084      	sub	sp, #16
 800268e:	af00      	add	r7, sp, #0
 8002690:	603a      	str	r2, [r7, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	4603      	mov	r3, r0
 8002696:	71fb      	strb	r3, [r7, #7]
 8002698:	460b      	mov	r3, r1
 800269a:	71bb      	strb	r3, [r7, #6]
 800269c:	4613      	mov	r3, r2
 800269e:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80026a0:	797b      	ldrb	r3, [r7, #5]
 80026a2:	3307      	adds	r3, #7
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	da00      	bge.n	80026aa <ssd1306_DrawBitmap+0x20>
 80026a8:	3307      	adds	r3, #7
 80026aa:	10db      	asrs	r3, r3, #3
 80026ac:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80026ae:	2300      	movs	r3, #0
 80026b0:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80026b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	db3e      	blt.n	8002738 <ssd1306_DrawBitmap+0xae>
 80026ba:	79bb      	ldrb	r3, [r7, #6]
 80026bc:	2b3f      	cmp	r3, #63	@ 0x3f
 80026be:	d83b      	bhi.n	8002738 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80026c0:	2300      	movs	r3, #0
 80026c2:	73bb      	strb	r3, [r7, #14]
 80026c4:	e033      	b.n	800272e <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80026c6:	2300      	movs	r3, #0
 80026c8:	737b      	strb	r3, [r7, #13]
 80026ca:	e026      	b.n	800271a <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80026cc:	7b7b      	ldrb	r3, [r7, #13]
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	73fb      	strb	r3, [r7, #15]
 80026dc:	e00d      	b.n	80026fa <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80026de:	7bbb      	ldrb	r3, [r7, #14]
 80026e0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80026e4:	fb02 f303 	mul.w	r3, r2, r3
 80026e8:	7b7a      	ldrb	r2, [r7, #13]
 80026ea:	08d2      	lsrs	r2, r2, #3
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	4413      	add	r3, r2
 80026f0:	461a      	mov	r2, r3
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	4413      	add	r3, r2
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80026fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	da08      	bge.n	8002714 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002702:	79fa      	ldrb	r2, [r7, #7]
 8002704:	7b7b      	ldrb	r3, [r7, #13]
 8002706:	4413      	add	r3, r2
 8002708:	b2db      	uxtb	r3, r3
 800270a:	7f3a      	ldrb	r2, [r7, #28]
 800270c:	79b9      	ldrb	r1, [r7, #6]
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff fdfe 	bl	8002310 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002714:	7b7b      	ldrb	r3, [r7, #13]
 8002716:	3301      	adds	r3, #1
 8002718:	737b      	strb	r3, [r7, #13]
 800271a:	7b7a      	ldrb	r2, [r7, #13]
 800271c:	797b      	ldrb	r3, [r7, #5]
 800271e:	429a      	cmp	r2, r3
 8002720:	d3d4      	bcc.n	80026cc <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002722:	7bbb      	ldrb	r3, [r7, #14]
 8002724:	3301      	adds	r3, #1
 8002726:	73bb      	strb	r3, [r7, #14]
 8002728:	79bb      	ldrb	r3, [r7, #6]
 800272a:	3301      	adds	r3, #1
 800272c:	71bb      	strb	r3, [r7, #6]
 800272e:	7bba      	ldrb	r2, [r7, #14]
 8002730:	7e3b      	ldrb	r3, [r7, #24]
 8002732:	429a      	cmp	r2, r3
 8002734:	d3c7      	bcc.n	80026c6 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002736:	e000      	b.n	800273a <ssd1306_DrawBitmap+0xb0>
        return;
 8002738:	bf00      	nop
}
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800274a:	2381      	movs	r3, #129	@ 0x81
 800274c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff fd01 	bl	8002158 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fcfd 	bl	8002158 <ssd1306_WriteCommand>
}
 800275e:	bf00      	nop
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
	...

08002768 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002772:	79fb      	ldrb	r3, [r7, #7]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d005      	beq.n	8002784 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002778:	23af      	movs	r3, #175	@ 0xaf
 800277a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800277c:	4b08      	ldr	r3, [pc, #32]	@ (80027a0 <ssd1306_SetDisplayOn+0x38>)
 800277e:	2201      	movs	r2, #1
 8002780:	715a      	strb	r2, [r3, #5]
 8002782:	e004      	b.n	800278e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002784:	23ae      	movs	r3, #174	@ 0xae
 8002786:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <ssd1306_SetDisplayOn+0x38>)
 800278a:	2200      	movs	r2, #0
 800278c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fce1 	bl	8002158 <ssd1306_WriteCommand>
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000d8c 	.word	0x20000d8c
 80027a4:	00000000 	.word	0x00000000

080027a8 <batterygauge>:
uint8_t ssd1306_GetDisplayOn() {
    return SSD1306.DisplayOn;
}


void batterygauge(float vbat,int x, int y,int currentsquare){
 80027a8:	b590      	push	{r4, r7, lr}
 80027aa:	b087      	sub	sp, #28
 80027ac:	af02      	add	r7, sp, #8
 80027ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80027b2:	60b8      	str	r0, [r7, #8]
 80027b4:	6079      	str	r1, [r7, #4]
 80027b6:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	b2db      	uxtb	r3, r3
 80027bc:	330f      	adds	r3, #15
 80027be:	b2d8      	uxtb	r0, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	3301      	adds	r3, #1
 80027c6:	b2d9      	uxtb	r1, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	330f      	adds	r3, #15
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	3305      	adds	r3, #5
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2401      	movs	r4, #1
 80027da:	9400      	str	r4, [sp, #0]
 80027dc:	f7ff feb2 	bl	8002544 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	3310      	adds	r3, #16
 80027e6:	b2d8      	uxtb	r0, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	3301      	adds	r3, #1
 80027ee:	b2d9      	uxtb	r1, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	3310      	adds	r3, #16
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	3305      	adds	r3, #5
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2401      	movs	r4, #1
 8002802:	9400      	str	r4, [sp, #0]
 8002804:	f7ff fe9e 	bl	8002544 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	b2d8      	uxtb	r0, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	b2d9      	uxtb	r1, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	330e      	adds	r3, #14
 8002816:	b2da      	uxtb	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	b2db      	uxtb	r3, r3
 800281c:	3306      	adds	r3, #6
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2401      	movs	r4, #1
 8002822:	9400      	str	r4, [sp, #0]
 8002824:	f7ff fefa 	bl	800261c <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8002828:	68f8      	ldr	r0, [r7, #12]
 800282a:	f7fd fe8d 	bl	8000548 <__aeabi_f2d>
 800282e:	a396      	add	r3, pc, #600	@ (adr r3, 8002a88 <batterygauge+0x2e0>)
 8002830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002834:	f7fe f95c 	bl	8000af0 <__aeabi_dcmple>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d02a      	beq.n	8002894 <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	3302      	adds	r3, #2
 8002844:	b2d8      	uxtb	r0, r3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	b2db      	uxtb	r3, r3
 800284a:	3302      	adds	r3, #2
 800284c:	b2d9      	uxtb	r1, r3
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	3303      	adds	r3, #3
 8002854:	b2da      	uxtb	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	3304      	adds	r3, #4
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2401      	movs	r4, #1
 8002860:	9400      	str	r4, [sp, #0]
 8002862:	f7ff fedb 	bl	800261c <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d113      	bne.n	8002894 <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	b2db      	uxtb	r3, r3
 8002870:	3302      	adds	r3, #2
 8002872:	b2d8      	uxtb	r0, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	b2db      	uxtb	r3, r3
 8002878:	3302      	adds	r3, #2
 800287a:	b2d9      	uxtb	r1, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	b2db      	uxtb	r3, r3
 8002880:	3303      	adds	r3, #3
 8002882:	b2da      	uxtb	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	3304      	adds	r3, #4
 800288a:	b2db      	uxtb	r3, r3
 800288c:	2401      	movs	r4, #1
 800288e:	9400      	str	r4, [sp, #0]
 8002890:	f7ff fec4 	bl	800261c <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f7fd fe57 	bl	8000548 <__aeabi_f2d>
 800289a:	a37b      	add	r3, pc, #492	@ (adr r3, 8002a88 <batterygauge+0x2e0>)
 800289c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a0:	f7fe f93a 	bl	8000b18 <__aeabi_dcmpgt>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d035      	beq.n	8002916 <batterygauge+0x16e>
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f7fd fe4c 	bl	8000548 <__aeabi_f2d>
 80028b0:	a377      	add	r3, pc, #476	@ (adr r3, 8002a90 <batterygauge+0x2e8>)
 80028b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b6:	f7fe f91b 	bl	8000af0 <__aeabi_dcmple>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d02a      	beq.n	8002916 <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	b2db      	uxtb	r3, r3
 80028c4:	3302      	adds	r3, #2
 80028c6:	b2d8      	uxtb	r0, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	3302      	adds	r3, #2
 80028ce:	b2d9      	uxtb	r1, r3
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	b2db      	uxtb	r3, r3
 80028d4:	3303      	adds	r3, #3
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	3304      	adds	r3, #4
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	2401      	movs	r4, #1
 80028e2:	9400      	str	r4, [sp, #0]
 80028e4:	f7ff fe9a 	bl	800261c <ssd1306_DrawRectangle>
		if(currentsquare==1){
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d113      	bne.n	8002916 <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	3305      	adds	r3, #5
 80028f4:	b2d8      	uxtb	r0, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	3302      	adds	r3, #2
 80028fc:	b2d9      	uxtb	r1, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	b2db      	uxtb	r3, r3
 8002902:	3306      	adds	r3, #6
 8002904:	b2da      	uxtb	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	3304      	adds	r3, #4
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2401      	movs	r4, #1
 8002910:	9400      	str	r4, [sp, #0]
 8002912:	f7ff fe83 	bl	800261c <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f7fd fe16 	bl	8000548 <__aeabi_f2d>
 800291c:	a35c      	add	r3, pc, #368	@ (adr r3, 8002a90 <batterygauge+0x2e8>)
 800291e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002922:	f7fe f8f9 	bl	8000b18 <__aeabi_dcmpgt>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d049      	beq.n	80029c0 <batterygauge+0x218>
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7fd fe0b 	bl	8000548 <__aeabi_f2d>
 8002932:	a359      	add	r3, pc, #356	@ (adr r3, 8002a98 <batterygauge+0x2f0>)
 8002934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002938:	f7fe f8da 	bl	8000af0 <__aeabi_dcmple>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d03e      	beq.n	80029c0 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	3302      	adds	r3, #2
 8002948:	b2d8      	uxtb	r0, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	b2db      	uxtb	r3, r3
 800294e:	3302      	adds	r3, #2
 8002950:	b2d9      	uxtb	r1, r3
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	b2db      	uxtb	r3, r3
 8002956:	3303      	adds	r3, #3
 8002958:	b2da      	uxtb	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	3304      	adds	r3, #4
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2401      	movs	r4, #1
 8002964:	9400      	str	r4, [sp, #0]
 8002966:	f7ff fe59 	bl	800261c <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	3305      	adds	r3, #5
 8002970:	b2d8      	uxtb	r0, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	b2db      	uxtb	r3, r3
 8002976:	3302      	adds	r3, #2
 8002978:	b2d9      	uxtb	r1, r3
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	b2db      	uxtb	r3, r3
 800297e:	3306      	adds	r3, #6
 8002980:	b2da      	uxtb	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	b2db      	uxtb	r3, r3
 8002986:	3304      	adds	r3, #4
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2401      	movs	r4, #1
 800298c:	9400      	str	r4, [sp, #0]
 800298e:	f7ff fe45 	bl	800261c <ssd1306_DrawRectangle>

		if(currentsquare==1){
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d113      	bne.n	80029c0 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	b2db      	uxtb	r3, r3
 800299c:	3308      	adds	r3, #8
 800299e:	b2d8      	uxtb	r0, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	3302      	adds	r3, #2
 80029a6:	b2d9      	uxtb	r1, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	3309      	adds	r3, #9
 80029ae:	b2da      	uxtb	r2, r3
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	3304      	adds	r3, #4
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2401      	movs	r4, #1
 80029ba:	9400      	str	r4, [sp, #0]
 80029bc:	f7ff fe2e 	bl	800261c <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f7fd fdc1 	bl	8000548 <__aeabi_f2d>
 80029c6:	a334      	add	r3, pc, #208	@ (adr r3, 8002a98 <batterygauge+0x2f0>)
 80029c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029cc:	f7fe f8a4 	bl	8000b18 <__aeabi_dcmpgt>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d100      	bne.n	80029d8 <batterygauge+0x230>
	}




}
 80029d6:	e052      	b.n	8002a7e <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	3302      	adds	r3, #2
 80029de:	b2d8      	uxtb	r0, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	3302      	adds	r3, #2
 80029e6:	b2d9      	uxtb	r1, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	3303      	adds	r3, #3
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	3304      	adds	r3, #4
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	2401      	movs	r4, #1
 80029fa:	9400      	str	r4, [sp, #0]
 80029fc:	f7ff fe0e 	bl	800261c <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	3305      	adds	r3, #5
 8002a06:	b2d8      	uxtb	r0, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	3302      	adds	r3, #2
 8002a0e:	b2d9      	uxtb	r1, r3
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	3306      	adds	r3, #6
 8002a16:	b2da      	uxtb	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2401      	movs	r4, #1
 8002a22:	9400      	str	r4, [sp, #0]
 8002a24:	f7ff fdfa 	bl	800261c <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	3308      	adds	r3, #8
 8002a2e:	b2d8      	uxtb	r0, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	3302      	adds	r3, #2
 8002a36:	b2d9      	uxtb	r1, r3
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	3309      	adds	r3, #9
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	3304      	adds	r3, #4
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2401      	movs	r4, #1
 8002a4a:	9400      	str	r4, [sp, #0]
 8002a4c:	f7ff fde6 	bl	800261c <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d113      	bne.n	8002a7e <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	330b      	adds	r3, #11
 8002a5c:	b2d8      	uxtb	r0, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	3302      	adds	r3, #2
 8002a64:	b2d9      	uxtb	r1, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	330c      	adds	r3, #12
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	3304      	adds	r3, #4
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2401      	movs	r4, #1
 8002a78:	9400      	str	r4, [sp, #0]
 8002a7a:	f7ff fdcf 	bl	800261c <ssd1306_DrawRectangle>
}
 8002a7e:	bf00      	nop
 8002a80:	3714      	adds	r7, #20
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd90      	pop	{r4, r7, pc}
 8002a86:	bf00      	nop
 8002a88:	9999999a 	.word	0x9999999a
 8002a8c:	400d9999 	.word	0x400d9999
 8002a90:	33333333 	.word	0x33333333
 8002a94:	400f3333 	.word	0x400f3333
 8002a98:	66666666 	.word	0x66666666
 8002a9c:	40106666 	.word	0x40106666

08002aa0 <StateMachine_Run>:
extern uint8_t bufferscreen[50];
extern AdcContext_t gAdc;


void StateMachine_Run(AppStateMachineContext *ctx,GNSS_StateHandle*gps,Buttons_t *buttons,AdcContext_t *gAdc)
{
 8002aa0:	b5b0      	push	{r4, r5, r7, lr}
 8002aa2:	b090      	sub	sp, #64	@ 0x40
 8002aa4:	af04      	add	r7, sp, #16
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
 8002aac:	603b      	str	r3, [r7, #0]
    ctx->flag_usb_mounted =(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_RESET) ? 0 : 1;
 8002aae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ab6:	f004 f813 	bl	8006ae0 <HAL_GPIO_ReadPin>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	bf14      	ite	ne
 8002ac0:	2301      	movne	r3, #1
 8002ac2:	2300      	moveq	r3, #0
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	71da      	strb	r2, [r3, #7]

    if (ctx->settimeen == 0) {
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	7b1b      	ldrb	r3, [r3, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d129      	bne.n	8002b28 <StateMachine_Run+0x88>
        ctx->settimeen = 1;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	731a      	strb	r2, [r3, #12]
        ctx->HR        = gps->hour;
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	73da      	strb	r2, [r3, #15]
        ctx->MINUTE    = gps->min;
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	739a      	strb	r2, [r3, #14]
        ctx->SEC       = gps->sec;
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	735a      	strb	r2, [r3, #13]
        ctx->JOURS     = gps->day;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	f893 2073 	ldrb.w	r2, [r3, #115]	@ 0x73
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	741a      	strb	r2, [r3, #16]
        ctx->MOIS      = gps->month;
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f893 2072 	ldrb.w	r2, [r3, #114]	@ 0x72
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	745a      	strb	r2, [r3, #17]
        ctx->ANNEE     =(uint16_t ) gps->year;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	f8b3 206e 	ldrh.w	r2, [r3, #110]	@ 0x6e
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	825a      	strh	r2, [r3, #18]
        set_time(ctx->HR, ctx->MINUTE, ctx->SEC);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	7bd8      	ldrb	r0, [r3, #15]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	7b99      	ldrb	r1, [r3, #14]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	7b5b      	ldrb	r3, [r3, #13]
 8002b22:	461a      	mov	r2, r3
 8002b24:	f001 f99c 	bl	8003e60 <set_time>
    }

    switch (ctx->state)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	f201 8180 	bhi.w	8003e32 <StateMachine_Run+0x1392>
 8002b32:	a201      	add	r2, pc, #4	@ (adr r2, 8002b38 <StateMachine_Run+0x98>)
 8002b34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b38:	08002b4d 	.word	0x08002b4d
 8002b3c:	08002e27 	.word	0x08002e27
 8002b40:	080032b5 	.word	0x080032b5
 8002b44:	08003791 	.word	0x08003791
 8002b48:	0800396f 	.word	0x0800396f
    /* --------------------------------------------------------------------- */
    /*                              STATE_SPEED                              */
    /* --------------------------------------------------------------------- */
    case STATE_SPEED:
    {
        ssd1306_Fill(Black);
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	f7ff fb9f 	bl	8002290 <ssd1306_Fill>

        /* Calcul vitmax + pace */
        if (gps->fgSpeed >= ctx->vitmax) {
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b66:	db04      	blt.n	8002b72 <StateMachine_Run+0xd2>
            ctx->vitmax = gps->fgSpeed;
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	609a      	str	r2, [r3, #8]
        }

        float pace = 0.0f;
 8002b72:	f04f 0300 	mov.w	r3, #0
 8002b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        float sec  = 0.0f;
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (gps->fgSpeed != 0.0f) {
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8002b84:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8c:	d01d      	beq.n	8002bca <StateMachine_Run+0x12a>
            pace = 1000.0f / (60.0f * gps->fgSpeed);
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8002b94:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8002e68 <StateMachine_Run+0x3c8>
 8002b98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b9c:	eddf 6ab3 	vldr	s13, [pc, #716]	@ 8002e6c <StateMachine_Run+0x3cc>
 8002ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ba4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
            sec  = (pace - floorf(pace)) * 60.0f;
 8002ba8:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002bac:	f016 f816 	bl	8018bdc <floorf>
 8002bb0:	eeb0 7a40 	vmov.f32	s14, s0
 8002bb4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002bb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002bbc:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8002e68 <StateMachine_Run+0x3c8>
 8002bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8002bc8:	e003      	b.n	8002bd2 <StateMachine_Run+0x132>
        } else {
            pace = 99.0f;
 8002bca:	4ba9      	ldr	r3, [pc, #676]	@ (8002e70 <StateMachine_Run+0x3d0>)
 8002bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            sec  = 59.0f;
 8002bce:	4ba9      	ldr	r3, [pc, #676]	@ (8002e74 <StateMachine_Run+0x3d4>)
 8002bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        float speed_kmh  = gps->fgSpeed * 3.6f;
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8002bd8:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8002e78 <StateMachine_Run+0x3d8>
 8002bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002be0:	edc7 7a06 	vstr	s15, [r7, #24]
        float vitmax_kmh = ctx->vitmax * 3.6f;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	edd3 7a02 	vldr	s15, [r3, #8]
 8002bea:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8002e78 <StateMachine_Run+0x3d8>
 8002bee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bf2:	edc7 7a05 	vstr	s15, [r7, #20]

        switch (ctx->spdstate)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	785b      	ldrb	r3, [r3, #1]
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d078      	beq.n	8002cf0 <StateMachine_Run+0x250>
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	f300 80d7 	bgt.w	8002db2 <StateMachine_Run+0x312>
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d002      	beq.n	8002c0e <StateMachine_Run+0x16e>
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d039      	beq.n	8002c80 <StateMachine_Run+0x1e0>
 8002c0c:	e0d1      	b.n	8002db2 <StateMachine_Run+0x312>
        {
        case STATE_GROS:
            ssd1306_SetCursor(32, 32);
 8002c0e:	2120      	movs	r1, #32
 8002c10:	2020      	movs	r0, #32
 8002c12:	f7ff fc7f 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1f", speed_kmh);
 8002c16:	69b8      	ldr	r0, [r7, #24]
 8002c18:	f7fd fc96 	bl	8000548 <__aeabi_f2d>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	e9cd 2300 	strd	r2, r3, [sp]
 8002c24:	4a95      	ldr	r2, [pc, #596]	@ (8002e7c <StateMachine_Run+0x3dc>)
 8002c26:	210f      	movs	r1, #15
 8002c28:	4895      	ldr	r0, [pc, #596]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002c2a:	f012 fb03 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8002c2e:	4a95      	ldr	r2, [pc, #596]	@ (8002e84 <StateMachine_Run+0x3e4>)
 8002c30:	2301      	movs	r3, #1
 8002c32:	ca06      	ldmia	r2, {r1, r2}
 8002c34:	4892      	ldr	r0, [pc, #584]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002c36:	f7ff fc47 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 56);
 8002c3a:	2138      	movs	r1, #56	@ 0x38
 8002c3c:	2020      	movs	r0, #32
 8002c3e:	f7ff fc69 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 8002c42:	4a91      	ldr	r2, [pc, #580]	@ (8002e88 <StateMachine_Run+0x3e8>)
 8002c44:	2301      	movs	r3, #1
 8002c46:	ca06      	ldmia	r2, {r1, r2}
 8002c48:	4890      	ldr	r0, [pc, #576]	@ (8002e8c <StateMachine_Run+0x3ec>)
 8002c4a:	f7ff fc3d 	bl	80024c8 <ssd1306_WriteString>

            batterygauge(gAdc->vbat, 79, 57, 1);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	2139      	movs	r1, #57	@ 0x39
 8002c58:	204f      	movs	r0, #79	@ 0x4f
 8002c5a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c5e:	f7ff fda3 	bl	80027a8 <batterygauge>

            if (buttons->BTN_B >= 1) {
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	785b      	ldrb	r3, [r3, #1]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 80a7 	beq.w	8002dba <StateMachine_Run+0x31a>
                ctx->spdstate++;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	785b      	ldrb	r3, [r3, #1]
 8002c70:	3301      	adds	r3, #1
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	705a      	strb	r2, [r3, #1]
                buttons->BTN_B = 0;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	705a      	strb	r2, [r3, #1]
            }
            break;
 8002c7e:	e09c      	b.n	8002dba <StateMachine_Run+0x31a>

        case STATE_GROS1:
            ssd1306_SetCursor(32, 32);
 8002c80:	2120      	movs	r1, #32
 8002c82:	2020      	movs	r0, #32
 8002c84:	f7ff fc46 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1f", vitmax_kmh);
 8002c88:	6978      	ldr	r0, [r7, #20]
 8002c8a:	f7fd fc5d 	bl	8000548 <__aeabi_f2d>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	e9cd 2300 	strd	r2, r3, [sp]
 8002c96:	4a79      	ldr	r2, [pc, #484]	@ (8002e7c <StateMachine_Run+0x3dc>)
 8002c98:	210f      	movs	r1, #15
 8002c9a:	4879      	ldr	r0, [pc, #484]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002c9c:	f012 faca 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8002ca0:	4a78      	ldr	r2, [pc, #480]	@ (8002e84 <StateMachine_Run+0x3e4>)
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	ca06      	ldmia	r2, {r1, r2}
 8002ca6:	4876      	ldr	r0, [pc, #472]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002ca8:	f7ff fc0e 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 56);
 8002cac:	2138      	movs	r1, #56	@ 0x38
 8002cae:	2020      	movs	r0, #32
 8002cb0:	f7ff fc30 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("maxV", Font_6x8, White);
 8002cb4:	4a74      	ldr	r2, [pc, #464]	@ (8002e88 <StateMachine_Run+0x3e8>)
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	ca06      	ldmia	r2, {r1, r2}
 8002cba:	4875      	ldr	r0, [pc, #468]	@ (8002e90 <StateMachine_Run+0x3f0>)
 8002cbc:	f7ff fc04 	bl	80024c8 <ssd1306_WriteString>

            batterygauge(gAdc->vbat, 79, 57, 1);
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	2139      	movs	r1, #57	@ 0x39
 8002cca:	204f      	movs	r0, #79	@ 0x4f
 8002ccc:	eeb0 0a67 	vmov.f32	s0, s15
 8002cd0:	f7ff fd6a 	bl	80027a8 <batterygauge>

            if (buttons->BTN_B >= 1) {
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	785b      	ldrb	r3, [r3, #1]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d070      	beq.n	8002dbe <StateMachine_Run+0x31e>
                ctx->spdstate++;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	785b      	ldrb	r3, [r3, #1]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	b2da      	uxtb	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	705a      	strb	r2, [r3, #1]
                buttons->BTN_B = 0;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	705a      	strb	r2, [r3, #1]
            }
            break;
 8002cee:	e066      	b.n	8002dbe <StateMachine_Run+0x31e>

        case STATE_SUMMARY:
            ssd1306_SetCursor(32, 32);
 8002cf0:	2120      	movs	r1, #32
 8002cf2:	2020      	movs	r0, #32
 8002cf4:	f7ff fc0e 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.0fmin%0.0fs",floorf(pace), floorf(sec));
 8002cf8:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002cfc:	f015 ff6e 	bl	8018bdc <floorf>
 8002d00:	ee10 3a10 	vmov	r3, s0
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7fd fc1f 	bl	8000548 <__aeabi_f2d>
 8002d0a:	4604      	mov	r4, r0
 8002d0c:	460d      	mov	r5, r1
 8002d0e:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8002d12:	f015 ff63 	bl	8018bdc <floorf>
 8002d16:	ee10 3a10 	vmov	r3, s0
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fd fc14 	bl	8000548 <__aeabi_f2d>
 8002d20:	4602      	mov	r2, r0
 8002d22:	460b      	mov	r3, r1
 8002d24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d28:	e9cd 4500 	strd	r4, r5, [sp]
 8002d2c:	4a59      	ldr	r2, [pc, #356]	@ (8002e94 <StateMachine_Run+0x3f4>)
 8002d2e:	210f      	movs	r1, #15
 8002d30:	4853      	ldr	r0, [pc, #332]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002d32:	f012 fa7f 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8002d36:	4a58      	ldr	r2, [pc, #352]	@ (8002e98 <StateMachine_Run+0x3f8>)
 8002d38:	2301      	movs	r3, #1
 8002d3a:	ca06      	ldmia	r2, {r1, r2}
 8002d3c:	4850      	ldr	r0, [pc, #320]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002d3e:	f7ff fbc3 	bl	80024c8 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 42);
 8002d42:	212a      	movs	r1, #42	@ 0x2a
 8002d44:	2020      	movs	r0, #32
 8002d46:	f7ff fbe5 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("pace", Font_6x8, White);
 8002d4a:	4a4f      	ldr	r2, [pc, #316]	@ (8002e88 <StateMachine_Run+0x3e8>)
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	ca06      	ldmia	r2, {r1, r2}
 8002d50:	4852      	ldr	r0, [pc, #328]	@ (8002e9c <StateMachine_Run+0x3fc>)
 8002d52:	f7ff fbb9 	bl	80024c8 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 56);
 8002d56:	2138      	movs	r1, #56	@ 0x38
 8002d58:	2020      	movs	r0, #32
 8002d5a:	f7ff fbdb 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "V=%0.1fkmh", vitmax_kmh);
 8002d5e:	6978      	ldr	r0, [r7, #20]
 8002d60:	f7fd fbf2 	bl	8000548 <__aeabi_f2d>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	e9cd 2300 	strd	r2, r3, [sp]
 8002d6c:	4a4c      	ldr	r2, [pc, #304]	@ (8002ea0 <StateMachine_Run+0x400>)
 8002d6e:	210f      	movs	r1, #15
 8002d70:	4843      	ldr	r0, [pc, #268]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002d72:	f012 fa5f 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8002d76:	4a44      	ldr	r2, [pc, #272]	@ (8002e88 <StateMachine_Run+0x3e8>)
 8002d78:	2301      	movs	r3, #1
 8002d7a:	ca06      	ldmia	r2, {r1, r2}
 8002d7c:	4840      	ldr	r0, [pc, #256]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002d7e:	f7ff fba3 	bl	80024c8 <ssd1306_WriteString>

            batterygauge(gAdc->vbat, 79, 43, 1);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	212b      	movs	r1, #43	@ 0x2b
 8002d8c:	204f      	movs	r0, #79	@ 0x4f
 8002d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d92:	f7ff fd09 	bl	80027a8 <batterygauge>

            if (buttons->BTN_B >= 1) {
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	785b      	ldrb	r3, [r3, #1]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d011      	beq.n	8002dc2 <StateMachine_Run+0x322>
                ctx->spdstate -= 2;   /* retour au dbut du cycle */
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	785b      	ldrb	r3, [r3, #1]
 8002da2:	3b02      	subs	r3, #2
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	705a      	strb	r2, [r3, #1]
                buttons->BTN_B = 0;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	705a      	strb	r2, [r3, #1]
            }
            break;
 8002db0:	e007      	b.n	8002dc2 <StateMachine_Run+0x322>

        default:
            ctx->spdstate = STATE_GROS;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	705a      	strb	r2, [r3, #1]
            break;
 8002db8:	e004      	b.n	8002dc4 <StateMachine_Run+0x324>
            break;
 8002dba:	bf00      	nop
 8002dbc:	e002      	b.n	8002dc4 <StateMachine_Run+0x324>
            break;
 8002dbe:	bf00      	nop
 8002dc0:	e000      	b.n	8002dc4 <StateMachine_Run+0x324>
            break;
 8002dc2:	bf00      	nop
        }

        if (buttons->BTN_A >= 1) {
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00b      	beq.n	8002de4 <StateMachine_Run+0x344>
            ctx->state++;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	781b      	ldrb	r3, [r3, #0]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A = 0;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B = 0;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	705a      	strb	r2, [r3, #1]
        }

        if (buttons->BTN_A_LONG >= 1) {
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	78db      	ldrb	r3, [r3, #3]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00e      	beq.n	8002e0a <StateMachine_Run+0x36a>
            ctx->state+=4;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	3304      	adds	r3, #4
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A      = 0;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B      = 0;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	705a      	strb	r2, [r3, #1]
            buttons->BTN_A_LONG = 0;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	70da      	strb	r2, [r3, #3]
        }

        if (buttons->BTN_B_LONG >= 1) {
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	791b      	ldrb	r3, [r3, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	f001 8013 	beq.w	8003e3a <StateMachine_Run+0x139a>
            ctx->vitmax        = 0.0f;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	609a      	str	r2, [r3, #8]
            buttons->BTN_B_LONG = 0;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	711a      	strb	r2, [r3, #4]
        }
    }
        break;
 8002e22:	f001 b80a 	b.w	8003e3a <StateMachine_Run+0x139a>
    /* --------------------------------------------------------------------- */
    /*                             STATE_BALISE                              */
    /* --------------------------------------------------------------------- */
    case STATE_BALISE:
    {
        ssd1306_Fill(Black);
 8002e26:	2000      	movs	r0, #0
 8002e28:	f7ff fa32 	bl	8002290 <ssd1306_Fill>

        ssd1306_SetCursor(32, 32);
 8002e2c:	2120      	movs	r1, #32
 8002e2e:	2020      	movs	r0, #32
 8002e30:	f7ff fb70 	bl	8002514 <ssd1306_SetCursor>
        snprintf((char *)bufferscreen, 15, "usb: %d", ctx->flag_usb_mounted);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	79db      	ldrb	r3, [r3, #7]
 8002e38:	4a1a      	ldr	r2, [pc, #104]	@ (8002ea4 <StateMachine_Run+0x404>)
 8002e3a:	210f      	movs	r1, #15
 8002e3c:	4810      	ldr	r0, [pc, #64]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002e3e:	f012 f9f9 	bl	8015234 <sniprintf>
        ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8002e42:	4a15      	ldr	r2, [pc, #84]	@ (8002e98 <StateMachine_Run+0x3f8>)
 8002e44:	2301      	movs	r3, #1
 8002e46:	ca06      	ldmia	r2, {r1, r2}
 8002e48:	480d      	ldr	r0, [pc, #52]	@ (8002e80 <StateMachine_Run+0x3e0>)
 8002e4a:	f7ff fb3d 	bl	80024c8 <ssd1306_WriteString>

        switch (ctx->balisestate)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	789b      	ldrb	r3, [r3, #2]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	f000 81e6 	beq.w	8003224 <StateMachine_Run+0x784>
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	f300 821e 	bgt.w	800329a <StateMachine_Run+0x7fa>
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d022      	beq.n	8002ea8 <StateMachine_Run+0x408>
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d060      	beq.n	8002f28 <StateMachine_Run+0x488>
 8002e66:	e218      	b.n	800329a <StateMachine_Run+0x7fa>
 8002e68:	42700000 	.word	0x42700000
 8002e6c:	447a0000 	.word	0x447a0000
 8002e70:	42c60000 	.word	0x42c60000
 8002e74:	426c0000 	.word	0x426c0000
 8002e78:	40666666 	.word	0x40666666
 8002e7c:	08018d00 	.word	0x08018d00
 8002e80:	20000840 	.word	0x20000840
 8002e84:	20000018 	.word	0x20000018
 8002e88:	20000008 	.word	0x20000008
 8002e8c:	08018d08 	.word	0x08018d08
 8002e90:	08018d14 	.word	0x08018d14
 8002e94:	08018d1c 	.word	0x08018d1c
 8002e98:	20000010 	.word	0x20000010
 8002e9c:	08018d2c 	.word	0x08018d2c
 8002ea0:	08018d34 	.word	0x08018d34
 8002ea4:	08018d40 	.word	0x08018d40
        {
        case BALISESTATE1:
            ssd1306_SetCursor(32, 32);
 8002ea8:	2120      	movs	r1, #32
 8002eaa:	2020      	movs	r0, #32
 8002eac:	f7ff fb32 	bl	8002514 <ssd1306_SetCursor>

            if (buttons->BTN_B_LONG >= 1) {
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	791b      	ldrb	r3, [r3, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d015      	beq.n	8002ee4 <StateMachine_Run+0x444>
                ctx->balisestate++;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	789b      	ldrb	r3, [r3, #2]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	709a      	strb	r2, [r3, #2]
                buttons->BTN_B_LONG = 0;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	711a      	strb	r2, [r3, #4]
                buttons->BTN_A      = 0;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
                ctx->oldlat         = gps->fLat;
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	639a      	str	r2, [r3, #56]	@ 0x38
                ctx->oldlong        = gps->fLon;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	63da      	str	r2, [r3, #60]	@ 0x3c
                // osThreadResume(BALISEHandle);
            }

            if (buttons->BTN_A >= 1) {
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00b      	beq.n	8002f04 <StateMachine_Run+0x464>
                ctx->state++;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A = 0;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B = 0;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	705a      	strb	r2, [r3, #1]
            }

            if (buttons->BTN_A_LONG >= 1) {
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	78db      	ldrb	r3, [r3, #3]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 81ca 	beq.w	80032a2 <StateMachine_Run+0x802>
                ctx->state--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	3b01      	subs	r3, #1
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A_LONG = 0;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	70da      	strb	r2, [r3, #3]
                buttons->BTN_B      = 0;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	705a      	strb	r2, [r3, #1]
            }
            break;
 8002f26:	e1bc      	b.n	80032a2 <StateMachine_Run+0x802>

        case BALISESTATE2:
            ssd1306_SetCursor(32, 32);
 8002f28:	2120      	movs	r1, #32
 8002f2a:	2020      	movs	r0, #32
 8002f2c:	f7ff faf2 	bl	8002514 <ssd1306_SetCursor>

            switch (ctx->ecranstate)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	78db      	ldrb	r3, [r3, #3]
 8002f34:	2b05      	cmp	r3, #5
 8002f36:	f200 8100 	bhi.w	800313a <StateMachine_Run+0x69a>
 8002f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <StateMachine_Run+0x4a0>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002f59 	.word	0x08002f59
 8002f44:	08002fa7 	.word	0x08002fa7
 8002f48:	08003009 	.word	0x08003009
 8002f4c:	0800313b 	.word	0x0800313b
 8002f50:	08003073 	.word	0x08003073
 8002f54:	080030d1 	.word	0x080030d1
            {
            case ECRANBALISESTATE1:
                snprintf((char *)bufferscreen, 50, "no data");
 8002f58:	4aa3      	ldr	r2, [pc, #652]	@ (80031e8 <StateMachine_Run+0x748>)
 8002f5a:	2132      	movs	r1, #50	@ 0x32
 8002f5c:	48a3      	ldr	r0, [pc, #652]	@ (80031ec <StateMachine_Run+0x74c>)
 8002f5e:	f012 f969 	bl	8015234 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8002f62:	4aa3      	ldr	r2, [pc, #652]	@ (80031f0 <StateMachine_Run+0x750>)
 8002f64:	2301      	movs	r3, #1
 8002f66:	ca06      	ldmia	r2, {r1, r2}
 8002f68:	48a0      	ldr	r0, [pc, #640]	@ (80031ec <StateMachine_Run+0x74c>)
 8002f6a:	f7ff faad 	bl	80024c8 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 8002f6e:	212a      	movs	r1, #42	@ 0x2a
 8002f70:	2020      	movs	r0, #32
 8002f72:	f7ff facf 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("Capacity", Font_6x8, White);
 8002f76:	4a9f      	ldr	r2, [pc, #636]	@ (80031f4 <StateMachine_Run+0x754>)
 8002f78:	2301      	movs	r3, #1
 8002f7a:	ca06      	ldmia	r2, {r1, r2}
 8002f7c:	489e      	ldr	r0, [pc, #632]	@ (80031f8 <StateMachine_Run+0x758>)
 8002f7e:	f7ff faa3 	bl	80024c8 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	785b      	ldrb	r3, [r3, #1]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 80db 	beq.w	8003142 <StateMachine_Run+0x6a2>
                    ctx->ecranstate++;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	78db      	ldrb	r3, [r3, #3]
 8002f90:	3301      	adds	r3, #1
 8002f92:	b2da      	uxtb	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	701a      	strb	r2, [r3, #0]
                }
                break;
 8002fa4:	e0cd      	b.n	8003142 <StateMachine_Run+0x6a2>

            case ECRANBALISESTATE2:
                snprintf((char *)bufferscreen, 50, "%0.3lf", gps->distance_parcouru);
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd facb 	bl	8000548 <__aeabi_f2d>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	e9cd 2300 	strd	r2, r3, [sp]
 8002fba:	4a90      	ldr	r2, [pc, #576]	@ (80031fc <StateMachine_Run+0x75c>)
 8002fbc:	2132      	movs	r1, #50	@ 0x32
 8002fbe:	488b      	ldr	r0, [pc, #556]	@ (80031ec <StateMachine_Run+0x74c>)
 8002fc0:	f012 f938 	bl	8015234 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8002fc4:	4a8a      	ldr	r2, [pc, #552]	@ (80031f0 <StateMachine_Run+0x750>)
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	ca06      	ldmia	r2, {r1, r2}
 8002fca:	4888      	ldr	r0, [pc, #544]	@ (80031ec <StateMachine_Run+0x74c>)
 8002fcc:	f7ff fa7c 	bl	80024c8 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 8002fd0:	212a      	movs	r1, #42	@ 0x2a
 8002fd2:	2020      	movs	r0, #32
 8002fd4:	f7ff fa9e 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("Dist(km)", Font_6x8, White);
 8002fd8:	4a86      	ldr	r2, [pc, #536]	@ (80031f4 <StateMachine_Run+0x754>)
 8002fda:	2301      	movs	r3, #1
 8002fdc:	ca06      	ldmia	r2, {r1, r2}
 8002fde:	4888      	ldr	r0, [pc, #544]	@ (8003200 <StateMachine_Run+0x760>)
 8002fe0:	f7ff fa72 	bl	80024c8 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	785b      	ldrb	r3, [r3, #1]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80ac 	beq.w	8003146 <StateMachine_Run+0x6a6>
                    ctx->ecranstate++;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	78db      	ldrb	r3, [r3, #3]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	701a      	strb	r2, [r3, #0]
                }
                break;
 8003006:	e09e      	b.n	8003146 <StateMachine_Run+0x6a6>

            case ECRANBALISESTATE3:
                snprintf((char *)bufferscreen, 50, "%0.1f", gps->fgSpeed * 3.6f);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 800300e:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8003204 <StateMachine_Run+0x764>
 8003012:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003016:	ee17 0a90 	vmov	r0, s15
 800301a:	f7fd fa95 	bl	8000548 <__aeabi_f2d>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	e9cd 2300 	strd	r2, r3, [sp]
 8003026:	4a78      	ldr	r2, [pc, #480]	@ (8003208 <StateMachine_Run+0x768>)
 8003028:	2132      	movs	r1, #50	@ 0x32
 800302a:	4870      	ldr	r0, [pc, #448]	@ (80031ec <StateMachine_Run+0x74c>)
 800302c:	f012 f902 	bl	8015234 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003030:	4a6f      	ldr	r2, [pc, #444]	@ (80031f0 <StateMachine_Run+0x750>)
 8003032:	2301      	movs	r3, #1
 8003034:	ca06      	ldmia	r2, {r1, r2}
 8003036:	486d      	ldr	r0, [pc, #436]	@ (80031ec <StateMachine_Run+0x74c>)
 8003038:	f7ff fa46 	bl	80024c8 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 800303c:	212a      	movs	r1, #42	@ 0x2a
 800303e:	2020      	movs	r0, #32
 8003040:	f7ff fa68 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 8003044:	4a6b      	ldr	r2, [pc, #428]	@ (80031f4 <StateMachine_Run+0x754>)
 8003046:	2301      	movs	r3, #1
 8003048:	ca06      	ldmia	r2, {r1, r2}
 800304a:	4870      	ldr	r0, [pc, #448]	@ (800320c <StateMachine_Run+0x76c>)
 800304c:	f7ff fa3c 	bl	80024c8 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	785b      	ldrb	r3, [r3, #1]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d078      	beq.n	800314a <StateMachine_Run+0x6aa>
                    ctx->ecranstate++;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	78db      	ldrb	r3, [r3, #3]
 800305c:	3301      	adds	r3, #1
 800305e:	b2da      	uxtb	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	701a      	strb	r2, [r3, #0]
                }
                break;
 8003070:	e06b      	b.n	800314a <StateMachine_Run+0x6aa>

            case ECRANBALISESTATE5:
                snprintf((char *)bufferscreen, 50, "%0.1f", gAdc->vbat);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	4618      	mov	r0, r3
 8003078:	f7fd fa66 	bl	8000548 <__aeabi_f2d>
 800307c:	4602      	mov	r2, r0
 800307e:	460b      	mov	r3, r1
 8003080:	e9cd 2300 	strd	r2, r3, [sp]
 8003084:	4a60      	ldr	r2, [pc, #384]	@ (8003208 <StateMachine_Run+0x768>)
 8003086:	2132      	movs	r1, #50	@ 0x32
 8003088:	4858      	ldr	r0, [pc, #352]	@ (80031ec <StateMachine_Run+0x74c>)
 800308a:	f012 f8d3 	bl	8015234 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800308e:	4a58      	ldr	r2, [pc, #352]	@ (80031f0 <StateMachine_Run+0x750>)
 8003090:	2301      	movs	r3, #1
 8003092:	ca06      	ldmia	r2, {r1, r2}
 8003094:	4855      	ldr	r0, [pc, #340]	@ (80031ec <StateMachine_Run+0x74c>)
 8003096:	f7ff fa17 	bl	80024c8 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 800309a:	212a      	movs	r1, #42	@ 0x2a
 800309c:	2020      	movs	r0, #32
 800309e:	f7ff fa39 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("Vbat(V)", Font_6x8, White);
 80030a2:	4a54      	ldr	r2, [pc, #336]	@ (80031f4 <StateMachine_Run+0x754>)
 80030a4:	2301      	movs	r3, #1
 80030a6:	ca06      	ldmia	r2, {r1, r2}
 80030a8:	4859      	ldr	r0, [pc, #356]	@ (8003210 <StateMachine_Run+0x770>)
 80030aa:	f7ff fa0d 	bl	80024c8 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	785b      	ldrb	r3, [r3, #1]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d04b      	beq.n	800314e <StateMachine_Run+0x6ae>
                    ctx->ecranstate++;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	78db      	ldrb	r3, [r3, #3]
 80030ba:	3301      	adds	r3, #1
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]
                }
                break;
 80030ce:	e03e      	b.n	800314e <StateMachine_Run+0x6ae>

            case ECRANBALISESTATE6:
                snprintf((char *)bufferscreen, 50, "%0.1f", ctx->vitmax * 3.6f);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80030d6:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003204 <StateMachine_Run+0x764>
 80030da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030de:	ee17 0a90 	vmov	r0, s15
 80030e2:	f7fd fa31 	bl	8000548 <__aeabi_f2d>
 80030e6:	4602      	mov	r2, r0
 80030e8:	460b      	mov	r3, r1
 80030ea:	e9cd 2300 	strd	r2, r3, [sp]
 80030ee:	4a46      	ldr	r2, [pc, #280]	@ (8003208 <StateMachine_Run+0x768>)
 80030f0:	2132      	movs	r1, #50	@ 0x32
 80030f2:	483e      	ldr	r0, [pc, #248]	@ (80031ec <StateMachine_Run+0x74c>)
 80030f4:	f012 f89e 	bl	8015234 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80030f8:	4a3d      	ldr	r2, [pc, #244]	@ (80031f0 <StateMachine_Run+0x750>)
 80030fa:	2301      	movs	r3, #1
 80030fc:	ca06      	ldmia	r2, {r1, r2}
 80030fe:	483b      	ldr	r0, [pc, #236]	@ (80031ec <StateMachine_Run+0x74c>)
 8003100:	f7ff f9e2 	bl	80024c8 <ssd1306_WriteString>

                ssd1306_SetCursor(32, 42);
 8003104:	212a      	movs	r1, #42	@ 0x2a
 8003106:	2020      	movs	r0, #32
 8003108:	f7ff fa04 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("MaxV", Font_6x8, White);
 800310c:	4a39      	ldr	r2, [pc, #228]	@ (80031f4 <StateMachine_Run+0x754>)
 800310e:	2301      	movs	r3, #1
 8003110:	ca06      	ldmia	r2, {r1, r2}
 8003112:	4840      	ldr	r0, [pc, #256]	@ (8003214 <StateMachine_Run+0x774>)
 8003114:	f7ff f9d8 	bl	80024c8 <ssd1306_WriteString>

                if (buttons->BTN_B >= 1) {
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	785b      	ldrb	r3, [r3, #1]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d018      	beq.n	8003152 <StateMachine_Run+0x6b2>
                    ctx->ecranstate -= 4;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	78db      	ldrb	r3, [r3, #3]
 8003124:	3b04      	subs	r3, #4
 8003126:	b2da      	uxtb	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	70da      	strb	r2, [r3, #3]
                    buttons->BTN_B = 0;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A = 0;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
                }
                break;
 8003138:	e00b      	b.n	8003152 <StateMachine_Run+0x6b2>

            default:
                ctx->ecranstate = ECRANBALISESTATE1;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2200      	movs	r2, #0
 800313e:	70da      	strb	r2, [r3, #3]
                break;
 8003140:	e008      	b.n	8003154 <StateMachine_Run+0x6b4>
                break;
 8003142:	bf00      	nop
 8003144:	e006      	b.n	8003154 <StateMachine_Run+0x6b4>
                break;
 8003146:	bf00      	nop
 8003148:	e004      	b.n	8003154 <StateMachine_Run+0x6b4>
                break;
 800314a:	bf00      	nop
 800314c:	e002      	b.n	8003154 <StateMachine_Run+0x6b4>
                break;
 800314e:	bf00      	nop
 8003150:	e000      	b.n	8003154 <StateMachine_Run+0x6b4>
                break;
 8003152:	bf00      	nop
            }

            batterygauge(gAdc->vbat, 79, 42, 1);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	edd3 7a01 	vldr	s15, [r3, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	212a      	movs	r1, #42	@ 0x2a
 800315e:	204f      	movs	r0, #79	@ 0x4f
 8003160:	eeb0 0a67 	vmov.f32	s0, s15
 8003164:	f7ff fb20 	bl	80027a8 <batterygauge>

            ssd1306_SetCursor(32, 52);
 8003168:	2134      	movs	r1, #52	@ 0x34
 800316a:	2020      	movs	r0, #32
 800316c:	f7ff f9d2 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 50, "%0.2fV", gAdc->vbat);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd f9e7 	bl	8000548 <__aeabi_f2d>
 800317a:	4602      	mov	r2, r0
 800317c:	460b      	mov	r3, r1
 800317e:	e9cd 2300 	strd	r2, r3, [sp]
 8003182:	4a25      	ldr	r2, [pc, #148]	@ (8003218 <StateMachine_Run+0x778>)
 8003184:	2132      	movs	r1, #50	@ 0x32
 8003186:	4819      	ldr	r0, [pc, #100]	@ (80031ec <StateMachine_Run+0x74c>)
 8003188:	f012 f854 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800318c:	4a19      	ldr	r2, [pc, #100]	@ (80031f4 <StateMachine_Run+0x754>)
 800318e:	2301      	movs	r3, #1
 8003190:	ca06      	ldmia	r2, {r1, r2}
 8003192:	4816      	ldr	r0, [pc, #88]	@ (80031ec <StateMachine_Run+0x74c>)
 8003194:	f7ff f998 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(65, 52);
 8003198:	2134      	movs	r1, #52	@ 0x34
 800319a:	2041      	movs	r0, #65	@ 0x41
 800319c:	f7ff f9ba 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 50, "sat=%d", gps->numSV);
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80031a6:	4a1d      	ldr	r2, [pc, #116]	@ (800321c <StateMachine_Run+0x77c>)
 80031a8:	2132      	movs	r1, #50	@ 0x32
 80031aa:	4810      	ldr	r0, [pc, #64]	@ (80031ec <StateMachine_Run+0x74c>)
 80031ac:	f012 f842 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80031b0:	4a10      	ldr	r2, [pc, #64]	@ (80031f4 <StateMachine_Run+0x754>)
 80031b2:	2301      	movs	r3, #1
 80031b4:	ca06      	ldmia	r2, {r1, r2}
 80031b6:	480d      	ldr	r0, [pc, #52]	@ (80031ec <StateMachine_Run+0x74c>)
 80031b8:	f7ff f986 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_B_LONG >= 1) {
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	791b      	ldrb	r3, [r3, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d071      	beq.n	80032a8 <StateMachine_Run+0x808>
                ctx->balisestate--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	789b      	ldrb	r3, [r3, #2]
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	709a      	strb	r2, [r3, #2]
                buttons->BTN_B_LONG = 0;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2200      	movs	r2, #0
 80031d4:	711a      	strb	r2, [r3, #4]
                buttons->BTN_A      = 0;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
                // osThreadSuspend(BALISEHandle);
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80031dc:	2200      	movs	r2, #0
 80031de:	2102      	movs	r1, #2
 80031e0:	480f      	ldr	r0, [pc, #60]	@ (8003220 <StateMachine_Run+0x780>)
 80031e2:	f003 fc95 	bl	8006b10 <HAL_GPIO_WritePin>
            }
            break;
 80031e6:	e05f      	b.n	80032a8 <StateMachine_Run+0x808>
 80031e8:	08018d48 	.word	0x08018d48
 80031ec:	20000840 	.word	0x20000840
 80031f0:	20000010 	.word	0x20000010
 80031f4:	20000008 	.word	0x20000008
 80031f8:	08018d50 	.word	0x08018d50
 80031fc:	08018d5c 	.word	0x08018d5c
 8003200:	08018d64 	.word	0x08018d64
 8003204:	40666666 	.word	0x40666666
 8003208:	08018d00 	.word	0x08018d00
 800320c:	08018d08 	.word	0x08018d08
 8003210:	08018d70 	.word	0x08018d70
 8003214:	08018d78 	.word	0x08018d78
 8003218:	08018d80 	.word	0x08018d80
 800321c:	08018d88 	.word	0x08018d88
 8003220:	48000400 	.word	0x48000400

        case BALISESTATE3:
            ssd1306_SetCursor(32, 32);
 8003224:	2120      	movs	r1, #32
 8003226:	2020      	movs	r0, #32
 8003228:	f7ff f974 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("fin de", Font_6x8, White);
 800322c:	4a91      	ldr	r2, [pc, #580]	@ (8003474 <StateMachine_Run+0x9d4>)
 800322e:	2301      	movs	r3, #1
 8003230:	ca06      	ldmia	r2, {r1, r2}
 8003232:	4891      	ldr	r0, [pc, #580]	@ (8003478 <StateMachine_Run+0x9d8>)
 8003234:	f7ff f948 	bl	80024c8 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 42);
 8003238:	212a      	movs	r1, #42	@ 0x2a
 800323a:	2020      	movs	r0, #32
 800323c:	f7ff f96a 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("memoire", Font_6x8, White);
 8003240:	4a8c      	ldr	r2, [pc, #560]	@ (8003474 <StateMachine_Run+0x9d4>)
 8003242:	2301      	movs	r3, #1
 8003244:	ca06      	ldmia	r2, {r1, r2}
 8003246:	488d      	ldr	r0, [pc, #564]	@ (800347c <StateMachine_Run+0x9dc>)
 8003248:	f7ff f93e 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_A >= 1) {
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00e      	beq.n	8003272 <StateMachine_Run+0x7d2>
                ctx->state++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	3301      	adds	r3, #1
 800325a:	b2da      	uxtb	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A   = 0;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B   = 0;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	705a      	strb	r2, [r3, #1]
                ctx->settimeen   = 0;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	731a      	strb	r2, [r3, #12]
            }
            if (buttons->BTN_A_LONG >= 1) {
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	78db      	ldrb	r3, [r3, #3]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d019      	beq.n	80032ae <StateMachine_Run+0x80e>
                ctx->state--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	3b01      	subs	r3, #1
 8003280:	b2da      	uxtb	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A   = 0;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B   = 0;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	705a      	strb	r2, [r3, #1]
                buttons->BTN_A_LONG = 0;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	70da      	strb	r2, [r3, #3]
            }
            break;
 8003298:	e009      	b.n	80032ae <StateMachine_Run+0x80e>

        default:
            ctx->balisestate = BALISESTATE1;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	709a      	strb	r2, [r3, #2]
            break;
 80032a0:	e006      	b.n	80032b0 <StateMachine_Run+0x810>
            break;
 80032a2:	bf00      	nop
 80032a4:	f000 bdce 	b.w	8003e44 <StateMachine_Run+0x13a4>
            break;
 80032a8:	bf00      	nop
 80032aa:	f000 bdcb 	b.w	8003e44 <StateMachine_Run+0x13a4>
            break;
 80032ae:	bf00      	nop
        }
    }
        break;
 80032b0:	f000 bdc8 	b.w	8003e44 <StateMachine_Run+0x13a4>
    /* --------------------------------------------------------------------- */
    /*                              STATE_POS                                */
    /* --------------------------------------------------------------------- */
    case STATE_POS:
    {
        ssd1306_Fill(Black);
 80032b4:	2000      	movs	r0, #0
 80032b6:	f7fe ffeb 	bl	8002290 <ssd1306_Fill>

        switch (ctx->posstate)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	791b      	ldrb	r3, [r3, #4]
 80032be:	2b05      	cmp	r3, #5
 80032c0:	f200 8217 	bhi.w	80036f2 <StateMachine_Run+0xc52>
 80032c4:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <StateMachine_Run+0x82c>)
 80032c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ca:	bf00      	nop
 80032cc:	080032e5 	.word	0x080032e5
 80032d0:	080033a3 	.word	0x080033a3
 80032d4:	080034a1 	.word	0x080034a1
 80032d8:	08003579 	.word	0x08003579
 80032dc:	080036f3 	.word	0x080036f3
 80032e0:	0800364f 	.word	0x0800364f
        {
        case STATE_SUMMARY1:
            ssd1306_SetCursor(32, 32);
 80032e4:	2120      	movs	r1, #32
 80032e6:	2020      	movs	r0, #32
 80032e8:	f7ff f914 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "Latitude:");
 80032ec:	4a64      	ldr	r2, [pc, #400]	@ (8003480 <StateMachine_Run+0x9e0>)
 80032ee:	210f      	movs	r1, #15
 80032f0:	4864      	ldr	r0, [pc, #400]	@ (8003484 <StateMachine_Run+0x9e4>)
 80032f2:	f011 ff9f 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80032f6:	4a5f      	ldr	r2, [pc, #380]	@ (8003474 <StateMachine_Run+0x9d4>)
 80032f8:	2301      	movs	r3, #1
 80032fa:	ca06      	ldmia	r2, {r1, r2}
 80032fc:	4861      	ldr	r0, [pc, #388]	@ (8003484 <StateMachine_Run+0x9e4>)
 80032fe:	f7ff f8e3 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.7f", gps->fLat);
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003308:	4618      	mov	r0, r3
 800330a:	f7fd f91d 	bl	8000548 <__aeabi_f2d>
 800330e:	4602      	mov	r2, r0
 8003310:	460b      	mov	r3, r1
 8003312:	e9cd 2300 	strd	r2, r3, [sp]
 8003316:	4a5c      	ldr	r2, [pc, #368]	@ (8003488 <StateMachine_Run+0x9e8>)
 8003318:	210f      	movs	r1, #15
 800331a:	485a      	ldr	r0, [pc, #360]	@ (8003484 <StateMachine_Run+0x9e4>)
 800331c:	f011 ff8a 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 40);
 8003320:	2128      	movs	r1, #40	@ 0x28
 8003322:	2020      	movs	r0, #32
 8003324:	f7ff f8f6 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003328:	4a52      	ldr	r2, [pc, #328]	@ (8003474 <StateMachine_Run+0x9d4>)
 800332a:	2301      	movs	r3, #1
 800332c:	ca06      	ldmia	r2, {r1, r2}
 800332e:	4855      	ldr	r0, [pc, #340]	@ (8003484 <StateMachine_Run+0x9e4>)
 8003330:	f7ff f8ca 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "Longitude:");
 8003334:	4a55      	ldr	r2, [pc, #340]	@ (800348c <StateMachine_Run+0x9ec>)
 8003336:	210f      	movs	r1, #15
 8003338:	4852      	ldr	r0, [pc, #328]	@ (8003484 <StateMachine_Run+0x9e4>)
 800333a:	f011 ff7b 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 48);
 800333e:	2130      	movs	r1, #48	@ 0x30
 8003340:	2020      	movs	r0, #32
 8003342:	f7ff f8e7 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003346:	4a4b      	ldr	r2, [pc, #300]	@ (8003474 <StateMachine_Run+0x9d4>)
 8003348:	2301      	movs	r3, #1
 800334a:	ca06      	ldmia	r2, {r1, r2}
 800334c:	484d      	ldr	r0, [pc, #308]	@ (8003484 <StateMachine_Run+0x9e4>)
 800334e:	f7ff f8bb 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.7f", gps->fLon);
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003358:	4618      	mov	r0, r3
 800335a:	f7fd f8f5 	bl	8000548 <__aeabi_f2d>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	e9cd 2300 	strd	r2, r3, [sp]
 8003366:	4a48      	ldr	r2, [pc, #288]	@ (8003488 <StateMachine_Run+0x9e8>)
 8003368:	210f      	movs	r1, #15
 800336a:	4846      	ldr	r0, [pc, #280]	@ (8003484 <StateMachine_Run+0x9e4>)
 800336c:	f011 ff62 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 56);
 8003370:	2138      	movs	r1, #56	@ 0x38
 8003372:	2020      	movs	r0, #32
 8003374:	f7ff f8ce 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003378:	4a3e      	ldr	r2, [pc, #248]	@ (8003474 <StateMachine_Run+0x9d4>)
 800337a:	2301      	movs	r3, #1
 800337c:	ca06      	ldmia	r2, {r1, r2}
 800337e:	4841      	ldr	r0, [pc, #260]	@ (8003484 <StateMachine_Run+0x9e4>)
 8003380:	f7ff f8a2 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	785b      	ldrb	r3, [r3, #1]
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 81b6 	beq.w	80036fa <StateMachine_Run+0xc5a>
                ctx->posstate++;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	791b      	ldrb	r3, [r3, #4]
 8003392:	3301      	adds	r3, #1
 8003394:	b2da      	uxtb	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	705a      	strb	r2, [r3, #1]
            }
            break;
 80033a0:	e1ab      	b.n	80036fa <StateMachine_Run+0xc5a>

        case STATE_INFO:
            ssd1306_Fill(Black);
 80033a2:	2000      	movs	r0, #0
 80033a4:	f7fe ff74 	bl	8002290 <ssd1306_Fill>

            snprintf((char *)bufferscreen, 15, "hacc=%0.2fm", gps->fhACC);
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7fd f8ca 	bl	8000548 <__aeabi_f2d>
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	e9cd 2300 	strd	r2, r3, [sp]
 80033bc:	4a34      	ldr	r2, [pc, #208]	@ (8003490 <StateMachine_Run+0x9f0>)
 80033be:	210f      	movs	r1, #15
 80033c0:	4830      	ldr	r0, [pc, #192]	@ (8003484 <StateMachine_Run+0x9e4>)
 80033c2:	f011 ff37 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 32);
 80033c6:	2120      	movs	r1, #32
 80033c8:	2020      	movs	r0, #32
 80033ca:	f7ff f8a3 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80033ce:	4a31      	ldr	r2, [pc, #196]	@ (8003494 <StateMachine_Run+0x9f4>)
 80033d0:	2301      	movs	r3, #1
 80033d2:	ca06      	ldmia	r2, {r1, r2}
 80033d4:	482b      	ldr	r0, [pc, #172]	@ (8003484 <StateMachine_Run+0x9e4>)
 80033d6:	f7ff f877 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 20, "v=%0.2fV", gAdc->vbat);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fd f8b2 	bl	8000548 <__aeabi_f2d>
 80033e4:	4602      	mov	r2, r0
 80033e6:	460b      	mov	r3, r1
 80033e8:	e9cd 2300 	strd	r2, r3, [sp]
 80033ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003498 <StateMachine_Run+0x9f8>)
 80033ee:	2114      	movs	r1, #20
 80033f0:	4824      	ldr	r0, [pc, #144]	@ (8003484 <StateMachine_Run+0x9e4>)
 80033f2:	f011 ff1f 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 42);
 80033f6:	212a      	movs	r1, #42	@ 0x2a
 80033f8:	2020      	movs	r0, #32
 80033fa:	f7ff f88b 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80033fe:	4a25      	ldr	r2, [pc, #148]	@ (8003494 <StateMachine_Run+0x9f4>)
 8003400:	2301      	movs	r3, #1
 8003402:	ca06      	ldmia	r2, {r1, r2}
 8003404:	481f      	ldr	r0, [pc, #124]	@ (8003484 <StateMachine_Run+0x9e4>)
 8003406:	f7ff f85f 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 52);
 800340a:	2134      	movs	r1, #52	@ 0x34
 800340c:	2020      	movs	r0, #32
 800340e:	f7ff f881 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "T=%0.2fC", gAdc->temp);
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7fd f896 	bl	8000548 <__aeabi_f2d>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	e9cd 2300 	strd	r2, r3, [sp]
 8003424:	4a1d      	ldr	r2, [pc, #116]	@ (800349c <StateMachine_Run+0x9fc>)
 8003426:	210f      	movs	r1, #15
 8003428:	4816      	ldr	r0, [pc, #88]	@ (8003484 <StateMachine_Run+0x9e4>)
 800342a:	f011 ff03 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800342e:	4a19      	ldr	r2, [pc, #100]	@ (8003494 <StateMachine_Run+0x9f4>)
 8003430:	2301      	movs	r3, #1
 8003432:	ca06      	ldmia	r2, {r1, r2}
 8003434:	4813      	ldr	r0, [pc, #76]	@ (8003484 <StateMachine_Run+0x9e4>)
 8003436:	f7ff f847 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	785b      	ldrb	r3, [r3, #1]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d008      	beq.n	8003454 <StateMachine_Run+0x9b4>
                ctx->posstate++;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	791b      	ldrb	r3, [r3, #4]
 8003446:	3301      	adds	r3, #1
 8003448:	b2da      	uxtb	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	791b      	ldrb	r3, [r3, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 8150 	beq.w	80036fe <StateMachine_Run+0xc5e>
                ctx->posstate--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	791b      	ldrb	r3, [r3, #4]
 8003462:	3b01      	subs	r3, #1
 8003464:	b2da      	uxtb	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	711a      	strb	r2, [r3, #4]
            }
            break;
 8003470:	e145      	b.n	80036fe <StateMachine_Run+0xc5e>
 8003472:	bf00      	nop
 8003474:	20000008 	.word	0x20000008
 8003478:	08018d90 	.word	0x08018d90
 800347c:	08018d98 	.word	0x08018d98
 8003480:	08018da0 	.word	0x08018da0
 8003484:	20000840 	.word	0x20000840
 8003488:	08018dac 	.word	0x08018dac
 800348c:	08018db4 	.word	0x08018db4
 8003490:	08018dc0 	.word	0x08018dc0
 8003494:	20000010 	.word	0x20000010
 8003498:	08018dcc 	.word	0x08018dcc
 800349c:	08018dd8 	.word	0x08018dd8

        case STATE_INFO2:
            ssd1306_Fill(Black);
 80034a0:	2000      	movs	r0, #0
 80034a2:	f7fe fef5 	bl	8002290 <ssd1306_Fill>

            snprintf((char *)bufferscreen, 15, "Satnum");
 80034a6:	4aac      	ldr	r2, [pc, #688]	@ (8003758 <StateMachine_Run+0xcb8>)
 80034a8:	210f      	movs	r1, #15
 80034aa:	48ac      	ldr	r0, [pc, #688]	@ (800375c <StateMachine_Run+0xcbc>)
 80034ac:	f011 fec2 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 32);
 80034b0:	2120      	movs	r1, #32
 80034b2:	2020      	movs	r0, #32
 80034b4:	f7ff f82e 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80034b8:	4aa9      	ldr	r2, [pc, #676]	@ (8003760 <StateMachine_Run+0xcc0>)
 80034ba:	2301      	movs	r3, #1
 80034bc:	ca06      	ldmia	r2, {r1, r2}
 80034be:	48a7      	ldr	r0, [pc, #668]	@ (800375c <StateMachine_Run+0xcbc>)
 80034c0:	f7ff f802 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 20, "%d sat", gps->numSV);
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80034ca:	4aa6      	ldr	r2, [pc, #664]	@ (8003764 <StateMachine_Run+0xcc4>)
 80034cc:	2114      	movs	r1, #20
 80034ce:	48a3      	ldr	r0, [pc, #652]	@ (800375c <StateMachine_Run+0xcbc>)
 80034d0:	f011 feb0 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 40);
 80034d4:	2128      	movs	r1, #40	@ 0x28
 80034d6:	2020      	movs	r0, #32
 80034d8:	f7ff f81c 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80034dc:	4aa0      	ldr	r2, [pc, #640]	@ (8003760 <StateMachine_Run+0xcc0>)
 80034de:	2301      	movs	r3, #1
 80034e0:	ca06      	ldmia	r2, {r1, r2}
 80034e2:	489e      	ldr	r0, [pc, #632]	@ (800375c <StateMachine_Run+0xcbc>)
 80034e4:	f7fe fff0 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 48);
 80034e8:	2130      	movs	r1, #48	@ 0x30
 80034ea:	2020      	movs	r0, #32
 80034ec:	f7ff f812 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "DateJ/M/Y");
 80034f0:	4a9d      	ldr	r2, [pc, #628]	@ (8003768 <StateMachine_Run+0xcc8>)
 80034f2:	210f      	movs	r1, #15
 80034f4:	4899      	ldr	r0, [pc, #612]	@ (800375c <StateMachine_Run+0xcbc>)
 80034f6:	f011 fe9d 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80034fa:	4a99      	ldr	r2, [pc, #612]	@ (8003760 <StateMachine_Run+0xcc0>)
 80034fc:	2301      	movs	r3, #1
 80034fe:	ca06      	ldmia	r2, {r1, r2}
 8003500:	4896      	ldr	r0, [pc, #600]	@ (800375c <StateMachine_Run+0xcbc>)
 8003502:	f7fe ffe1 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 56);
 8003506:	2138      	movs	r1, #56	@ 0x38
 8003508:	2020      	movs	r0, #32
 800350a:	f7ff f803 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
                     gps->day, gps->month, gps->year);
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
 8003514:	4619      	mov	r1, r3
                     gps->day, gps->month, gps->year);
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
 800351c:	461a      	mov	r2, r3
                     gps->day, gps->month, gps->year);
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
            snprintf((char *)bufferscreen, 15, "%d/%d/%d",
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	9200      	str	r2, [sp, #0]
 8003528:	460b      	mov	r3, r1
 800352a:	4a90      	ldr	r2, [pc, #576]	@ (800376c <StateMachine_Run+0xccc>)
 800352c:	210f      	movs	r1, #15
 800352e:	488b      	ldr	r0, [pc, #556]	@ (800375c <StateMachine_Run+0xcbc>)
 8003530:	f011 fe80 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003534:	4a8a      	ldr	r2, [pc, #552]	@ (8003760 <StateMachine_Run+0xcc0>)
 8003536:	2301      	movs	r3, #1
 8003538:	ca06      	ldmia	r2, {r1, r2}
 800353a:	4888      	ldr	r0, [pc, #544]	@ (800375c <StateMachine_Run+0xcbc>)
 800353c:	f7fe ffc4 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	785b      	ldrb	r3, [r3, #1]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d008      	beq.n	800355a <StateMachine_Run+0xaba>
                ctx->posstate++;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	791b      	ldrb	r3, [r3, #4]
 800354c:	3301      	adds	r3, #1
 800354e:	b2da      	uxtb	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	791b      	ldrb	r3, [r3, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 80cf 	beq.w	8003702 <StateMachine_Run+0xc62>
                ctx->posstate--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	791b      	ldrb	r3, [r3, #4]
 8003568:	3b01      	subs	r3, #1
 800356a:	b2da      	uxtb	r2, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	711a      	strb	r2, [r3, #4]
            }
            break;
 8003576:	e0c4      	b.n	8003702 <StateMachine_Run+0xc62>

        case STATE_ALT:
            ssd1306_SetCursor(32, 32);
 8003578:	2120      	movs	r1, #32
 800357a:	2020      	movs	r0, #32
 800357c:	f7fe ffca 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "altitude:");
 8003580:	4a7b      	ldr	r2, [pc, #492]	@ (8003770 <StateMachine_Run+0xcd0>)
 8003582:	210f      	movs	r1, #15
 8003584:	4875      	ldr	r0, [pc, #468]	@ (800375c <StateMachine_Run+0xcbc>)
 8003586:	f011 fe55 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800358a:	4a75      	ldr	r2, [pc, #468]	@ (8003760 <StateMachine_Run+0xcc0>)
 800358c:	2301      	movs	r3, #1
 800358e:	ca06      	ldmia	r2, {r1, r2}
 8003590:	4872      	ldr	r0, [pc, #456]	@ (800375c <StateMachine_Run+0xcbc>)
 8003592:	f7fe ff99 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.2f m", gps->fhMSL);
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800359c:	4618      	mov	r0, r3
 800359e:	f7fc ffd3 	bl	8000548 <__aeabi_f2d>
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	e9cd 2300 	strd	r2, r3, [sp]
 80035aa:	4a72      	ldr	r2, [pc, #456]	@ (8003774 <StateMachine_Run+0xcd4>)
 80035ac:	210f      	movs	r1, #15
 80035ae:	486b      	ldr	r0, [pc, #428]	@ (800375c <StateMachine_Run+0xcbc>)
 80035b0:	f011 fe40 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 40);
 80035b4:	2128      	movs	r1, #40	@ 0x28
 80035b6:	2020      	movs	r0, #32
 80035b8:	f7fe ffac 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80035bc:	4a68      	ldr	r2, [pc, #416]	@ (8003760 <StateMachine_Run+0xcc0>)
 80035be:	2301      	movs	r3, #1
 80035c0:	ca06      	ldmia	r2, {r1, r2}
 80035c2:	4866      	ldr	r0, [pc, #408]	@ (800375c <StateMachine_Run+0xcbc>)
 80035c4:	f7fe ff80 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "Accuracy(m)");
 80035c8:	4a6b      	ldr	r2, [pc, #428]	@ (8003778 <StateMachine_Run+0xcd8>)
 80035ca:	210f      	movs	r1, #15
 80035cc:	4863      	ldr	r0, [pc, #396]	@ (800375c <StateMachine_Run+0xcbc>)
 80035ce:	f011 fe31 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 48);
 80035d2:	2130      	movs	r1, #48	@ 0x30
 80035d4:	2020      	movs	r0, #32
 80035d6:	f7fe ff9d 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80035da:	4a61      	ldr	r2, [pc, #388]	@ (8003760 <StateMachine_Run+0xcc0>)
 80035dc:	2301      	movs	r3, #1
 80035de:	ca06      	ldmia	r2, {r1, r2}
 80035e0:	485e      	ldr	r0, [pc, #376]	@ (800375c <StateMachine_Run+0xcbc>)
 80035e2:	f7fe ff71 	bl	80024c8 <ssd1306_WriteString>

            snprintf((char *)bufferscreen, 15, "%0.1f", gps->fvACC);
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7fc ffab 	bl	8000548 <__aeabi_f2d>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	e9cd 2300 	strd	r2, r3, [sp]
 80035fa:	4a60      	ldr	r2, [pc, #384]	@ (800377c <StateMachine_Run+0xcdc>)
 80035fc:	210f      	movs	r1, #15
 80035fe:	4857      	ldr	r0, [pc, #348]	@ (800375c <StateMachine_Run+0xcbc>)
 8003600:	f011 fe18 	bl	8015234 <sniprintf>
            ssd1306_SetCursor(32, 56);
 8003604:	2138      	movs	r1, #56	@ 0x38
 8003606:	2020      	movs	r0, #32
 8003608:	f7fe ff84 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 800360c:	4a54      	ldr	r2, [pc, #336]	@ (8003760 <StateMachine_Run+0xcc0>)
 800360e:	2301      	movs	r3, #1
 8003610:	ca06      	ldmia	r2, {r1, r2}
 8003612:	4852      	ldr	r0, [pc, #328]	@ (800375c <StateMachine_Run+0xcbc>)
 8003614:	f7fe ff58 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	785b      	ldrb	r3, [r3, #1]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d008      	beq.n	8003632 <StateMachine_Run+0xb92>
                ctx->posstate++;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	791b      	ldrb	r3, [r3, #4]
 8003624:	3301      	adds	r3, #1
 8003626:	b2da      	uxtb	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	791b      	ldrb	r3, [r3, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d065      	beq.n	8003706 <StateMachine_Run+0xc66>
                ctx->posstate--;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	791b      	ldrb	r3, [r3, #4]
 800363e:	3b01      	subs	r3, #1
 8003640:	b2da      	uxtb	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	711a      	strb	r2, [r3, #4]
            }
            break;
 800364c:	e05b      	b.n	8003706 <StateMachine_Run+0xc66>

        case STATE_HEURE:
            ssd1306_Fill(Black);
 800364e:	2000      	movs	r0, #0
 8003650:	f7fe fe1e 	bl	8002290 <ssd1306_Fill>
            get_time_date(ctx);
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 fc31 	bl	8003ebc <get_time_date>

            ssd1306_SetCursor(32, 32);
 800365a:	2120      	movs	r1, #32
 800365c:	2020      	movs	r0, #32
 800365e:	f7fe ff59 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8003662:	4a3f      	ldr	r2, [pc, #252]	@ (8003760 <StateMachine_Run+0xcc0>)
 8003664:	2301      	movs	r3, #1
 8003666:	ca06      	ldmia	r2, {r1, r2}
 8003668:	4845      	ldr	r0, [pc, #276]	@ (8003780 <StateMachine_Run+0xce0>)
 800366a:	f7fe ff2d 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 42);
 800366e:	212a      	movs	r1, #42	@ 0x2a
 8003670:	2020      	movs	r0, #32
 8003672:	f7fe ff4f 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%02d:%02d", ctx->HR, ctx->MINUTE);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	7bdb      	ldrb	r3, [r3, #15]
 800367a:	461a      	mov	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	7b9b      	ldrb	r3, [r3, #14]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	4613      	mov	r3, r2
 8003684:	4a3f      	ldr	r2, [pc, #252]	@ (8003784 <StateMachine_Run+0xce4>)
 8003686:	210f      	movs	r1, #15
 8003688:	4834      	ldr	r0, [pc, #208]	@ (800375c <StateMachine_Run+0xcbc>)
 800368a:	f011 fdd3 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800368e:	4a3e      	ldr	r2, [pc, #248]	@ (8003788 <StateMachine_Run+0xce8>)
 8003690:	2301      	movs	r3, #1
 8003692:	ca06      	ldmia	r2, {r1, r2}
 8003694:	4831      	ldr	r0, [pc, #196]	@ (800375c <StateMachine_Run+0xcbc>)
 8003696:	f7fe ff17 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 52);
 800369a:	2134      	movs	r1, #52	@ 0x34
 800369c:	2020      	movs	r0, #32
 800369e:	f7fe ff39 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%02d sec", ctx->SEC);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	7b5b      	ldrb	r3, [r3, #13]
 80036a6:	4a39      	ldr	r2, [pc, #228]	@ (800378c <StateMachine_Run+0xcec>)
 80036a8:	210f      	movs	r1, #15
 80036aa:	482c      	ldr	r0, [pc, #176]	@ (800375c <StateMachine_Run+0xcbc>)
 80036ac:	f011 fdc2 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80036b0:	4a35      	ldr	r2, [pc, #212]	@ (8003788 <StateMachine_Run+0xce8>)
 80036b2:	2301      	movs	r3, #1
 80036b4:	ca06      	ldmia	r2, {r1, r2}
 80036b6:	4829      	ldr	r0, [pc, #164]	@ (800375c <StateMachine_Run+0xcbc>)
 80036b8:	f7fe ff06 	bl	80024c8 <ssd1306_WriteString>

            if (buttons->BTN_B >= 1) {
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	785b      	ldrb	r3, [r3, #1]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d008      	beq.n	80036d6 <StateMachine_Run+0xc36>
                ctx->posstate -= 4;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	791b      	ldrb	r3, [r3, #4]
 80036c8:	3b04      	subs	r3, #4
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B = 0;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_B_LONG >= 1) {
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	791b      	ldrb	r3, [r3, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d015      	beq.n	800370a <StateMachine_Run+0xc6a>
                ctx->posstate--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	791b      	ldrb	r3, [r3, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	711a      	strb	r2, [r3, #4]
                buttons->BTN_B_LONG = 0;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	711a      	strb	r2, [r3, #4]
            }
            break;
 80036f0:	e00b      	b.n	800370a <StateMachine_Run+0xc6a>

        default:
            ctx->posstate = STATE_SUMMARY1;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	711a      	strb	r2, [r3, #4]
            break;
 80036f8:	e008      	b.n	800370c <StateMachine_Run+0xc6c>
            break;
 80036fa:	bf00      	nop
 80036fc:	e006      	b.n	800370c <StateMachine_Run+0xc6c>
            break;
 80036fe:	bf00      	nop
 8003700:	e004      	b.n	800370c <StateMachine_Run+0xc6c>
            break;
 8003702:	bf00      	nop
 8003704:	e002      	b.n	800370c <StateMachine_Run+0xc6c>
            break;
 8003706:	bf00      	nop
 8003708:	e000      	b.n	800370c <StateMachine_Run+0xc6c>
            break;
 800370a:	bf00      	nop
        }

        if (buttons->BTN_A >= 1) {
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00b      	beq.n	800372c <StateMachine_Run+0xc8c>
            ctx->state++;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	3301      	adds	r3, #1
 800371a:	b2da      	uxtb	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A = 0;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B = 0;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	705a      	strb	r2, [r3, #1]
        }
        if (buttons->BTN_A_LONG >= 1) {
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	78db      	ldrb	r3, [r3, #3]
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 8384 	beq.w	8003e3e <StateMachine_Run+0x139e>
            ctx->state--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	3b01      	subs	r3, #1
 800373c:	b2da      	uxtb	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A      = 0;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B      = 0;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	705a      	strb	r2, [r3, #1]
            buttons->BTN_A_LONG = 0;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	70da      	strb	r2, [r3, #3]
        }
    }
        break;
 8003754:	e373      	b.n	8003e3e <StateMachine_Run+0x139e>
 8003756:	bf00      	nop
 8003758:	08018de4 	.word	0x08018de4
 800375c:	20000840 	.word	0x20000840
 8003760:	20000008 	.word	0x20000008
 8003764:	08018dec 	.word	0x08018dec
 8003768:	08018df4 	.word	0x08018df4
 800376c:	08018e00 	.word	0x08018e00
 8003770:	08018e0c 	.word	0x08018e0c
 8003774:	08018e18 	.word	0x08018e18
 8003778:	08018e20 	.word	0x08018e20
 800377c:	08018d00 	.word	0x08018d00
 8003780:	08018e2c 	.word	0x08018e2c
 8003784:	08018e34 	.word	0x08018e34
 8003788:	20000010 	.word	0x20000010
 800378c:	08018e40 	.word	0x08018e40
    /* --------------------------------------------------------------------- */
    /*                         STATE_CHRONOMETER                             */
    /* --------------------------------------------------------------------- */
    case STATE_CHRONOMETER:
    {
        ssd1306_Fill(Black);
 8003790:	2000      	movs	r0, #0
 8003792:	f7fe fd7d 	bl	8002290 <ssd1306_Fill>
        ssd1306_SetCursor(32, 32);
 8003796:	2120      	movs	r1, #32
 8003798:	2020      	movs	r0, #32
 800379a:	f7fe febb 	bl	8002514 <ssd1306_SetCursor>
        ssd1306_WriteString("chrono", Font_6x8, White);
 800379e:	4aa0      	ldr	r2, [pc, #640]	@ (8003a20 <StateMachine_Run+0xf80>)
 80037a0:	2301      	movs	r3, #1
 80037a2:	ca06      	ldmia	r2, {r1, r2}
 80037a4:	489f      	ldr	r0, [pc, #636]	@ (8003a24 <StateMachine_Run+0xf84>)
 80037a6:	f7fe fe8f 	bl	80024c8 <ssd1306_WriteString>
        ssd1306_SetCursor(32, 40);
 80037aa:	2128      	movs	r1, #40	@ 0x28
 80037ac:	2020      	movs	r0, #32
 80037ae:	f7fe feb1 	bl	8002514 <ssd1306_SetCursor>

        switch (ctx->chronostate)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	795b      	ldrb	r3, [r3, #5]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d036      	beq.n	8003828 <StateMachine_Run+0xd88>
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	dc5a      	bgt.n	8003874 <StateMachine_Run+0xdd4>
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d002      	beq.n	80037c8 <StateMachine_Run+0xd28>
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d018      	beq.n	80037f8 <StateMachine_Run+0xd58>
 80037c6:	e055      	b.n	8003874 <StateMachine_Run+0xdd4>
        {
        case STATE_RESET:
            ctx->calctime    = 0;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	615a      	str	r2, [r3, #20]
            ctx->timehandler = 0;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	61da      	str	r2, [r3, #28]

            if (buttons->BTN_B >= 1) {
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	785b      	ldrb	r3, [r3, #1]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d04f      	beq.n	800387c <StateMachine_Run+0xddc>
                ctx->chronostate++;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	795b      	ldrb	r3, [r3, #5]
 80037e0:	3301      	adds	r3, #1
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B  = 0;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	705a      	strb	r2, [r3, #1]
                ctx->starttime  = uwTick;
 80037ee:	4b8e      	ldr	r3, [pc, #568]	@ (8003a28 <StateMachine_Run+0xf88>)
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	619a      	str	r2, [r3, #24]
            }
            break;
 80037f6:	e041      	b.n	800387c <StateMachine_Run+0xddc>

        case STATE_RUN:
            ctx->calctime = uwTick - ctx->starttime + ctx->timehandler;
 80037f8:	4b8b      	ldr	r3, [pc, #556]	@ (8003a28 <StateMachine_Run+0xf88>)
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	1ad2      	subs	r2, r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	441a      	add	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	615a      	str	r2, [r3, #20]

            if (buttons->BTN_B >= 1) {
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	785b      	ldrb	r3, [r3, #1]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d035      	beq.n	8003880 <StateMachine_Run+0xde0>
                ctx->chronostate++;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	795b      	ldrb	r3, [r3, #5]
 8003818:	3301      	adds	r3, #1
 800381a:	b2da      	uxtb	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B = 0;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	705a      	strb	r2, [r3, #1]
            }
            break;
 8003826:	e02b      	b.n	8003880 <StateMachine_Run+0xde0>

        case STATE_PAUSE:
            ctx->timehandler = ctx->calctime;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	695a      	ldr	r2, [r3, #20]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	61da      	str	r2, [r3, #28]

            if (buttons->BTN_B >= 1) {
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	785b      	ldrb	r3, [r3, #1]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00c      	beq.n	8003852 <StateMachine_Run+0xdb2>
                ctx->chronostate--;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	795b      	ldrb	r3, [r3, #5]
 800383c:	3b01      	subs	r3, #1
 800383e:	b2da      	uxtb	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B  = 0;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	705a      	strb	r2, [r3, #1]
                ctx->starttime  = uwTick;
 800384a:	4b77      	ldr	r3, [pc, #476]	@ (8003a28 <StateMachine_Run+0xf88>)
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	619a      	str	r2, [r3, #24]
            }
            if (buttons->BTN_B_LONG >= 1) {
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	791b      	ldrb	r3, [r3, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d014      	beq.n	8003884 <StateMachine_Run+0xde4>
                ctx->chronostate -= 2;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	795b      	ldrb	r3, [r3, #5]
 800385e:	3b02      	subs	r3, #2
 8003860:	b2da      	uxtb	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	715a      	strb	r2, [r3, #5]
                buttons->BTN_B_LONG = 0;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	711a      	strb	r2, [r3, #4]
                ctx->timehandler = 0;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	61da      	str	r2, [r3, #28]
            }
            break;
 8003872:	e007      	b.n	8003884 <StateMachine_Run+0xde4>

        default:
            ctx->chronostate = STATE_RESET;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	715a      	strb	r2, [r3, #5]
            break;
 800387a:	e004      	b.n	8003886 <StateMachine_Run+0xde6>
            break;
 800387c:	bf00      	nop
 800387e:	e002      	b.n	8003886 <StateMachine_Run+0xde6>
            break;
 8003880:	bf00      	nop
 8003882:	e000      	b.n	8003886 <StateMachine_Run+0xde6>
            break;
 8003884:	bf00      	nop
        }

        float min     = floorf((float)ctx->calctime / 60000.0f);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	ee07 3a90 	vmov	s15, r3
 800388e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003892:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8003a2c <StateMachine_Run+0xf8c>
 8003896:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800389a:	eeb0 0a47 	vmov.f32	s0, s14
 800389e:	f015 f99d 	bl	8018bdc <floorf>
 80038a2:	ed87 0a08 	vstr	s0, [r7, #32]
        float seconde = (float)(ctx->calctime - (uint32_t)(min * 60000.0f)) / 1000.0f;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	edd7 7a08 	vldr	s15, [r7, #32]
 80038ae:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8003a2c <StateMachine_Run+0xf8c>
 80038b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038ba:	ee17 2a90 	vmov	r2, s15
 80038be:	1a9b      	subs	r3, r3, r2
 80038c0:	ee07 3a90 	vmov	s15, r3
 80038c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038c8:	eddf 6a59 	vldr	s13, [pc, #356]	@ 8003a30 <StateMachine_Run+0xf90>
 80038cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038d0:	edc7 7a07 	vstr	s15, [r7, #28]

        snprintf((char *)bufferscreen, 15, "%0.0fmin", min);
 80038d4:	6a38      	ldr	r0, [r7, #32]
 80038d6:	f7fc fe37 	bl	8000548 <__aeabi_f2d>
 80038da:	4602      	mov	r2, r0
 80038dc:	460b      	mov	r3, r1
 80038de:	e9cd 2300 	strd	r2, r3, [sp]
 80038e2:	4a54      	ldr	r2, [pc, #336]	@ (8003a34 <StateMachine_Run+0xf94>)
 80038e4:	210f      	movs	r1, #15
 80038e6:	4854      	ldr	r0, [pc, #336]	@ (8003a38 <StateMachine_Run+0xf98>)
 80038e8:	f011 fca4 	bl	8015234 <sniprintf>
        ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80038ec:	4a53      	ldr	r2, [pc, #332]	@ (8003a3c <StateMachine_Run+0xf9c>)
 80038ee:	2301      	movs	r3, #1
 80038f0:	ca06      	ldmia	r2, {r1, r2}
 80038f2:	4851      	ldr	r0, [pc, #324]	@ (8003a38 <StateMachine_Run+0xf98>)
 80038f4:	f7fe fde8 	bl	80024c8 <ssd1306_WriteString>

        ssd1306_SetCursor(32, 50);
 80038f8:	2132      	movs	r1, #50	@ 0x32
 80038fa:	2020      	movs	r0, #32
 80038fc:	f7fe fe0a 	bl	8002514 <ssd1306_SetCursor>
        snprintf((char *)bufferscreen, 15, "%0.3fs", seconde);
 8003900:	69f8      	ldr	r0, [r7, #28]
 8003902:	f7fc fe21 	bl	8000548 <__aeabi_f2d>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	e9cd 2300 	strd	r2, r3, [sp]
 800390e:	4a4c      	ldr	r2, [pc, #304]	@ (8003a40 <StateMachine_Run+0xfa0>)
 8003910:	210f      	movs	r1, #15
 8003912:	4849      	ldr	r0, [pc, #292]	@ (8003a38 <StateMachine_Run+0xf98>)
 8003914:	f011 fc8e 	bl	8015234 <sniprintf>
        ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003918:	4a48      	ldr	r2, [pc, #288]	@ (8003a3c <StateMachine_Run+0xf9c>)
 800391a:	2301      	movs	r3, #1
 800391c:	ca06      	ldmia	r2, {r1, r2}
 800391e:	4846      	ldr	r0, [pc, #280]	@ (8003a38 <StateMachine_Run+0xf98>)
 8003920:	f7fe fdd2 	bl	80024c8 <ssd1306_WriteString>

        if (buttons->BTN_A >= 1) {
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00b      	beq.n	8003944 <StateMachine_Run+0xea4>
            ctx->state++;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	3301      	adds	r3, #1
 8003932:	b2da      	uxtb	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A = 0;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B = 0;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	705a      	strb	r2, [r3, #1]
        }
        if (buttons->BTN_A_LONG >= 1) {
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	78db      	ldrb	r3, [r3, #3]
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 827a 	beq.w	8003e42 <StateMachine_Run+0x13a2>
            ctx->state--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	3b01      	subs	r3, #1
 8003954:	b2da      	uxtb	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	701a      	strb	r2, [r3, #0]
            buttons->BTN_A      = 0;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	701a      	strb	r2, [r3, #0]
            buttons->BTN_B      = 0;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	705a      	strb	r2, [r3, #1]
            buttons->BTN_A_LONG = 0;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	70da      	strb	r2, [r3, #3]
        }
    }
        break;
 800396c:	e269      	b.n	8003e42 <StateMachine_Run+0x13a2>
    /* --------------------------------------------------------------------- */
    /*                             STATE_ACCEL                               */
    /* --------------------------------------------------------------------- */
    case STATE_ACCEL:
    {
        ssd1306_Fill(Black);
 800396e:	2000      	movs	r0, #0
 8003970:	f7fe fc8e 	bl	8002290 <ssd1306_Fill>
        ssd1306_SetCursor(32, 32);
 8003974:	2120      	movs	r1, #32
 8003976:	2020      	movs	r0, #32
 8003978:	f7fe fdcc 	bl	8002514 <ssd1306_SetCursor>
        ssd1306_WriteString("0-100", Font_6x8, White);
 800397c:	4a28      	ldr	r2, [pc, #160]	@ (8003a20 <StateMachine_Run+0xf80>)
 800397e:	2301      	movs	r3, #1
 8003980:	ca06      	ldmia	r2, {r1, r2}
 8003982:	4830      	ldr	r0, [pc, #192]	@ (8003a44 <StateMachine_Run+0xfa4>)
 8003984:	f7fe fda0 	bl	80024c8 <ssd1306_WriteString>

        switch (ctx->accelstate)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	799b      	ldrb	r3, [r3, #6]
 800398c:	2b04      	cmp	r3, #4
 800398e:	f200 8242 	bhi.w	8003e16 <StateMachine_Run+0x1376>
 8003992:	a201      	add	r2, pc, #4	@ (adr r2, 8003998 <StateMachine_Run+0xef8>)
 8003994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003998:	080039ad 	.word	0x080039ad
 800399c:	08003a4d 	.word	0x08003a4d
 80039a0:	08003aef 	.word	0x08003aef
 80039a4:	08003bb7 	.word	0x08003bb7
 80039a8:	08003cf5 	.word	0x08003cf5
        {
        case WAITFORGPS:
            ssd1306_SetCursor(32, 40);
 80039ac:	2128      	movs	r1, #40	@ 0x28
 80039ae:	2020      	movs	r0, #32
 80039b0:	f7fe fdb0 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("GPS fix", Font_7x10, White);
 80039b4:	4a21      	ldr	r2, [pc, #132]	@ (8003a3c <StateMachine_Run+0xf9c>)
 80039b6:	2301      	movs	r3, #1
 80039b8:	ca06      	ldmia	r2, {r1, r2}
 80039ba:	4823      	ldr	r0, [pc, #140]	@ (8003a48 <StateMachine_Run+0xfa8>)
 80039bc:	f7fe fd84 	bl	80024c8 <ssd1306_WriteString>

            if (gps->fixType >= 2) {
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d905      	bls.n	80039d6 <StateMachine_Run+0xf36>
                ctx->accelstate++;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	799b      	ldrb	r3, [r3, #6]
 80039ce:	3301      	adds	r3, #1
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	719a      	strb	r2, [r3, #6]
            }

            if (buttons->BTN_A >= 1) {
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00b      	beq.n	80039f6 <StateMachine_Run+0xf56>
                ctx->state -= 4;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	3b04      	subs	r3, #4
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A = 0;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B = 0;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_A_LONG >= 1) {
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	78db      	ldrb	r3, [r3, #3]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	f000 820f 	beq.w	8003e1e <StateMachine_Run+0x137e>
                ctx->state--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A      = 0;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B      = 0;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	705a      	strb	r2, [r3, #1]
                buttons->BTN_A_LONG = 0;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	70da      	strb	r2, [r3, #3]
            }
            break;
 8003a1e:	e1fe      	b.n	8003e1e <StateMachine_Run+0x137e>
 8003a20:	20000008 	.word	0x20000008
 8003a24:	08018e4c 	.word	0x08018e4c
 8003a28:	20000eb4 	.word	0x20000eb4
 8003a2c:	476a6000 	.word	0x476a6000
 8003a30:	447a0000 	.word	0x447a0000
 8003a34:	08018e54 	.word	0x08018e54
 8003a38:	20000840 	.word	0x20000840
 8003a3c:	20000010 	.word	0x20000010
 8003a40:	08018e60 	.word	0x08018e60
 8003a44:	08018e68 	.word	0x08018e68
 8003a48:	08018e70 	.word	0x08018e70

        case WAITFORPUSH:
            ctx->timecounter++;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8c1b      	ldrh	r3, [r3, #32]
 8003a50:	3301      	adds	r3, #1
 8003a52:	b29a      	uxth	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	841a      	strh	r2, [r3, #32]
            if (ctx->timecounter >= 10) {
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8c1b      	ldrh	r3, [r3, #32]
 8003a5c:	2b09      	cmp	r3, #9
 8003a5e:	d902      	bls.n	8003a66 <StateMachine_Run+0xfc6>
                ctx->timecounter = 0;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	841a      	strh	r2, [r3, #32]
            }

            if ((ctx->timecounter % 2) == 0) {
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8c1b      	ldrh	r3, [r3, #32]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d109      	bne.n	8003a88 <StateMachine_Run+0xfe8>
                ssd1306_SetCursor(32, 40);
 8003a74:	2128      	movs	r1, #40	@ 0x28
 8003a76:	2020      	movs	r0, #32
 8003a78:	f7fe fd4c 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("Push B", Font_7x10, White);
 8003a7c:	4a8f      	ldr	r2, [pc, #572]	@ (8003cbc <StateMachine_Run+0x121c>)
 8003a7e:	2301      	movs	r3, #1
 8003a80:	ca06      	ldmia	r2, {r1, r2}
 8003a82:	488f      	ldr	r0, [pc, #572]	@ (8003cc0 <StateMachine_Run+0x1220>)
 8003a84:	f7fe fd20 	bl	80024c8 <ssd1306_WriteString>
            }

            if (buttons->BTN_B_LONG >= 1) {
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	791b      	ldrb	r3, [r3, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d009      	beq.n	8003aa4 <StateMachine_Run+0x1004>
                ctx->accelstate++;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	799b      	ldrb	r3, [r3, #6]
 8003a94:	3301      	adds	r3, #1
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	719a      	strb	r2, [r3, #6]
                buttons->BTN_B_LONG = 0;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	711a      	strb	r2, [r3, #4]
                    buttons->BTN_A      = 0;
                    buttons->BTN_B      = 0;
                    buttons->BTN_A_LONG = 0;
                }
            }
            break;
 8003aa2:	e1be      	b.n	8003e22 <StateMachine_Run+0x1382>
                if (buttons->BTN_A >= 1) {
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00b      	beq.n	8003ac4 <StateMachine_Run+0x1024>
                    ctx->state -= 4;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	3b04      	subs	r3, #4
 8003ab2:	b2da      	uxtb	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_A = 0;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_B = 0;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	705a      	strb	r2, [r3, #1]
                if (buttons->BTN_A_LONG >= 1) {
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	78db      	ldrb	r3, [r3, #3]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 81aa 	beq.w	8003e22 <StateMachine_Run+0x1382>
                    ctx->state--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	b2da      	uxtb	r2, r3
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_A      = 0;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	701a      	strb	r2, [r3, #0]
                    buttons->BTN_B      = 0;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	705a      	strb	r2, [r3, #1]
                    buttons->BTN_A_LONG = 0;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	70da      	strb	r2, [r3, #3]
            break;
 8003aec:	e199      	b.n	8003e22 <StateMachine_Run+0x1382>

        case WAITFORSTOP:
            if (gps->fgSpeed <= 1.0f) {
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003af4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b00:	d847      	bhi.n	8003b92 <StateMachine_Run+0x10f2>
                ssd1306_SetCursor(56, 40);
 8003b02:	2128      	movs	r1, #40	@ 0x28
 8003b04:	2038      	movs	r0, #56	@ 0x38
 8003b06:	f7fe fd05 	bl	8002514 <ssd1306_SetCursor>
                snprintf((char *)bufferscreen, 15, "%d", 3 - ctx->counterforstart);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003b10:	f1c3 0303 	rsb	r3, r3, #3
 8003b14:	4a6b      	ldr	r2, [pc, #428]	@ (8003cc4 <StateMachine_Run+0x1224>)
 8003b16:	210f      	movs	r1, #15
 8003b18:	486b      	ldr	r0, [pc, #428]	@ (8003cc8 <StateMachine_Run+0x1228>)
 8003b1a:	f011 fb8b 	bl	8015234 <sniprintf>
                ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8003b1e:	4a6b      	ldr	r2, [pc, #428]	@ (8003ccc <StateMachine_Run+0x122c>)
 8003b20:	2301      	movs	r3, #1
 8003b22:	ca06      	ldmia	r2, {r1, r2}
 8003b24:	4868      	ldr	r0, [pc, #416]	@ (8003cc8 <StateMachine_Run+0x1228>)
 8003b26:	f7fe fccf 	bl	80024c8 <ssd1306_WriteString>

                ctx->indexcounterforstart++;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003b2e:	3301      	adds	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	849a      	strh	r2, [r3, #36]	@ 0x24
                if ((ctx->indexcounterforstart % 10) == 0) {
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8003b3a:	4b65      	ldr	r3, [pc, #404]	@ (8003cd0 <StateMachine_Run+0x1230>)
 8003b3c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b40:	08d9      	lsrs	r1, r3, #3
 8003b42:	460b      	mov	r3, r1
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d107      	bne.n	8003b62 <StateMachine_Run+0x10c2>
                    ctx->counterforstart++;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003b58:	3301      	adds	r3, #1
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                }

                if (ctx->counterforstart == 3) {
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	f040 815c 	bne.w	8003e26 <StateMachine_Run+0x1386>
                    ctx->accelstate++;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	799b      	ldrb	r3, [r3, #6]
 8003b72:	3301      	adds	r3, #1
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	719a      	strb	r2, [r3, #6]
                    ctx->counterforstart      = 0;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                    ctx->indexcounterforstart = 0;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	849a      	strh	r2, [r3, #36]	@ 0x24
                    ctx->accel_start_time=uwTick;
 8003b88:	4b52      	ldr	r3, [pc, #328]	@ (8003cd4 <StateMachine_Run+0x1234>)
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	629a      	str	r2, [r3, #40]	@ 0x28
                ssd1306_SetCursor(32, 40);
                ssd1306_WriteString("Please stop", Font_6x8, White);
                ctx->counterforstart      = 0;
                ctx->indexcounterforstart = 0;
            }
            break;
 8003b90:	e149      	b.n	8003e26 <StateMachine_Run+0x1386>
                ssd1306_SetCursor(32, 40);
 8003b92:	2128      	movs	r1, #40	@ 0x28
 8003b94:	2020      	movs	r0, #32
 8003b96:	f7fe fcbd 	bl	8002514 <ssd1306_SetCursor>
                ssd1306_WriteString("Please stop", Font_6x8, White);
 8003b9a:	4a4f      	ldr	r2, [pc, #316]	@ (8003cd8 <StateMachine_Run+0x1238>)
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	ca06      	ldmia	r2, {r1, r2}
 8003ba0:	484e      	ldr	r0, [pc, #312]	@ (8003cdc <StateMachine_Run+0x123c>)
 8003ba2:	f7fe fc91 	bl	80024c8 <ssd1306_WriteString>
                ctx->counterforstart      = 0;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
                ctx->indexcounterforstart = 0;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	849a      	strh	r2, [r3, #36]	@ 0x24
            break;
 8003bb4:	e137      	b.n	8003e26 <StateMachine_Run+0x1386>

        case INRUN:
        {
            float speed_kmh = gps->fgSpeed * 3.6f;
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 8003bbc:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003ce0 <StateMachine_Run+0x1240>
 8003bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

            if ((speed_kmh >= 50.0f) && (ctx->flag_50kmh == 0)) {
 8003bc8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003bcc:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8003ce4 <StateMachine_Run+0x1244>
 8003bd0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bd8:	db18      	blt.n	8003c0c <StateMachine_Run+0x116c>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d113      	bne.n	8003c0c <StateMachine_Run+0x116c>
                ctx->time50kmh  = (float)(uwTick-ctx->accel_start_time)/1000.0f;
 8003be4:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd4 <StateMachine_Run+0x1234>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	ee07 3a90 	vmov	s15, r3
 8003bf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003bf6:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 8003ce8 <StateMachine_Run+0x1248>
 8003bfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
                ctx->flag_50kmh = 1;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
            }

            if ((speed_kmh >= 100.0f) && (ctx->flag_100kmh == 0)) {
 8003c0c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003c10:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8003cec <StateMachine_Run+0x124c>
 8003c14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c1c:	db1e      	blt.n	8003c5c <StateMachine_Run+0x11bc>
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d119      	bne.n	8003c5c <StateMachine_Run+0x11bc>
                ctx->time100kmh  = (float)(uwTick-ctx->accel_start_time)/1000.0f;
 8003c28:	4b2a      	ldr	r3, [pc, #168]	@ (8003cd4 <StateMachine_Run+0x1234>)
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	ee07 3a90 	vmov	s15, r3
 8003c36:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c3a:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8003ce8 <StateMachine_Run+0x1248>
 8003c3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
                ctx->flag_100kmh = 1;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                ctx->accelstate++;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	799b      	ldrb	r3, [r3, #6]
 8003c54:	3301      	adds	r3, #1
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	719a      	strb	r2, [r3, #6]
            }

            ssd1306_SetCursor(32, 40);
 8003c5c:	2128      	movs	r1, #40	@ 0x28
 8003c5e:	2020      	movs	r0, #32
 8003c60:	f7fe fc58 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1f", speed_kmh);
 8003c64:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c66:	f7fc fc6f 	bl	8000548 <__aeabi_f2d>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	e9cd 2300 	strd	r2, r3, [sp]
 8003c72:	4a1f      	ldr	r2, [pc, #124]	@ (8003cf0 <StateMachine_Run+0x1250>)
 8003c74:	210f      	movs	r1, #15
 8003c76:	4814      	ldr	r0, [pc, #80]	@ (8003cc8 <StateMachine_Run+0x1228>)
 8003c78:	f011 fadc 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8003c7c:	4a13      	ldr	r2, [pc, #76]	@ (8003ccc <StateMachine_Run+0x122c>)
 8003c7e:	2301      	movs	r3, #1
 8003c80:	ca06      	ldmia	r2, {r1, r2}
 8003c82:	4811      	ldr	r0, [pc, #68]	@ (8003cc8 <StateMachine_Run+0x1228>)
 8003c84:	f7fe fc20 	bl	80024c8 <ssd1306_WriteString>

            if ((buttons->BTN_B_LONG >= 1) || ((ctx->flag_100kmh == 1)&&(ctx->flag_50kmh == 1))) {
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	791b      	ldrb	r3, [r3, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10b      	bne.n	8003ca8 <StateMachine_Run+0x1208>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	f040 80c7 	bne.w	8003e2a <StateMachine_Run+0x138a>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	f040 80c1 	bne.w	8003e2a <StateMachine_Run+0x138a>
                ctx->accelstate++;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	799b      	ldrb	r3, [r3, #6]
 8003cac:	3301      	adds	r3, #1
 8003cae:	b2da      	uxtb	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	719a      	strb	r2, [r3, #6]
                buttons->BTN_B_LONG = 0;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	711a      	strb	r2, [r3, #4]
            }
        }
            break;
 8003cba:	e0b6      	b.n	8003e2a <StateMachine_Run+0x138a>
 8003cbc:	20000010 	.word	0x20000010
 8003cc0:	08018e78 	.word	0x08018e78
 8003cc4:	08018e80 	.word	0x08018e80
 8003cc8:	20000840 	.word	0x20000840
 8003ccc:	20000018 	.word	0x20000018
 8003cd0:	cccccccd 	.word	0xcccccccd
 8003cd4:	20000eb4 	.word	0x20000eb4
 8003cd8:	20000008 	.word	0x20000008
 8003cdc:	08018e84 	.word	0x08018e84
 8003ce0:	40666666 	.word	0x40666666
 8003ce4:	42480000 	.word	0x42480000
 8003ce8:	447a0000 	.word	0x447a0000
 8003cec:	42c80000 	.word	0x42c80000
 8003cf0:	08018d00 	.word	0x08018d00

        case RESULT:
            ssd1306_Fill(Black);
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	f7fe facb 	bl	8002290 <ssd1306_Fill>

            ssd1306_SetCursor(32, 32);
 8003cfa:	2120      	movs	r1, #32
 8003cfc:	2020      	movs	r0, #32
 8003cfe:	f7fe fc09 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("0-50kmh", Font_6x8, White);
 8003d02:	4a52      	ldr	r2, [pc, #328]	@ (8003e4c <StateMachine_Run+0x13ac>)
 8003d04:	2301      	movs	r3, #1
 8003d06:	ca06      	ldmia	r2, {r1, r2}
 8003d08:	4851      	ldr	r0, [pc, #324]	@ (8003e50 <StateMachine_Run+0x13b0>)
 8003d0a:	f7fe fbdd 	bl	80024c8 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 40);
 8003d0e:	2128      	movs	r1, #40	@ 0x28
 8003d10:	2020      	movs	r0, #32
 8003d12:	f7fe fbff 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1fs", ctx->time50kmh);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7fc fc14 	bl	8000548 <__aeabi_f2d>
 8003d20:	4602      	mov	r2, r0
 8003d22:	460b      	mov	r3, r1
 8003d24:	e9cd 2300 	strd	r2, r3, [sp]
 8003d28:	4a4a      	ldr	r2, [pc, #296]	@ (8003e54 <StateMachine_Run+0x13b4>)
 8003d2a:	210f      	movs	r1, #15
 8003d2c:	484a      	ldr	r0, [pc, #296]	@ (8003e58 <StateMachine_Run+0x13b8>)
 8003d2e:	f011 fa81 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d32:	4a46      	ldr	r2, [pc, #280]	@ (8003e4c <StateMachine_Run+0x13ac>)
 8003d34:	2301      	movs	r3, #1
 8003d36:	ca06      	ldmia	r2, {r1, r2}
 8003d38:	4847      	ldr	r0, [pc, #284]	@ (8003e58 <StateMachine_Run+0x13b8>)
 8003d3a:	f7fe fbc5 	bl	80024c8 <ssd1306_WriteString>

            ssd1306_SetCursor(32, 48);
 8003d3e:	2130      	movs	r1, #48	@ 0x30
 8003d40:	2020      	movs	r0, #32
 8003d42:	f7fe fbe7 	bl	8002514 <ssd1306_SetCursor>
            ssd1306_WriteString("0-100kmh", Font_6x8, White);
 8003d46:	4a41      	ldr	r2, [pc, #260]	@ (8003e4c <StateMachine_Run+0x13ac>)
 8003d48:	2301      	movs	r3, #1
 8003d4a:	ca06      	ldmia	r2, {r1, r2}
 8003d4c:	4843      	ldr	r0, [pc, #268]	@ (8003e5c <StateMachine_Run+0x13bc>)
 8003d4e:	f7fe fbbb 	bl	80024c8 <ssd1306_WriteString>
            ssd1306_SetCursor(32, 56);
 8003d52:	2138      	movs	r1, #56	@ 0x38
 8003d54:	2020      	movs	r0, #32
 8003d56:	f7fe fbdd 	bl	8002514 <ssd1306_SetCursor>
            snprintf((char *)bufferscreen, 15, "%0.1fs", ctx->time100kmh);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fc fbf2 	bl	8000548 <__aeabi_f2d>
 8003d64:	4602      	mov	r2, r0
 8003d66:	460b      	mov	r3, r1
 8003d68:	e9cd 2300 	strd	r2, r3, [sp]
 8003d6c:	4a39      	ldr	r2, [pc, #228]	@ (8003e54 <StateMachine_Run+0x13b4>)
 8003d6e:	210f      	movs	r1, #15
 8003d70:	4839      	ldr	r0, [pc, #228]	@ (8003e58 <StateMachine_Run+0x13b8>)
 8003d72:	f011 fa5f 	bl	8015234 <sniprintf>
            ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d76:	4a35      	ldr	r2, [pc, #212]	@ (8003e4c <StateMachine_Run+0x13ac>)
 8003d78:	2301      	movs	r3, #1
 8003d7a:	ca06      	ldmia	r2, {r1, r2}
 8003d7c:	4836      	ldr	r0, [pc, #216]	@ (8003e58 <StateMachine_Run+0x13b8>)
 8003d7e:	f7fe fba3 	bl	80024c8 <ssd1306_WriteString>

            if ((buttons->BTN_A >= 1) ||(buttons->BTN_B >= 1) ||(buttons->BTN_A_LONG >= 1)) {
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d107      	bne.n	8003d9a <StateMachine_Run+0x12fa>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	785b      	ldrb	r3, [r3, #1]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d103      	bne.n	8003d9a <StateMachine_Run+0x12fa>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	78db      	ldrb	r3, [r3, #3]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d012      	beq.n	8003dc0 <StateMachine_Run+0x1320>

                ctx->time50kmh   = 0.0f;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f04f 0200 	mov.w	r2, #0
 8003da0:	62da      	str	r2, [r3, #44]	@ 0x2c
                ctx->time100kmh  = 0.0f;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	631a      	str	r2, [r3, #48]	@ 0x30
                ctx->flag_50kmh  = 0;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                ctx->flag_100kmh = 0;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                ctx->accelstate  = WAITFORGPS;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	719a      	strb	r2, [r3, #6]
            }

            if (buttons->BTN_A >= 1) {
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00b      	beq.n	8003de0 <StateMachine_Run+0x1340>
                ctx->state -= 4;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	3b04      	subs	r3, #4
 8003dce:	b2da      	uxtb	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A = 0;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B = 0;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	705a      	strb	r2, [r3, #1]
            }
            if (buttons->BTN_A_LONG >= 1) {
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	78db      	ldrb	r3, [r3, #3]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00e      	beq.n	8003e06 <StateMachine_Run+0x1366>
                ctx->state--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	701a      	strb	r2, [r3, #0]
                buttons->BTN_A      = 0;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
                buttons->BTN_B      = 0;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	705a      	strb	r2, [r3, #1]
                buttons->BTN_A_LONG = 0;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	70da      	strb	r2, [r3, #3]
            }
            if (buttons->BTN_B >= 1) {
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	785b      	ldrb	r3, [r3, #1]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00f      	beq.n	8003e2e <StateMachine_Run+0x138e>
                buttons->BTN_B = 0;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	705a      	strb	r2, [r3, #1]
            }
            break;
 8003e14:	e00b      	b.n	8003e2e <StateMachine_Run+0x138e>

        default:
            ctx->accelstate = WAITFORGPS;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	719a      	strb	r2, [r3, #6]
            break;
 8003e1c:	e008      	b.n	8003e30 <StateMachine_Run+0x1390>
            break;
 8003e1e:	bf00      	nop
 8003e20:	e010      	b.n	8003e44 <StateMachine_Run+0x13a4>
            break;
 8003e22:	bf00      	nop
 8003e24:	e00e      	b.n	8003e44 <StateMachine_Run+0x13a4>
            break;
 8003e26:	bf00      	nop
 8003e28:	e00c      	b.n	8003e44 <StateMachine_Run+0x13a4>
            break;
 8003e2a:	bf00      	nop
 8003e2c:	e00a      	b.n	8003e44 <StateMachine_Run+0x13a4>
            break;
 8003e2e:	bf00      	nop
        }
    }
        break;
 8003e30:	e008      	b.n	8003e44 <StateMachine_Run+0x13a4>

    default:
        ctx->state = STATE_SPEED;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	701a      	strb	r2, [r3, #0]
        break;
 8003e38:	e004      	b.n	8003e44 <StateMachine_Run+0x13a4>
        break;
 8003e3a:	bf00      	nop
 8003e3c:	e002      	b.n	8003e44 <StateMachine_Run+0x13a4>
        break;
 8003e3e:	bf00      	nop
 8003e40:	e000      	b.n	8003e44 <StateMachine_Run+0x13a4>
        break;
 8003e42:	bf00      	nop
    }
}
 8003e44:	bf00      	nop
 8003e46:	3730      	adds	r7, #48	@ 0x30
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bdb0      	pop	{r4, r5, r7, pc}
 8003e4c:	20000008 	.word	0x20000008
 8003e50:	08018e90 	.word	0x08018e90
 8003e54:	08018e98 	.word	0x08018e98
 8003e58:	20000840 	.word	0x20000840
 8003e5c:	08018ea0 	.word	0x08018ea0

08003e60 <set_time>:

void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	71fb      	strb	r3, [r7, #7]
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	71bb      	strb	r3, [r7, #6]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 8003e72:	f107 030c 	add.w	r3, r7, #12
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	609a      	str	r2, [r3, #8]
 8003e7e:	60da      	str	r2, [r3, #12]
 8003e80:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 8003e86:	79bb      	ldrb	r3, [r7, #6]
 8003e88:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 8003e8a:	797b      	ldrb	r3, [r7, #5]
 8003e8c:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003e96:	f107 030c 	add.w	r3, r7, #12
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4806      	ldr	r0, [pc, #24]	@ (8003eb8 <set_time+0x58>)
 8003ea0:	f006 faf8 	bl	800a494 <HAL_RTC_SetTime>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <set_time+0x4e>
	{
		Error_Handler();
 8003eaa:	f7fe f815 	bl	8001ed8 <Error_Handler>
	}
}
 8003eae:	bf00      	nop
 8003eb0:	3720      	adds	r7, #32
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000874 	.word	0x20000874

08003ebc <get_time_date>:
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
}


void get_time_date(AppStateMachineContext * context)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8003ec4:	f107 0308 	add.w	r3, r7, #8
 8003ec8:	2200      	movs	r2, #0
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4811      	ldr	r0, [pc, #68]	@ (8003f14 <get_time_date+0x58>)
 8003ece:	f006 fb7e 	bl	800a5ce <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8003ed2:	f107 031c 	add.w	r3, r7, #28
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	4619      	mov	r1, r3
 8003eda:	480e      	ldr	r0, [pc, #56]	@ (8003f14 <get_time_date+0x58>)
 8003edc:	f006 fbd3 	bl	800a686 <HAL_RTC_GetDate>

  context->SEC=gTime.Seconds;
 8003ee0:	7aba      	ldrb	r2, [r7, #10]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	735a      	strb	r2, [r3, #13]
  context->HR=gTime.Hours;
 8003ee6:	7a3a      	ldrb	r2, [r7, #8]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	73da      	strb	r2, [r3, #15]
  context->MINUTE=gTime.Minutes;
 8003eec:	7a7a      	ldrb	r2, [r7, #9]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	739a      	strb	r2, [r3, #14]
  context->JOURS=gDate.Date;
 8003ef2:	7fba      	ldrb	r2, [r7, #30]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	741a      	strb	r2, [r3, #16]
  context->MOIS=gDate.Month;
 8003ef8:	7f7a      	ldrb	r2, [r7, #29]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	745a      	strb	r2, [r3, #17]
  context->ANNEE=gDate.Year+2000;
 8003efe:	7ffb      	ldrb	r3, [r7, #31]
 8003f00:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	825a      	strh	r2, [r3, #18]
}
 8003f0a:	bf00      	nop
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	20000874 	.word	0x20000874

08003f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1e:	4b11      	ldr	r3, [pc, #68]	@ (8003f64 <HAL_MspInit+0x4c>)
 8003f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f22:	4a10      	ldr	r2, [pc, #64]	@ (8003f64 <HAL_MspInit+0x4c>)
 8003f24:	f043 0301 	orr.w	r3, r3, #1
 8003f28:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8003f64 <HAL_MspInit+0x4c>)
 8003f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	607b      	str	r3, [r7, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f36:	4b0b      	ldr	r3, [pc, #44]	@ (8003f64 <HAL_MspInit+0x4c>)
 8003f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f64 <HAL_MspInit+0x4c>)
 8003f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f40:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f42:	4b08      	ldr	r3, [pc, #32]	@ (8003f64 <HAL_MspInit+0x4c>)
 8003f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f4e:	2200      	movs	r2, #0
 8003f50:	210f      	movs	r1, #15
 8003f52:	f06f 0001 	mvn.w	r0, #1
 8003f56:	f002 f9ed 	bl	8006334 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f5a:	bf00      	nop
 8003f5c:	3708      	adds	r7, #8
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	40021000 	.word	0x40021000

08003f68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b08c      	sub	sp, #48	@ 0x30
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003f76:	4b2e      	ldr	r3, [pc, #184]	@ (8004030 <HAL_InitTick+0xc8>)
 8003f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8004030 <HAL_InitTick+0xc8>)
 8003f7c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f80:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f82:	4b2b      	ldr	r3, [pc, #172]	@ (8004030 <HAL_InitTick+0xc8>)
 8003f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f8a:	60bb      	str	r3, [r7, #8]
 8003f8c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f8e:	f107 020c 	add.w	r2, r7, #12
 8003f92:	f107 0310 	add.w	r3, r7, #16
 8003f96:	4611      	mov	r1, r2
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f005 fe79 	bl	8009c90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003f9e:	f005 fe61 	bl	8009c64 <HAL_RCC_GetPCLK2Freq>
 8003fa2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	4a23      	ldr	r2, [pc, #140]	@ (8004034 <HAL_InitTick+0xcc>)
 8003fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fac:	0c9b      	lsrs	r3, r3, #18
 8003fae:	3b01      	subs	r3, #1
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003fb2:	4b21      	ldr	r3, [pc, #132]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fb4:	4a21      	ldr	r2, [pc, #132]	@ (800403c <HAL_InitTick+0xd4>)
 8003fb6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003fbe:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fd2:	4b19      	ldr	r3, [pc, #100]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003fd8:	4817      	ldr	r0, [pc, #92]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fda:	f007 fb9d 	bl	800b718 <HAL_TIM_Base_Init>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d11b      	bne.n	8004024 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003fec:	4812      	ldr	r0, [pc, #72]	@ (8004038 <HAL_InitTick+0xd0>)
 8003fee:	f007 fbf5 	bl	800b7dc <HAL_TIM_Base_Start_IT>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003ff8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d111      	bne.n	8004024 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004000:	2019      	movs	r0, #25
 8004002:	f002 f9b3 	bl	800636c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b0f      	cmp	r3, #15
 800400a:	d808      	bhi.n	800401e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800400c:	2200      	movs	r2, #0
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	2019      	movs	r0, #25
 8004012:	f002 f98f 	bl	8006334 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004016:	4a0a      	ldr	r2, [pc, #40]	@ (8004040 <HAL_InitTick+0xd8>)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6013      	str	r3, [r2, #0]
 800401c:	e002      	b.n	8004024 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004024:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8004028:	4618      	mov	r0, r3
 800402a:	3730      	adds	r7, #48	@ 0x30
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40021000 	.word	0x40021000
 8004034:	431bde83 	.word	0x431bde83
 8004038:	20000d94 	.word	0x20000d94
 800403c:	40012c00 	.word	0x40012c00
 8004040:	20000024 	.word	0x20000024

08004044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004048:	bf00      	nop
 800404a:	e7fd      	b.n	8004048 <NMI_Handler+0x4>

0800404c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004050:	bf00      	nop
 8004052:	e7fd      	b.n	8004050 <HardFault_Handler+0x4>

08004054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004058:	bf00      	nop
 800405a:	e7fd      	b.n	8004058 <MemManage_Handler+0x4>

0800405c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004060:	bf00      	nop
 8004062:	e7fd      	b.n	8004060 <BusFault_Handler+0x4>

08004064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004068:	bf00      	nop
 800406a:	e7fd      	b.n	8004068 <UsageFault_Handler+0x4>

0800406c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004070:	bf00      	nop
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
	...

0800407c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004080:	4802      	ldr	r0, [pc, #8]	@ (800408c <DMA1_Channel1_IRQHandler+0x10>)
 8004082:	f002 fad7 	bl	8006634 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004086:	bf00      	nop
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000398 	.word	0x20000398

08004090 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004094:	4802      	ldr	r0, [pc, #8]	@ (80040a0 <DMA1_Channel2_IRQHandler+0x10>)
 8004096:	f002 facd 	bl	8006634 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800409a:	bf00      	nop
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	200008fc 	.word	0x200008fc

080040a4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80040a8:	4802      	ldr	r0, [pc, #8]	@ (80040b4 <DMA1_Channel3_IRQHandler+0x10>)
 80040aa:	f002 fac3 	bl	8006634 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80040ae:	bf00      	nop
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000944 	.word	0x20000944

080040b8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80040bc:	4802      	ldr	r0, [pc, #8]	@ (80040c8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80040be:	f007 fbe1 	bl	800b884 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80040c2:	bf00      	nop
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20000d94 	.word	0x20000d94

080040cc <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80040d0:	4802      	ldr	r0, [pc, #8]	@ (80040dc <USB_IRQHandler+0x10>)
 80040d2:	f003 fb44 	bl	800775e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80040d6:	bf00      	nop
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	20006500 	.word	0x20006500

080040e0 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart_rx);
 80040e4:	4802      	ldr	r0, [pc, #8]	@ (80040f0 <DMA2_Channel7_IRQHandler+0x10>)
 80040e6:	f002 faa5 	bl	8006634 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000e6c 	.word	0x20000e6c

080040f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	af00      	add	r7, sp, #0
  return 1;
 80040f8:	2301      	movs	r3, #1
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <_kill>:

int _kill(int pid, int sig)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800410e:	f011 f9dd 	bl	80154cc <__errno>
 8004112:	4603      	mov	r3, r0
 8004114:	2216      	movs	r2, #22
 8004116:	601a      	str	r2, [r3, #0]
  return -1;
 8004118:	f04f 33ff 	mov.w	r3, #4294967295
}
 800411c:	4618      	mov	r0, r3
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <_exit>:

void _exit (int status)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800412c:	f04f 31ff 	mov.w	r1, #4294967295
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f7ff ffe7 	bl	8004104 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004136:	bf00      	nop
 8004138:	e7fd      	b.n	8004136 <_exit+0x12>

0800413a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b086      	sub	sp, #24
 800413e:	af00      	add	r7, sp, #0
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	60b9      	str	r1, [r7, #8]
 8004144:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004146:	2300      	movs	r3, #0
 8004148:	617b      	str	r3, [r7, #20]
 800414a:	e00a      	b.n	8004162 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800414c:	f3af 8000 	nop.w
 8004150:	4601      	mov	r1, r0
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	60ba      	str	r2, [r7, #8]
 8004158:	b2ca      	uxtb	r2, r1
 800415a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	3301      	adds	r3, #1
 8004160:	617b      	str	r3, [r7, #20]
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	429a      	cmp	r2, r3
 8004168:	dbf0      	blt.n	800414c <_read+0x12>
  }

  return len;
 800416a:	687b      	ldr	r3, [r7, #4]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004180:	2300      	movs	r3, #0
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	e009      	b.n	800419a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	60ba      	str	r2, [r7, #8]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	3301      	adds	r3, #1
 8004198:	617b      	str	r3, [r7, #20]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	429a      	cmp	r2, r3
 80041a0:	dbf1      	blt.n	8004186 <_write+0x12>
  }
  return len;
 80041a2:	687b      	ldr	r3, [r7, #4]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <_close>:

int _close(int file)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80041b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80041d4:	605a      	str	r2, [r3, #4]
  return 0;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <_isatty>:

int _isatty(int file)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041ec:	2301      	movs	r3, #1
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr

080041fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b085      	sub	sp, #20
 80041fe:	af00      	add	r7, sp, #0
 8004200:	60f8      	str	r0, [r7, #12]
 8004202:	60b9      	str	r1, [r7, #8]
 8004204:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800421c:	4a14      	ldr	r2, [pc, #80]	@ (8004270 <_sbrk+0x5c>)
 800421e:	4b15      	ldr	r3, [pc, #84]	@ (8004274 <_sbrk+0x60>)
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004228:	4b13      	ldr	r3, [pc, #76]	@ (8004278 <_sbrk+0x64>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d102      	bne.n	8004236 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004230:	4b11      	ldr	r3, [pc, #68]	@ (8004278 <_sbrk+0x64>)
 8004232:	4a12      	ldr	r2, [pc, #72]	@ (800427c <_sbrk+0x68>)
 8004234:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004236:	4b10      	ldr	r3, [pc, #64]	@ (8004278 <_sbrk+0x64>)
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4413      	add	r3, r2
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	429a      	cmp	r2, r3
 8004242:	d207      	bcs.n	8004254 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004244:	f011 f942 	bl	80154cc <__errno>
 8004248:	4603      	mov	r3, r0
 800424a:	220c      	movs	r2, #12
 800424c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800424e:	f04f 33ff 	mov.w	r3, #4294967295
 8004252:	e009      	b.n	8004268 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004254:	4b08      	ldr	r3, [pc, #32]	@ (8004278 <_sbrk+0x64>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800425a:	4b07      	ldr	r3, [pc, #28]	@ (8004278 <_sbrk+0x64>)
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4413      	add	r3, r2
 8004262:	4a05      	ldr	r2, [pc, #20]	@ (8004278 <_sbrk+0x64>)
 8004264:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004266:	68fb      	ldr	r3, [r7, #12]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	2000c000 	.word	0x2000c000
 8004274:	00000400 	.word	0x00000400
 8004278:	20000de0 	.word	0x20000de0
 800427c:	20006ba8 	.word	0x20006ba8

08004280 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004284:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <SystemInit+0x20>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428a:	4a05      	ldr	r2, [pc, #20]	@ (80042a0 <SystemInit+0x20>)
 800428c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004294:	bf00      	nop
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	e000ed00 	.word	0xe000ed00

080042a4 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80042a8:	4b12      	ldr	r3, [pc, #72]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042aa:	4a13      	ldr	r2, [pc, #76]	@ (80042f8 <MX_LPUART1_UART_Init+0x54>)
 80042ac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80042ae:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042b4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80042b6:	4b0f      	ldr	r3, [pc, #60]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80042bc:	4b0d      	ldr	r3, [pc, #52]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042be:	2200      	movs	r2, #0
 80042c0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80042c2:	4b0c      	ldr	r3, [pc, #48]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80042c8:	4b0a      	ldr	r3, [pc, #40]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042ca:	220c      	movs	r2, #12
 80042cc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042ce:	4b09      	ldr	r3, [pc, #36]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80042d4:	4b07      	ldr	r3, [pc, #28]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80042da:	4b06      	ldr	r3, [pc, #24]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042dc:	2200      	movs	r2, #0
 80042de:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80042e0:	4804      	ldr	r0, [pc, #16]	@ (80042f4 <MX_LPUART1_UART_Init+0x50>)
 80042e2:	f007 fc8d 	bl	800bc00 <HAL_UART_Init>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80042ec:	f7fd fdf4 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80042f0:	bf00      	nop
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20000de4 	.word	0x20000de4
 80042f8:	40008000 	.word	0x40008000

080042fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b09e      	sub	sp, #120	@ 0x78
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004304:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]
 800430c:	605a      	str	r2, [r3, #4]
 800430e:	609a      	str	r2, [r3, #8]
 8004310:	60da      	str	r2, [r3, #12]
 8004312:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004314:	f107 0310 	add.w	r3, r7, #16
 8004318:	2254      	movs	r2, #84	@ 0x54
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f011 f824 	bl	801536a <memset>
  if(uartHandle->Instance==LPUART1)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a33      	ldr	r2, [pc, #204]	@ (80043f4 <HAL_UART_MspInit+0xf8>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d15f      	bne.n	80043ec <HAL_UART_MspInit+0xf0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800432c:	2320      	movs	r3, #32
 800432e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004330:	2300      	movs	r3, #0
 8004332:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004334:	f107 0310 	add.w	r3, r7, #16
 8004338:	4618      	mov	r0, r3
 800433a:	f005 fd3b 	bl	8009db4 <HAL_RCCEx_PeriphCLKConfig>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d001      	beq.n	8004348 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004344:	f7fd fdc8 	bl	8001ed8 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004348:	4b2b      	ldr	r3, [pc, #172]	@ (80043f8 <HAL_UART_MspInit+0xfc>)
 800434a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434c:	4a2a      	ldr	r2, [pc, #168]	@ (80043f8 <HAL_UART_MspInit+0xfc>)
 800434e:	f043 0301 	orr.w	r3, r3, #1
 8004352:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8004354:	4b28      	ldr	r3, [pc, #160]	@ (80043f8 <HAL_UART_MspInit+0xfc>)
 8004356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	60fb      	str	r3, [r7, #12]
 800435e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004360:	4b25      	ldr	r3, [pc, #148]	@ (80043f8 <HAL_UART_MspInit+0xfc>)
 8004362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004364:	4a24      	ldr	r2, [pc, #144]	@ (80043f8 <HAL_UART_MspInit+0xfc>)
 8004366:	f043 0301 	orr.w	r3, r3, #1
 800436a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800436c:	4b22      	ldr	r3, [pc, #136]	@ (80043f8 <HAL_UART_MspInit+0xfc>)
 800436e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	60bb      	str	r3, [r7, #8]
 8004376:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004378:	230c      	movs	r3, #12
 800437a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437c:	2302      	movs	r3, #2
 800437e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004380:	2300      	movs	r3, #0
 8004382:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004384:	2303      	movs	r3, #3
 8004386:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004388:	2308      	movs	r3, #8
 800438a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800438c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004390:	4619      	mov	r1, r3
 8004392:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004396:	f002 fa39 	bl	800680c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART_RX Init */
    hdma_lpuart_rx.Instance = DMA2_Channel7;
 800439a:	4b18      	ldr	r3, [pc, #96]	@ (80043fc <HAL_UART_MspInit+0x100>)
 800439c:	4a18      	ldr	r2, [pc, #96]	@ (8004400 <HAL_UART_MspInit+0x104>)
 800439e:	601a      	str	r2, [r3, #0]
    hdma_lpuart_rx.Init.Request = DMA_REQUEST_4;
 80043a0:	4b16      	ldr	r3, [pc, #88]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043a2:	2204      	movs	r2, #4
 80043a4:	605a      	str	r2, [r3, #4]
    hdma_lpuart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043a6:	4b15      	ldr	r3, [pc, #84]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	609a      	str	r2, [r3, #8]
    hdma_lpuart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043ac:	4b13      	ldr	r3, [pc, #76]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	60da      	str	r2, [r3, #12]
    hdma_lpuart_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043b2:	4b12      	ldr	r3, [pc, #72]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043b4:	2280      	movs	r2, #128	@ 0x80
 80043b6:	611a      	str	r2, [r3, #16]
    hdma_lpuart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043b8:	4b10      	ldr	r3, [pc, #64]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	615a      	str	r2, [r3, #20]
    hdma_lpuart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043be:	4b0f      	ldr	r3, [pc, #60]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	619a      	str	r2, [r3, #24]
    hdma_lpuart_rx.Init.Mode = DMA_NORMAL;
 80043c4:	4b0d      	ldr	r3, [pc, #52]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	61da      	str	r2, [r3, #28]
    hdma_lpuart_rx.Init.Priority = DMA_PRIORITY_LOW;
 80043ca:	4b0c      	ldr	r3, [pc, #48]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart_rx) != HAL_OK)
 80043d0:	480a      	ldr	r0, [pc, #40]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043d2:	f001 ffd9 	bl	8006388 <HAL_DMA_Init>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80043dc:	f7fd fd7c 	bl	8001ed8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart_rx);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a06      	ldr	r2, [pc, #24]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043e4:	675a      	str	r2, [r3, #116]	@ 0x74
 80043e6:	4a05      	ldr	r2, [pc, #20]	@ (80043fc <HAL_UART_MspInit+0x100>)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 80043ec:	bf00      	nop
 80043ee:	3778      	adds	r7, #120	@ 0x78
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40008000 	.word	0x40008000
 80043f8:	40021000 	.word	0x40021000
 80043fc:	20000e6c 	.word	0x20000e6c
 8004400:	40020480 	.word	0x40020480

08004404 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
#elif (SPIF_RTOS == SPIF_RTOS_CMSIS_V1) || (SPIF_RTOS == SPIF_RTOS_CMSIS_V2)
  uint32_t d = (configTICK_RATE_HZ * Delay) / 1000;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004412:	fb02 f303 	mul.w	r3, r2, r3
 8004416:	4a08      	ldr	r2, [pc, #32]	@ (8004438 <SPIF_Delay+0x34>)
 8004418:	fba2 2303 	umull	r2, r3, r2, r3
 800441c:	099b      	lsrs	r3, r3, #6
 800441e:	60fb      	str	r3, [r7, #12]
  if (d == 0){
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <SPIF_Delay+0x26>
      d = 1;
 8004426:	2301      	movs	r3, #1
 8004428:	60fb      	str	r3, [r7, #12]
  }
  osDelay(d);
 800442a:	68f8      	ldr	r0, [r7, #12]
 800442c:	f00d ff08 	bl	8012240 <osDelay>
#endif


}
 8004430:	bf00      	nop
 8004432:	3710      	adds	r7, #16
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}
 8004438:	10624dd3 	.word	0x10624dd3

0800443c <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
//  while (Handle->Lock)
//  {
//    SPIF_Delay(1);
//  }
//  Handle->Lock = 1;
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  //Handle->Lock = 0;
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	460b      	mov	r3, r1
 800446e:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6858      	ldr	r0, [r3, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	b29b      	uxth	r3, r3
 800447a:	78fa      	ldrb	r2, [r7, #3]
 800447c:	4619      	mov	r1, r3
 800447e:	f002 fb47 	bl	8006b10 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8004482:	2300      	movs	r3, #0
 8004484:	60fb      	str	r3, [r7, #12]
 8004486:	e002      	b.n	800448e <SPIF_CsPin+0x2a>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	3301      	adds	r3, #1
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2b09      	cmp	r3, #9
 8004492:	ddf9      	ble.n	8004488 <SPIF_CsPin+0x24>
}
 8004494:	bf00      	nop
 8004496:	bf00      	nop
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 800449e:	b580      	push	{r7, lr}
 80044a0:	b088      	sub	sp, #32
 80044a2:	af02      	add	r7, sp, #8
 80044a4:	60f8      	str	r0, [r7, #12]
 80044a6:	60b9      	str	r1, [r7, #8]
 80044a8:	607a      	str	r2, [r7, #4]
 80044aa:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80044ac:	2300      	movs	r3, #0
 80044ae:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	68b9      	ldr	r1, [r7, #8]
 80044c2:	f006 fd4e 	bl	800af62 <HAL_SPI_TransmitReceive>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d102      	bne.n	80044d2 <SPIF_TransmitReceive+0x34>
  {
    retVal = true;
 80044cc:	2301      	movs	r3, #1
 80044ce:	75fb      	strb	r3, [r7, #23]
 80044d0:	e001      	b.n	80044d6 <SPIF_TransmitReceive+0x38>
  }
  else
  {
    retVal = false;
 80044d2:	2300      	movs	r3, #0
 80044d4:	75fb      	strb	r3, [r7, #23]
  }

  return retVal;
 80044d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b086      	sub	sp, #24
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
 80044ec:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80044ee:	2300      	movs	r3, #0
 80044f0:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6818      	ldr	r0, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	68b9      	ldr	r1, [r7, #8]
 80044fe:	f006 fa82 	bl	800aa06 <HAL_SPI_Transmit>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d102      	bne.n	800450e <SPIF_Transmit+0x2e>
  {
    retVal = true;
 8004508:	2301      	movs	r3, #1
 800450a:	75fb      	strb	r3, [r7, #23]
 800450c:	e001      	b.n	8004512 <SPIF_Transmit+0x32>
  }
  else
  {
	  retVal = false;
 800450e:	2300      	movs	r3, #0
 8004510:	75fb      	strb	r3, [r7, #23]
  }
  return retVal;
 8004512:	7dfb      	ldrb	r3, [r7, #23]
}
 8004514:	4618      	mov	r0, r3
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 800452a:	2300      	movs	r3, #0
 800452c:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6818      	ldr	r0, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	b29a      	uxth	r2, r3
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	68b9      	ldr	r1, [r7, #8]
 800453a:	f006 fbda 	bl	800acf2 <HAL_SPI_Receive>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d102      	bne.n	800454a <SPIF_Receive+0x2e>
  {
    retVal = true;
 8004544:	2301      	movs	r3, #1
 8004546:	75fb      	strb	r3, [r7, #23]
 8004548:	e001      	b.n	800454e <SPIF_Receive+0x32>
  }
  else
  {
	  retVal = false;
 800454a:	2300      	movs	r3, #0
 800454c:	75fb      	strb	r3, [r7, #23]
  }
  return retVal;
 800454e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004550:	4618      	mov	r0, r3
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 8004564:	2306      	movs	r3, #6
 8004566:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8004568:	2100      	movs	r1, #0
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7ff ff7a 	bl	8004464 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8004570:	f107 010c 	add.w	r1, r7, #12
 8004574:	2364      	movs	r3, #100	@ 0x64
 8004576:	2201      	movs	r2, #1
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7ff ffb1 	bl	80044e0 <SPIF_Transmit>
 800457e:	4603      	mov	r3, r0
 8004580:	f083 0301 	eor.w	r3, r3, #1
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d001      	beq.n	800458e <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 800458a:	2300      	movs	r3, #0
 800458c:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 800458e:	2101      	movs	r1, #1
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f7ff ff67 	bl	8004464 <SPIF_CsPin>
  return retVal;
 8004596:	7bfb      	ldrb	r3, [r7, #15]
}
 8004598:	4618      	mov	r0, r3
 800459a:	3710      	adds	r7, #16
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 80045a8:	2301      	movs	r3, #1
 80045aa:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 80045ac:	2304      	movs	r3, #4
 80045ae:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 80045b0:	2100      	movs	r1, #0
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7ff ff56 	bl	8004464 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 80045b8:	f107 010c 	add.w	r1, r7, #12
 80045bc:	2364      	movs	r3, #100	@ 0x64
 80045be:	2201      	movs	r2, #1
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f7ff ff8d 	bl	80044e0 <SPIF_Transmit>
 80045c6:	4603      	mov	r3, r0
 80045c8:	f083 0301 	eor.w	r3, r3, #1
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 80045d2:	2300      	movs	r3, #0
 80045d4:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 80045d6:	2101      	movs	r1, #1
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f7ff ff43 	bl	8004464 <SPIF_CsPin>
  return retVal;
 80045de:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af02      	add	r7, sp, #8
 80045ee:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 80045f0:	2300      	movs	r3, #0
 80045f2:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 80045f4:	f24a 5305 	movw	r3, #42245	@ 0xa505
 80045f8:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 80045fa:	2100      	movs	r1, #0
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f7ff ff31 	bl	8004464 <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8004602:	f107 0208 	add.w	r2, r7, #8
 8004606:	f107 010c 	add.w	r1, r7, #12
 800460a:	2364      	movs	r3, #100	@ 0x64
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	2302      	movs	r3, #2
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f7ff ff44 	bl	800449e <SPIF_TransmitReceive>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d001      	beq.n	8004620 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 800461c:	7a7b      	ldrb	r3, [r7, #9]
 800461e:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8004620:	2101      	movs	r1, #1
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7ff ff1e 	bl	8004464 <SPIF_CsPin>
  return retVal;
 8004628:	7bfb      	ldrb	r3, [r7, #15]
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b084      	sub	sp, #16
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 800463c:	2300      	movs	r3, #0
 800463e:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 8004640:	f000 fcf2 	bl	8005028 <HAL_GetTick>
 8004644:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    //SPIF_Delay(1);
    if (HAL_GetTick() - startTime >= Timeout)
 8004646:	f000 fcef 	bl	8005028 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d802      	bhi.n	800465c <SPIF_WaitForWriting+0x2a>
    {
    	retVal = false;
 8004656:	2300      	movs	r3, #0
 8004658:	73fb      	strb	r3, [r7, #15]
      break;
 800465a:	e009      	b.n	8004670 <SPIF_WaitForWriting+0x3e>
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f7ff ffc3 	bl	80045e8 <SPIF_ReadReg1>
 8004662:	4603      	mov	r3, r0
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1ec      	bne.n	8004646 <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 800466c:	2301      	movs	r3, #1
 800466e:	73fb      	strb	r3, [r7, #15]
      break;
    }
  }
  return retVal;
 8004670:	7bfb      	ldrb	r3, [r7, #15]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b088      	sub	sp, #32
 8004680:	af02      	add	r7, sp, #8
 8004682:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8004684:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8004688:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 800468a:	2300      	movs	r3, #0
 800468c:	75fb      	strb	r3, [r7, #23]
  do
  {
    SPIF_CsPin(Handle, 0);
 800468e:	2100      	movs	r1, #0
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f7ff fee7 	bl	8004464 <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8004696:	f107 020c 	add.w	r2, r7, #12
 800469a:	f107 0110 	add.w	r1, r7, #16
 800469e:	2364      	movs	r3, #100	@ 0x64
 80046a0:	9300      	str	r3, [sp, #0]
 80046a2:	2304      	movs	r3, #4
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f7ff fefa 	bl	800449e <SPIF_TransmitReceive>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f083 0301 	eor.w	r3, r3, #1
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d004      	beq.n	80046c0 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 80046b6:	2101      	movs	r1, #1
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f7ff fed3 	bl	8004464 <SPIF_CsPin>
      break;
 80046be:	e16f      	b.n	80049a0 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 80046c0:	2101      	movs	r1, #1
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7ff fece 	bl	8004464 <SPIF_CsPin>
    Handle->Manufactor = rx[1];
 80046c8:	7b7a      	ldrb	r2, [r7, #13]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 80046ce:	7bba      	ldrb	r2, [r7, #14]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 80046d4:	7bfa      	ldrb	r2, [r7, #15]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	725a      	strb	r2, [r3, #9]

    switch (Handle->Manufactor)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	7a1b      	ldrb	r3, [r3, #8]
 80046de:	2bef      	cmp	r3, #239	@ 0xef
 80046e0:	f000 80f0 	beq.w	80048c4 <SPIF_FindChip+0x248>
 80046e4:	2bef      	cmp	r3, #239	@ 0xef
 80046e6:	f300 80e9 	bgt.w	80048bc <SPIF_FindChip+0x240>
 80046ea:	2bc8      	cmp	r3, #200	@ 0xc8
 80046ec:	f300 80e6 	bgt.w	80048bc <SPIF_FindChip+0x240>
 80046f0:	2b85      	cmp	r3, #133	@ 0x85
 80046f2:	da0c      	bge.n	800470e <SPIF_FindChip+0x92>
 80046f4:	2b62      	cmp	r3, #98	@ 0x62
 80046f6:	f000 80e7 	beq.w	80048c8 <SPIF_FindChip+0x24c>
 80046fa:	2b62      	cmp	r3, #98	@ 0x62
 80046fc:	f300 80de 	bgt.w	80048bc <SPIF_FindChip+0x240>
 8004700:	2b20      	cmp	r3, #32
 8004702:	f300 80d9 	bgt.w	80048b8 <SPIF_FindChip+0x23c>
 8004706:	2b00      	cmp	r3, #0
 8004708:	f300 8090 	bgt.w	800482c <SPIF_FindChip+0x1b0>
 800470c:	e0d6      	b.n	80048bc <SPIF_FindChip+0x240>
 800470e:	3b85      	subs	r3, #133	@ 0x85
 8004710:	2b43      	cmp	r3, #67	@ 0x43
 8004712:	f200 80d3 	bhi.w	80048bc <SPIF_FindChip+0x240>
 8004716:	a201      	add	r2, pc, #4	@ (adr r2, 800471c <SPIF_FindChip+0xa0>)
 8004718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471c:	080048cd 	.word	0x080048cd
 8004720:	080048bd 	.word	0x080048bd
 8004724:	080048bd 	.word	0x080048bd
 8004728:	080048bd 	.word	0x080048bd
 800472c:	080048cd 	.word	0x080048cd
 8004730:	080048bd 	.word	0x080048bd
 8004734:	080048bd 	.word	0x080048bd
 8004738:	080048cd 	.word	0x080048cd
 800473c:	080048bd 	.word	0x080048bd
 8004740:	080048bd 	.word	0x080048bd
 8004744:	080048bd 	.word	0x080048bd
 8004748:	080048bd 	.word	0x080048bd
 800474c:	080048bd 	.word	0x080048bd
 8004750:	080048bd 	.word	0x080048bd
 8004754:	080048bd 	.word	0x080048bd
 8004758:	080048bd 	.word	0x080048bd
 800475c:	080048bd 	.word	0x080048bd
 8004760:	080048bd 	.word	0x080048bd
 8004764:	080048bd 	.word	0x080048bd
 8004768:	080048bd 	.word	0x080048bd
 800476c:	080048bd 	.word	0x080048bd
 8004770:	080048bd 	.word	0x080048bd
 8004774:	080048bd 	.word	0x080048bd
 8004778:	080048bd 	.word	0x080048bd
 800477c:	080048cd 	.word	0x080048cd
 8004780:	080048bd 	.word	0x080048bd
 8004784:	080048bd 	.word	0x080048bd
 8004788:	080048bd 	.word	0x080048bd
 800478c:	080048cd 	.word	0x080048cd
 8004790:	080048bd 	.word	0x080048bd
 8004794:	080048bd 	.word	0x080048bd
 8004798:	080048bd 	.word	0x080048bd
 800479c:	080048bd 	.word	0x080048bd
 80047a0:	080048bd 	.word	0x080048bd
 80047a4:	080048bd 	.word	0x080048bd
 80047a8:	080048bd 	.word	0x080048bd
 80047ac:	080048bd 	.word	0x080048bd
 80047b0:	080048bd 	.word	0x080048bd
 80047b4:	080048bd 	.word	0x080048bd
 80047b8:	080048bd 	.word	0x080048bd
 80047bc:	080048cd 	.word	0x080048cd
 80047c0:	080048bd 	.word	0x080048bd
 80047c4:	080048bd 	.word	0x080048bd
 80047c8:	080048bd 	.word	0x080048bd
 80047cc:	080048bd 	.word	0x080048bd
 80047d0:	080048bd 	.word	0x080048bd
 80047d4:	080048bd 	.word	0x080048bd
 80047d8:	080048bd 	.word	0x080048bd
 80047dc:	080048bd 	.word	0x080048bd
 80047e0:	080048bd 	.word	0x080048bd
 80047e4:	080048bd 	.word	0x080048bd
 80047e8:	080048bd 	.word	0x080048bd
 80047ec:	080048bd 	.word	0x080048bd
 80047f0:	080048bd 	.word	0x080048bd
 80047f4:	080048bd 	.word	0x080048bd
 80047f8:	080048bd 	.word	0x080048bd
 80047fc:	080048bd 	.word	0x080048bd
 8004800:	080048bd 	.word	0x080048bd
 8004804:	080048cd 	.word	0x080048cd
 8004808:	080048bd 	.word	0x080048bd
 800480c:	080048bd 	.word	0x080048bd
 8004810:	080048cd 	.word	0x080048cd
 8004814:	080048bd 	.word	0x080048bd
 8004818:	080048bd 	.word	0x080048bd
 800481c:	080048bd 	.word	0x080048bd
 8004820:	080048bd 	.word	0x080048bd
 8004824:	080048bd 	.word	0x080048bd
 8004828:	080048cd 	.word	0x080048cd
 800482c:	3b01      	subs	r3, #1
 800482e:	2b1f      	cmp	r3, #31
 8004830:	d844      	bhi.n	80048bc <SPIF_FindChip+0x240>
 8004832:	a201      	add	r2, pc, #4	@ (adr r2, 8004838 <SPIF_FindChip+0x1bc>)
 8004834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004838:	080048d1 	.word	0x080048d1
 800483c:	080048bd 	.word	0x080048bd
 8004840:	080048bd 	.word	0x080048bd
 8004844:	080048d1 	.word	0x080048d1
 8004848:	080048bd 	.word	0x080048bd
 800484c:	080048bd 	.word	0x080048bd
 8004850:	080048bd 	.word	0x080048bd
 8004854:	080048bd 	.word	0x080048bd
 8004858:	080048bd 	.word	0x080048bd
 800485c:	080048bd 	.word	0x080048bd
 8004860:	080048bd 	.word	0x080048bd
 8004864:	080048bd 	.word	0x080048bd
 8004868:	080048bd 	.word	0x080048bd
 800486c:	080048bd 	.word	0x080048bd
 8004870:	080048bd 	.word	0x080048bd
 8004874:	080048bd 	.word	0x080048bd
 8004878:	080048bd 	.word	0x080048bd
 800487c:	080048bd 	.word	0x080048bd
 8004880:	080048bd 	.word	0x080048bd
 8004884:	080048bd 	.word	0x080048bd
 8004888:	080048bd 	.word	0x080048bd
 800488c:	080048bd 	.word	0x080048bd
 8004890:	080048bd 	.word	0x080048bd
 8004894:	080048bd 	.word	0x080048bd
 8004898:	080048bd 	.word	0x080048bd
 800489c:	080048bd 	.word	0x080048bd
 80048a0:	080048bd 	.word	0x080048bd
 80048a4:	080048d1 	.word	0x080048d1
 80048a8:	080048bd 	.word	0x080048bd
 80048ac:	080048bd 	.word	0x080048bd
 80048b0:	080048bd 	.word	0x080048bd
 80048b4:	080048d1 	.word	0x080048d1
 80048b8:	2b37      	cmp	r3, #55	@ 0x37
 80048ba:	d00b      	beq.n	80048d4 <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 80048c2:	e008      	b.n	80048d6 <SPIF_FindChip+0x25a>
      break;
 80048c4:	bf00      	nop
 80048c6:	e006      	b.n	80048d6 <SPIF_FindChip+0x25a>
      break;
 80048c8:	bf00      	nop
 80048ca:	e004      	b.n	80048d6 <SPIF_FindChip+0x25a>
      break;
 80048cc:	bf00      	nop
 80048ce:	e002      	b.n	80048d6 <SPIF_FindChip+0x25a>
      break;
 80048d0:	bf00      	nop
 80048d2:	e000      	b.n	80048d6 <SPIF_FindChip+0x25a>
      break;
 80048d4:	bf00      	nop
    }
    switch (Handle->Size)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	7a5b      	ldrb	r3, [r3, #9]
 80048da:	3b11      	subs	r3, #17
 80048dc:	2b0f      	cmp	r3, #15
 80048de:	d84e      	bhi.n	800497e <SPIF_FindChip+0x302>
 80048e0:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <SPIF_FindChip+0x26c>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	08004929 	.word	0x08004929
 80048ec:	08004931 	.word	0x08004931
 80048f0:	08004939 	.word	0x08004939
 80048f4:	08004941 	.word	0x08004941
 80048f8:	08004949 	.word	0x08004949
 80048fc:	08004951 	.word	0x08004951
 8004900:	08004959 	.word	0x08004959
 8004904:	08004961 	.word	0x08004961
 8004908:	0800496b 	.word	0x0800496b
 800490c:	0800497f 	.word	0x0800497f
 8004910:	0800497f 	.word	0x0800497f
 8004914:	0800497f 	.word	0x0800497f
 8004918:	0800497f 	.word	0x0800497f
 800491c:	0800497f 	.word	0x0800497f
 8004920:	0800497f 	.word	0x0800497f
 8004924:	08004975 	.word	0x08004975
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2202      	movs	r2, #2
 800492c:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 800492e:	e02a      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2204      	movs	r2, #4
 8004934:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 8004936:	e026      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2208      	movs	r2, #8
 800493c:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 800493e:	e022      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2210      	movs	r2, #16
 8004944:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8004946:	e01e      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2220      	movs	r2, #32
 800494c:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 800494e:	e01a      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2240      	movs	r2, #64	@ 0x40
 8004954:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8004956:	e016      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2280      	movs	r2, #128	@ 0x80
 800495c:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 800495e:	e012      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004966:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8004968:	e00d      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004970:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 8004972:	e008      	b.n	8004986 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800497a:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 800497c:	e003      	b.n	8004986 <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8004984:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	69db      	ldr	r3, [r3, #28]
 800498a:	011a      	lsls	r2, r3, #4
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	031b      	lsls	r3, r3, #12
 8004996:	0a1a      	lsrs	r2, r3, #8
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	615a      	str	r2, [r3, #20]
    retVal = true;
 800499c:	2301      	movs	r3, #1
 800499e:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 80049a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3718      	adds	r7, #24
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop

080049ac <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08a      	sub	sp, #40	@ 0x28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80049ba:	2300      	movs	r3, #0
 80049bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 80049c0:	2300      	movs	r3, #0
 80049c2:	623b      	str	r3, [r7, #32]
 80049c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c6:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80049ca:	61fb      	str	r3, [r7, #28]
  uint8_t tx[5];
  do
  {
    if (PageNumber >= Handle->PageCnt)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	695b      	ldr	r3, [r3, #20]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	f080 8084 	bcs.w	8004ae0 <SPIF_WriteFn+0x134>
    {
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 80049d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049da:	2bff      	cmp	r3, #255	@ 0xff
 80049dc:	f200 8082 	bhi.w	8004ae4 <SPIF_WriteFn+0x138>
    {
      break;
    }
    if (Size > maximum)
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d901      	bls.n	80049ec <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	021b      	lsls	r3, r3, #8
 80049f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f2:	4413      	add	r3, r2
 80049f4:	623b      	str	r3, [r7, #32]
    if (SPIF_WriteEnable(Handle) == false)
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f7ff fdae 	bl	8004558 <SPIF_WriteEnable>
 80049fc:	4603      	mov	r3, r0
 80049fe:	f083 0301 	eor.w	r3, r3, #1
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d16f      	bne.n	8004ae8 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8004a08:	2100      	movs	r1, #0
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f7ff fd2a 	bl	8004464 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	69db      	ldr	r3, [r3, #28]
 8004a14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a18:	d322      	bcc.n	8004a60 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8004a1a:	2312      	movs	r3, #18
 8004a1c:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8004a1e:	6a3b      	ldr	r3, [r7, #32]
 8004a20:	0e1b      	lsrs	r3, r3, #24
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 8004a26:	6a3b      	ldr	r3, [r7, #32]
 8004a28:	0c1b      	lsrs	r3, r3, #16
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	0a1b      	lsrs	r3, r3, #8
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8004a3c:	f107 0114 	add.w	r1, r7, #20
 8004a40:	2364      	movs	r3, #100	@ 0x64
 8004a42:	2205      	movs	r2, #5
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f7ff fd4b 	bl	80044e0 <SPIF_Transmit>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	f083 0301 	eor.w	r3, r3, #1
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d023      	beq.n	8004a9e <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8004a56:	2101      	movs	r1, #1
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f7ff fd03 	bl	8004464 <SPIF_CsPin>
        break;
 8004a5e:	e044      	b.n	8004aea <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 8004a60:	2302      	movs	r3, #2
 8004a62:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	0c1b      	lsrs	r3, r3, #16
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	0a1b      	lsrs	r3, r3, #8
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8004a7a:	f107 0114 	add.w	r1, r7, #20
 8004a7e:	2364      	movs	r3, #100	@ 0x64
 8004a80:	2204      	movs	r2, #4
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f7ff fd2c 	bl	80044e0 <SPIF_Transmit>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f083 0301 	eor.w	r3, r3, #1
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d004      	beq.n	8004a9e <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8004a94:	2101      	movs	r1, #1
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f7ff fce4 	bl	8004464 <SPIF_CsPin>
        break;
 8004a9c:	e025      	b.n	8004aea <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 8004a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004aa2:	683a      	ldr	r2, [r7, #0]
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f7ff fd1a 	bl	80044e0 <SPIF_Transmit>
 8004aac:	4603      	mov	r3, r0
 8004aae:	f083 0301 	eor.w	r3, r3, #1
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d004      	beq.n	8004ac2 <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8004ab8:	2101      	movs	r1, #1
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	f7ff fcd2 	bl	8004464 <SPIF_CsPin>
      break;
 8004ac0:	e013      	b.n	8004aea <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f7ff fccd 	bl	8004464 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8004aca:	2164      	movs	r1, #100	@ 0x64
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f7ff fdb0 	bl	8004632 <SPIF_WaitForWriting>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <SPIF_WriteFn+0x13e>
    {
      retVal = true;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004ade:	e004      	b.n	8004aea <SPIF_WriteFn+0x13e>
      break;
 8004ae0:	bf00      	nop
 8004ae2:	e002      	b.n	8004aea <SPIF_WriteFn+0x13e>
      break;
 8004ae4:	bf00      	nop
 8004ae6:	e000      	b.n	8004aea <SPIF_WriteFn+0x13e>
      break;
 8004ae8:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f7ff fd58 	bl	80045a0 <SPIF_WriteDisable>
  return retVal;
 8004af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3728      	adds	r7, #40	@ 0x28
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}

08004afc <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	75fb      	strb	r3, [r7, #23]
  uint8_t tx[5];
  do
  {
    SPIF_CsPin(Handle, 0);
 8004b0e:	2100      	movs	r1, #0
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	f7ff fca7 	bl	8004464 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b1e:	d322      	bcc.n	8004b66 <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 8004b20:	2313      	movs	r3, #19
 8004b22:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	0e1b      	lsrs	r3, r3, #24
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	0c1b      	lsrs	r3, r3, #16
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	0a1b      	lsrs	r3, r3, #8
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8004b42:	f107 0110 	add.w	r1, r7, #16
 8004b46:	2364      	movs	r3, #100	@ 0x64
 8004b48:	2205      	movs	r2, #5
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f7ff fcc8 	bl	80044e0 <SPIF_Transmit>
 8004b50:	4603      	mov	r3, r0
 8004b52:	f083 0301 	eor.w	r3, r3, #1
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d023      	beq.n	8004ba4 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f7ff fc80 	bl	8004464 <SPIF_CsPin>
        break;
 8004b64:	e036      	b.n	8004bd4 <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 8004b66:	2303      	movs	r3, #3
 8004b68:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	0c1b      	lsrs	r3, r3, #16
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	0a1b      	lsrs	r3, r3, #8
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8004b80:	f107 0110 	add.w	r1, r7, #16
 8004b84:	2364      	movs	r3, #100	@ 0x64
 8004b86:	2204      	movs	r2, #4
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f7ff fca9 	bl	80044e0 <SPIF_Transmit>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f083 0301 	eor.w	r3, r3, #1
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d004      	beq.n	8004ba4 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f7ff fc61 	bl	8004464 <SPIF_CsPin>
        break;
 8004ba2:	e017      	b.n	8004bd4 <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 8004ba4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8004ba8:	683a      	ldr	r2, [r7, #0]
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f7ff fcb5 	bl	800451c <SPIF_Receive>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f083 0301 	eor.w	r3, r3, #1
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d004      	beq.n	8004bc8 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 8004bbe:	2101      	movs	r1, #1
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f7ff fc4f 	bl	8004464 <SPIF_CsPin>
      break;
 8004bc6:	e005      	b.n	8004bd4 <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8004bc8:	2101      	movs	r1, #1
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f7ff fc4a 	bl	8004464 <SPIF_CsPin>
    retVal = true;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8004bd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3718      	adds	r7, #24
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b086      	sub	sp, #24
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
 8004bea:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8004bec:	2300      	movs	r3, #0
 8004bee:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d03a      	beq.n	8004c6c <SPIF_Init+0x8e>
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d037      	beq.n	8004c6c <SPIF_Init+0x8e>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d034      	beq.n	8004c6c <SPIF_Init+0x8e>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	7a9b      	ldrb	r3, [r3, #10]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d030      	beq.n	8004c6c <SPIF_Init+0x8e>
    {
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f010 fbab 	bl	801536a <memset>
    Handle->HSpi = HSpi;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 8004c20:	887a      	ldrh	r2, [r7, #2]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 8004c26:	2101      	movs	r1, #1
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f7ff fc1b 	bl	8004464 <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 8004c2e:	e002      	b.n	8004c36 <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 8004c30:	2001      	movs	r0, #1
 8004c32:	f7ff fbe7 	bl	8004404 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 8004c36:	f000 f9f7 	bl	8005028 <HAL_GetTick>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b13      	cmp	r3, #19
 8004c3e:	d9f7      	bls.n	8004c30 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 8004c40:	68f8      	ldr	r0, [r7, #12]
 8004c42:	f7ff fcad 	bl	80045a0 <SPIF_WriteDisable>
 8004c46:	4603      	mov	r3, r0
 8004c48:	f083 0301 	eor.w	r3, r3, #1
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f7ff fd12 	bl	800467c <SPIF_FindChip>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8004c5c:	7dfb      	ldrb	r3, [r7, #23]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d004      	beq.n	8004c6c <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	729a      	strb	r2, [r3, #10]
 8004c68:	e000      	b.n	8004c6c <SPIF_Init+0x8e>
      break;
 8004c6a:	bf00      	nop
    }

  } while (0);

  Handle->Lock=0;///modifieeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	731a      	strb	r2, [r3, #12]

  return retVal;
 8004c72:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3718      	adds	r7, #24
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b086      	sub	sp, #24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7ff fbd8 	bl	800443c <SPIF_Lock>
  bool retVal = false;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	031b      	lsls	r3, r3, #12
 8004c94:	613b      	str	r3, [r7, #16]
  uint8_t tx[5];
  do
  {
    if (Sector >= Handle->SectorCnt)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	683a      	ldr	r2, [r7, #0]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d262      	bcs.n	8004d66 <SPIF_EraseSector+0xea>
    {
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f7ff fc59 	bl	8004558 <SPIF_WriteEnable>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	f083 0301 	eor.w	r3, r3, #1
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d15b      	bne.n	8004d6a <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7ff fbd5 	bl	8004464 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cc2:	d322      	bcc.n	8004d0a <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 8004cc4:	2321      	movs	r3, #33	@ 0x21
 8004cc6:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	0e1b      	lsrs	r3, r3, #24
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	0c1b      	lsrs	r3, r3, #16
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	0a1b      	lsrs	r3, r3, #8
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8004ce6:	f107 0108 	add.w	r1, r7, #8
 8004cea:	2364      	movs	r3, #100	@ 0x64
 8004cec:	2205      	movs	r2, #5
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f7ff fbf6 	bl	80044e0 <SPIF_Transmit>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f083 0301 	eor.w	r3, r3, #1
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d023      	beq.n	8004d48 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8004d00:	2101      	movs	r1, #1
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7ff fbae 	bl	8004464 <SPIF_CsPin>
        break;
 8004d08:	e030      	b.n	8004d6c <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 8004d0a:	2320      	movs	r3, #32
 8004d0c:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	0c1b      	lsrs	r3, r3, #16
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	0a1b      	lsrs	r3, r3, #8
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8004d24:	f107 0108 	add.w	r1, r7, #8
 8004d28:	2364      	movs	r3, #100	@ 0x64
 8004d2a:	2204      	movs	r2, #4
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7ff fbd7 	bl	80044e0 <SPIF_Transmit>
 8004d32:	4603      	mov	r3, r0
 8004d34:	f083 0301 	eor.w	r3, r3, #1
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d004      	beq.n	8004d48 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8004d3e:	2101      	movs	r1, #1
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f7ff fb8f 	bl	8004464 <SPIF_CsPin>
        break;
 8004d46:	e011      	b.n	8004d6c <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 8004d48:	2101      	movs	r1, #1
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7ff fb8a 	bl	8004464 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 8004d50:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7ff fc6c 	bl	8004632 <SPIF_WaitForWriting>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <SPIF_EraseSector+0xf0>
    {
      retVal = true;
 8004d60:	2301      	movs	r3, #1
 8004d62:	75fb      	strb	r3, [r7, #23]
 8004d64:	e002      	b.n	8004d6c <SPIF_EraseSector+0xf0>
      break;
 8004d66:	bf00      	nop
 8004d68:	e000      	b.n	8004d6c <SPIF_EraseSector+0xf0>
      break;
 8004d6a:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f7ff fc17 	bl	80045a0 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f7ff fb6c 	bl	8004450 <SPIF_UnLock>
  return retVal;
 8004d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3718      	adds	r7, #24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <SPIF_WriteSector>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WriteSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b08c      	sub	sp, #48	@ 0x30
 8004d86:	af02      	add	r7, sp, #8
 8004d88:	60f8      	str	r0, [r7, #12]
 8004d8a:	60b9      	str	r1, [r7, #8]
 8004d8c:	607a      	str	r2, [r7, #4]
 8004d8e:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f7ff fb53 	bl	800443c <SPIF_Lock>
  bool retVal = true;
 8004d96:	2301      	movs	r3, #1
 8004d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  do
  {
    if (Offset >= SPIF_SECTOR_SIZE)
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da2:	d303      	bcc.n	8004dac <SPIF_WriteSector+0x2a>
    {
      retVal = false;
 8004da4:	2300      	movs	r3, #0
 8004da6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8004daa:	e04b      	b.n	8004e44 <SPIF_WriteSector+0xc2>
    }
    if (Size > (SPIF_SECTOR_SIZE - Offset))
 8004dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dae:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8004db2:	683a      	ldr	r2, [r7, #0]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d903      	bls.n	8004dc0 <SPIF_WriteSector+0x3e>
    {
      Size = SPIF_SECTOR_SIZE - Offset;
 8004db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dba:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8004dbe:	603b      	str	r3, [r7, #0]
    }
    uint32_t bytesWritten = 0;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	623b      	str	r3, [r7, #32]
    uint32_t pageNumber = SectorNumber * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	011b      	lsls	r3, r3, #4
 8004dc8:	61fb      	str	r3, [r7, #28]
    pageNumber += Offset / SPIF_PAGE_SIZE;
 8004dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dcc:	0a1b      	lsrs	r3, r3, #8
 8004dce:	69fa      	ldr	r2, [r7, #28]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	61fb      	str	r3, [r7, #28]
    uint32_t remainingBytes = Size;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	61bb      	str	r3, [r7, #24]
    uint32_t pageOffset = Offset % SPIF_PAGE_SIZE;
 8004dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 8004dde:	e028      	b.n	8004e32 <SPIF_WriteSector+0xb0>
    {
      uint32_t bytesToWrite = (remainingBytes > (SPIF_PAGE_SIZE - pageOffset)) ? (SPIF_PAGE_SIZE - pageOffset) : remainingBytes;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	4293      	cmp	r3, r2
 8004dea:	bf28      	it	cs
 8004dec:	4613      	movcs	r3, r2
 8004dee:	613b      	str	r3, [r7, #16]
      if (SPIF_WriteFn(Handle, pageNumber, Data + bytesWritten, bytesToWrite, pageOffset) == false)
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	441a      	add	r2, r3
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	69f9      	ldr	r1, [r7, #28]
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	f7ff fdd4 	bl	80049ac <SPIF_WriteFn>
 8004e04:	4603      	mov	r3, r0
 8004e06:	f083 0301 	eor.w	r3, r3, #1
 8004e0a:	b2db      	uxtb	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <SPIF_WriteSector+0x96>
      {
        retVal = false;
 8004e10:	2300      	movs	r3, #0
 8004e12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 8004e16:	e015      	b.n	8004e44 <SPIF_WriteSector+0xc2>
      }
      bytesWritten += bytesToWrite;
 8004e18:	6a3a      	ldr	r2, [r7, #32]
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	623b      	str	r3, [r7, #32]
      remainingBytes -= bytesToWrite;
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	61bb      	str	r3, [r7, #24]
      pageNumber++;
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	61fb      	str	r3, [r7, #28]
      pageOffset = 0;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d005      	beq.n	8004e44 <SPIF_WriteSector+0xc2>
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	69fa      	ldr	r2, [r7, #28]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d3cd      	bcc.n	8004de0 <SPIF_WriteSector+0x5e>
    }
  } while (0);
  SPIF_UnLock(Handle);
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f7ff fb03 	bl	8004450 <SPIF_UnLock>
  return retVal;
 8004e4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3728      	adds	r7, #40	@ 0x28
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b088      	sub	sp, #32
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	60f8      	str	r0, [r7, #12]
 8004e5e:	60b9      	str	r1, [r7, #8]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f7ff fae9 	bl	800443c <SPIF_Lock>
  bool retVal = false;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	021b      	lsls	r3, r3, #8
 8004e72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e74:	4413      	add	r3, r2
 8004e76:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8004e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e7a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8004e7e:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d901      	bls.n	8004e8c <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	69b9      	ldr	r1, [r7, #24]
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f7ff fe32 	bl	8004afc <SPIF_ReadFn>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f7ff fad7 	bl	8004450 <SPIF_UnLock>
  return retVal;
 8004ea2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3720      	adds	r7, #32
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <SPIF_ReadSector>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b088      	sub	sp, #32
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
 8004eb8:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f7ff fabe 	bl	800443c <SPIF_Lock>
  bool retVal = false;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_SectorToAddress(SectorNumber) + Offset;
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	031b      	lsls	r3, r3, #12
 8004ec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004eca:	4413      	add	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_SECTOR_SIZE - Offset;
 8004ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ed0:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8004ed4:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d901      	bls.n	8004ee2 <SPIF_ReadSector+0x36>
  {
    Size = maximum;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	69b9      	ldr	r1, [r7, #24]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f7ff fe07 	bl	8004afc <SPIF_ReadFn>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f7ff faac 	bl	8004450 <SPIF_UnLock>
  return retVal;
 8004ef8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3720      	adds	r7, #32
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004f04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004f3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004f08:	f7ff f9ba 	bl	8004280 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f0c:	480c      	ldr	r0, [pc, #48]	@ (8004f40 <LoopForever+0x6>)
  ldr r1, =_edata
 8004f0e:	490d      	ldr	r1, [pc, #52]	@ (8004f44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004f10:	4a0d      	ldr	r2, [pc, #52]	@ (8004f48 <LoopForever+0xe>)
  movs r3, #0
 8004f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f14:	e002      	b.n	8004f1c <LoopCopyDataInit>

08004f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f1a:	3304      	adds	r3, #4

08004f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f20:	d3f9      	bcc.n	8004f16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f22:	4a0a      	ldr	r2, [pc, #40]	@ (8004f4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f24:	4c0a      	ldr	r4, [pc, #40]	@ (8004f50 <LoopForever+0x16>)
  movs r3, #0
 8004f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f28:	e001      	b.n	8004f2e <LoopFillZerobss>

08004f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f2c:	3204      	adds	r2, #4

08004f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f30:	d3fb      	bcc.n	8004f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f32:	f010 fad1 	bl	80154d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f36:	f7fc fe6f 	bl	8001c18 <main>

08004f3a <LoopForever>:

LoopForever:
    b LoopForever
 8004f3a:	e7fe      	b.n	8004f3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004f3c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8004f40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f44:	2000030c 	.word	0x2000030c
  ldr r2, =_sidata
 8004f48:	0801b444 	.word	0x0801b444
  ldr r2, =_sbss
 8004f4c:	2000030c 	.word	0x2000030c
  ldr r4, =_ebss
 8004f50:	20006ba4 	.word	0x20006ba4

08004f54 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f54:	e7fe      	b.n	8004f54 <ADC1_IRQHandler>

08004f56 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b082      	sub	sp, #8
 8004f5a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f60:	2003      	movs	r0, #3
 8004f62:	f001 f9dc 	bl	800631e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f66:	200f      	movs	r0, #15
 8004f68:	f7fe fffe 	bl	8003f68 <HAL_InitTick>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	71fb      	strb	r3, [r7, #7]
 8004f76:	e001      	b.n	8004f7c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004f78:	f7fe ffce 	bl	8003f18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004f7c:	79fb      	ldrb	r3, [r7, #7]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
	...

08004f88 <HAL_DeInit>:
  * @brief De-initialize common part of the HAL and stop the source of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8004f8c:	4b17      	ldr	r3, [pc, #92]	@ (8004fec <HAL_DeInit+0x64>)
 8004f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f92:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f94:	4b15      	ldr	r3, [pc, #84]	@ (8004fec <HAL_DeInit+0x64>)
 8004f96:	f04f 32ff 	mov.w	r2, #4294967295
 8004f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_RCC_APB1_RELEASE_RESET();
 8004f9c:	4b13      	ldr	r3, [pc, #76]	@ (8004fec <HAL_DeInit+0x64>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	639a      	str	r2, [r3, #56]	@ 0x38
 8004fa2:	4b12      	ldr	r3, [pc, #72]	@ (8004fec <HAL_DeInit+0x64>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	63da      	str	r2, [r3, #60]	@ 0x3c

  __HAL_RCC_APB2_FORCE_RESET();
 8004fa8:	4b10      	ldr	r3, [pc, #64]	@ (8004fec <HAL_DeInit+0x64>)
 8004faa:	f04f 32ff 	mov.w	r2, #4294967295
 8004fae:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 8004fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8004fec <HAL_DeInit+0x64>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	641a      	str	r2, [r3, #64]	@ 0x40

  __HAL_RCC_AHB1_FORCE_RESET();
 8004fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fec <HAL_DeInit+0x64>)
 8004fb8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fbc:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <HAL_DeInit+0x64>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	629a      	str	r2, [r3, #40]	@ 0x28

  __HAL_RCC_AHB2_FORCE_RESET();
 8004fc4:	4b09      	ldr	r3, [pc, #36]	@ (8004fec <HAL_DeInit+0x64>)
 8004fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004fca:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 8004fcc:	4b07      	ldr	r3, [pc, #28]	@ (8004fec <HAL_DeInit+0x64>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  __HAL_RCC_AHB3_FORCE_RESET();
 8004fd2:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <HAL_DeInit+0x64>)
 8004fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fd8:	631a      	str	r2, [r3, #48]	@ 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 8004fda:	4b04      	ldr	r3, [pc, #16]	@ (8004fec <HAL_DeInit+0x64>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	631a      	str	r2, [r3, #48]	@ 0x30

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8004fe0:	f000 f806 	bl	8004ff0 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40021000 	.word	0x40021000

08004ff0 <HAL_MspDeInit>:
/**
  * @brief  DeInitialize the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
	...

08005000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005004:	4b06      	ldr	r3, [pc, #24]	@ (8005020 <HAL_IncTick+0x20>)
 8005006:	781b      	ldrb	r3, [r3, #0]
 8005008:	461a      	mov	r2, r3
 800500a:	4b06      	ldr	r3, [pc, #24]	@ (8005024 <HAL_IncTick+0x24>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4413      	add	r3, r2
 8005010:	4a04      	ldr	r2, [pc, #16]	@ (8005024 <HAL_IncTick+0x24>)
 8005012:	6013      	str	r3, [r2, #0]
}
 8005014:	bf00      	nop
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	20000028 	.word	0x20000028
 8005024:	20000eb4 	.word	0x20000eb4

08005028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  return uwTick;
 800502c:	4b03      	ldr	r3, [pc, #12]	@ (800503c <HAL_GetTick+0x14>)
 800502e:	681b      	ldr	r3, [r3, #0]
}
 8005030:	4618      	mov	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	20000eb4 	.word	0x20000eb4

08005040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005048:	f7ff ffee 	bl	8005028 <HAL_GetTick>
 800504c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d005      	beq.n	8005066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800505a:	4b0a      	ldr	r3, [pc, #40]	@ (8005084 <HAL_Delay+0x44>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	461a      	mov	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4413      	add	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005066:	bf00      	nop
 8005068:	f7ff ffde 	bl	8005028 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	429a      	cmp	r2, r3
 8005076:	d8f7      	bhi.n	8005068 <HAL_Delay+0x28>
  {
  }
}
 8005078:	bf00      	nop
 800507a:	bf00      	nop
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000028 	.word	0x20000028

08005088 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	431a      	orrs	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	609a      	str	r2, [r3, #8]
}
 80050a2:	bf00      	nop
 80050a4:	370c      	adds	r7, #12
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr

080050ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80050ae:	b480      	push	{r7}
 80050b0:	b083      	sub	sp, #12
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
 80050b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	609a      	str	r2, [r3, #8]
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b087      	sub	sp, #28
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
 80050fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3360      	adds	r3, #96	@ 0x60
 8005102:	461a      	mov	r2, r3
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	4b08      	ldr	r3, [pc, #32]	@ (8005134 <LL_ADC_SetOffset+0x44>)
 8005112:	4013      	ands	r3, r2
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	4313      	orrs	r3, r2
 8005120:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005128:	bf00      	nop
 800512a:	371c      	adds	r7, #28
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	03fff000 	.word	0x03fff000

08005138 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3360      	adds	r3, #96	@ 0x60
 8005146:	461a      	mov	r2, r3
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005158:	4618      	mov	r0, r3
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	3360      	adds	r3, #96	@ 0x60
 8005174:	461a      	mov	r2, r3
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	431a      	orrs	r2, r3
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800518e:	bf00      	nop
 8005190:	371c      	adds	r7, #28
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr

0800519a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800519a:	b480      	push	{r7}
 800519c:	b083      	sub	sp, #12
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80051ae:	2301      	movs	r3, #1
 80051b0:	e000      	b.n	80051b4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b087      	sub	sp, #28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	3330      	adds	r3, #48	@ 0x30
 80051d0:	461a      	mov	r2, r3
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	0a1b      	lsrs	r3, r3, #8
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	f003 030c 	and.w	r3, r3, #12
 80051dc:	4413      	add	r3, r2
 80051de:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	f003 031f 	and.w	r3, r3, #31
 80051ea:	211f      	movs	r1, #31
 80051ec:	fa01 f303 	lsl.w	r3, r1, r3
 80051f0:	43db      	mvns	r3, r3
 80051f2:	401a      	ands	r2, r3
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	0e9b      	lsrs	r3, r3, #26
 80051f8:	f003 011f 	and.w	r1, r3, #31
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	f003 031f 	and.w	r3, r3, #31
 8005202:	fa01 f303 	lsl.w	r3, r1, r3
 8005206:	431a      	orrs	r2, r3
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005218:	b480      	push	{r7}
 800521a:	b087      	sub	sp, #28
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3314      	adds	r3, #20
 8005228:	461a      	mov	r2, r3
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	0e5b      	lsrs	r3, r3, #25
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	f003 0304 	and.w	r3, r3, #4
 8005234:	4413      	add	r3, r2
 8005236:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	0d1b      	lsrs	r3, r3, #20
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	2107      	movs	r1, #7
 8005246:	fa01 f303 	lsl.w	r3, r1, r3
 800524a:	43db      	mvns	r3, r3
 800524c:	401a      	ands	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	0d1b      	lsrs	r3, r3, #20
 8005252:	f003 031f 	and.w	r3, r3, #31
 8005256:	6879      	ldr	r1, [r7, #4]
 8005258:	fa01 f303 	lsl.w	r3, r1, r3
 800525c:	431a      	orrs	r2, r3
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005262:	bf00      	nop
 8005264:	371c      	adds	r7, #28
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
	...

08005270 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005288:	43db      	mvns	r3, r3
 800528a:	401a      	ands	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f003 0318 	and.w	r3, r3, #24
 8005292:	4908      	ldr	r1, [pc, #32]	@ (80052b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005294:	40d9      	lsrs	r1, r3
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	400b      	ands	r3, r1
 800529a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800529e:	431a      	orrs	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80052a6:	bf00      	nop
 80052a8:	3714      	adds	r7, #20
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	0007ffff 	.word	0x0007ffff

080052b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80052c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	6093      	str	r3, [r2, #8]
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052f0:	d101      	bne.n	80052f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80052f2:	2301      	movs	r3, #1
 80052f4:	e000      	b.n	80052f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	370c      	adds	r7, #12
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005314:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005318:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr

0800532c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800533c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005340:	d101      	bne.n	8005346 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005342:	2301      	movs	r3, #1
 8005344:	e000      	b.n	8005348 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005364:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005368:	f043 0201 	orr.w	r2, r3, #1
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005370:	bf00      	nop
 8005372:	370c      	adds	r7, #12
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <LL_ADC_IsEnabled+0x18>
 8005390:	2301      	movs	r3, #1
 8005392:	e000      	b.n	8005396 <LL_ADC_IsEnabled+0x1a>
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	370c      	adds	r7, #12
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80053b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80053b6:	f043 0204 	orr.w	r2, r3, #4
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b083      	sub	sp, #12
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f003 0304 	and.w	r3, r3, #4
 80053da:	2b04      	cmp	r3, #4
 80053dc:	d101      	bne.n	80053e2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80053de:	2301      	movs	r3, #1
 80053e0:	e000      	b.n	80053e4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80053e2:	2300      	movs	r3, #0
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	370c      	adds	r7, #12
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr

080053f0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b083      	sub	sp, #12
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b08      	cmp	r3, #8
 8005402:	d101      	bne.n	8005408 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005404:	2301      	movs	r3, #1
 8005406:	e000      	b.n	800540a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	370c      	adds	r7, #12
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
	...

08005418 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b088      	sub	sp, #32
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005420:	2300      	movs	r3, #0
 8005422:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005424:	2300      	movs	r3, #0
 8005426:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d101      	bne.n	8005432 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	e126      	b.n	8005680 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543c:	2b00      	cmp	r3, #0
 800543e:	d109      	bne.n	8005454 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f7fc f8b1 	bl	80015a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4618      	mov	r0, r3
 800545a:	f7ff ff3f 	bl	80052dc <LL_ADC_IsDeepPowerDownEnabled>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d004      	beq.n	800546e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f7ff ff25 	bl	80052b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f7ff ff5a 	bl	800532c <LL_ADC_IsInternalRegulatorEnabled>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d115      	bne.n	80054aa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4618      	mov	r0, r3
 8005484:	f7ff ff3e 	bl	8005304 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005488:	4b7f      	ldr	r3, [pc, #508]	@ (8005688 <HAL_ADC_Init+0x270>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	099b      	lsrs	r3, r3, #6
 800548e:	4a7f      	ldr	r2, [pc, #508]	@ (800568c <HAL_ADC_Init+0x274>)
 8005490:	fba2 2303 	umull	r2, r3, r2, r3
 8005494:	099b      	lsrs	r3, r3, #6
 8005496:	3301      	adds	r3, #1
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800549c:	e002      	b.n	80054a4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	3b01      	subs	r3, #1
 80054a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1f9      	bne.n	800549e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7ff ff3c 	bl	800532c <LL_ADC_IsInternalRegulatorEnabled>
 80054b4:	4603      	mov	r3, r0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10d      	bne.n	80054d6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054be:	f043 0210 	orr.w	r2, r3, #16
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ca:	f043 0201 	orr.w	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f7ff ff75 	bl	80053ca <LL_ADC_REG_IsConversionOngoing>
 80054e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e6:	f003 0310 	and.w	r3, r3, #16
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f040 80bf 	bne.w	800566e <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f040 80bb 	bne.w	800566e <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005500:	f043 0202 	orr.w	r2, r3, #2
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4618      	mov	r0, r3
 800550e:	f7ff ff35 	bl	800537c <LL_ADC_IsEnabled>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10b      	bne.n	8005530 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005518:	485d      	ldr	r0, [pc, #372]	@ (8005690 <HAL_ADC_Init+0x278>)
 800551a:	f7ff ff2f 	bl	800537c <LL_ADC_IsEnabled>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d105      	bne.n	8005530 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	4619      	mov	r1, r3
 800552a:	485a      	ldr	r0, [pc, #360]	@ (8005694 <HAL_ADC_Init+0x27c>)
 800552c:	f7ff fdac 	bl	8005088 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	7e5b      	ldrb	r3, [r3, #25]
 8005534:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800553a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005540:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005546:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800554e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005550:	4313      	orrs	r3, r2
 8005552:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f893 3020 	ldrb.w	r3, [r3, #32]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d106      	bne.n	800556c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005562:	3b01      	subs	r3, #1
 8005564:	045b      	lsls	r3, r3, #17
 8005566:	69ba      	ldr	r2, [r7, #24]
 8005568:	4313      	orrs	r3, r2
 800556a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005570:	2b00      	cmp	r3, #0
 8005572:	d009      	beq.n	8005588 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005578:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005580:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005582:	69ba      	ldr	r2, [r7, #24]
 8005584:	4313      	orrs	r3, r2
 8005586:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	4b42      	ldr	r3, [pc, #264]	@ (8005698 <HAL_ADC_Init+0x280>)
 8005590:	4013      	ands	r3, r2
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6812      	ldr	r2, [r2, #0]
 8005596:	69b9      	ldr	r1, [r7, #24]
 8005598:	430b      	orrs	r3, r1
 800559a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f7ff ff25 	bl	80053f0 <LL_ADC_INJ_IsConversionOngoing>
 80055a6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d13d      	bne.n	800562a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d13a      	bne.n	800562a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80055b8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80055c0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80055c2:	4313      	orrs	r3, r2
 80055c4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055d0:	f023 0302 	bic.w	r3, r3, #2
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	6812      	ldr	r2, [r2, #0]
 80055d8:	69b9      	ldr	r1, [r7, #24]
 80055da:	430b      	orrs	r3, r1
 80055dc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d118      	bne.n	800561a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80055f2:	f023 0304 	bic.w	r3, r3, #4
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055fe:	4311      	orrs	r1, r2
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005604:	4311      	orrs	r1, r2
 8005606:	687a      	ldr	r2, [r7, #4]
 8005608:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800560a:	430a      	orrs	r2, r1
 800560c:	431a      	orrs	r2, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f042 0201 	orr.w	r2, r2, #1
 8005616:	611a      	str	r2, [r3, #16]
 8005618:	e007      	b.n	800562a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	691a      	ldr	r2, [r3, #16]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 0201 	bic.w	r2, r2, #1
 8005628:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	2b01      	cmp	r3, #1
 8005630:	d10c      	bne.n	800564c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005638:	f023 010f 	bic.w	r1, r3, #15
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	69db      	ldr	r3, [r3, #28]
 8005640:	1e5a      	subs	r2, r3, #1
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	430a      	orrs	r2, r1
 8005648:	631a      	str	r2, [r3, #48]	@ 0x30
 800564a:	e007      	b.n	800565c <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 020f 	bic.w	r2, r2, #15
 800565a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005660:	f023 0303 	bic.w	r3, r3, #3
 8005664:	f043 0201 	orr.w	r2, r3, #1
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	655a      	str	r2, [r3, #84]	@ 0x54
 800566c:	e007      	b.n	800567e <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005672:	f043 0210 	orr.w	r2, r3, #16
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800567e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005680:	4618      	mov	r0, r3
 8005682:	3720      	adds	r7, #32
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	20000020 	.word	0x20000020
 800568c:	053e2d63 	.word	0x053e2d63
 8005690:	50040000 	.word	0x50040000
 8005694:	50040300 	.word	0x50040300
 8005698:	fff0c007 	.word	0xfff0c007

0800569c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff fe8c 	bl	80053ca <LL_ADC_REG_IsConversionOngoing>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d167      	bne.n	8005788 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d101      	bne.n	80056c6 <HAL_ADC_Start_DMA+0x2a>
 80056c2:	2302      	movs	r3, #2
 80056c4:	e063      	b.n	800578e <HAL_ADC_Start_DMA+0xf2>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80056ce:	68f8      	ldr	r0, [r7, #12]
 80056d0:	f000 fc5e 	bl	8005f90 <ADC_Enable>
 80056d4:	4603      	mov	r3, r0
 80056d6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80056d8:	7dfb      	ldrb	r3, [r7, #23]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d14f      	bne.n	800577e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056e6:	f023 0301 	bic.w	r3, r3, #1
 80056ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d006      	beq.n	800570c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005702:	f023 0206 	bic.w	r2, r3, #6
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	659a      	str	r2, [r3, #88]	@ 0x58
 800570a:	e002      	b.n	8005712 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2200      	movs	r2, #0
 8005710:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005716:	4a20      	ldr	r2, [pc, #128]	@ (8005798 <HAL_ADC_Start_DMA+0xfc>)
 8005718:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800571e:	4a1f      	ldr	r2, [pc, #124]	@ (800579c <HAL_ADC_Start_DMA+0x100>)
 8005720:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005726:	4a1e      	ldr	r2, [pc, #120]	@ (80057a0 <HAL_ADC_Start_DMA+0x104>)
 8005728:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	221c      	movs	r2, #28
 8005730:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685a      	ldr	r2, [r3, #4]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f042 0210 	orr.w	r2, r2, #16
 8005748:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68da      	ldr	r2, [r3, #12]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f042 0201 	orr.w	r2, r2, #1
 8005758:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3340      	adds	r3, #64	@ 0x40
 8005764:	4619      	mov	r1, r3
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f000 fec5 	bl	80064f8 <HAL_DMA_Start_IT>
 800576e:	4603      	mov	r3, r0
 8005770:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f7ff fe13 	bl	80053a2 <LL_ADC_REG_StartConversion>
 800577c:	e006      	b.n	800578c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005786:	e001      	b.n	800578c <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005788:	2302      	movs	r3, #2
 800578a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800578c:	7dfb      	ldrb	r3, [r7, #23]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	0800609d 	.word	0x0800609d
 800579c:	08006175 	.word	0x08006175
 80057a0:	08006191 	.word	0x08006191

080057a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b0b6      	sub	sp, #216	@ 0xd8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80057dc:	2300      	movs	r3, #0
 80057de:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d101      	bne.n	80057ee <HAL_ADC_ConfigChannel+0x22>
 80057ea:	2302      	movs	r3, #2
 80057ec:	e3bb      	b.n	8005f66 <HAL_ADC_ConfigChannel+0x79a>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fde5 	bl	80053ca <LL_ADC_REG_IsConversionOngoing>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	f040 83a0 	bne.w	8005f48 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b05      	cmp	r3, #5
 8005816:	d824      	bhi.n	8005862 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	3b02      	subs	r3, #2
 800581e:	2b03      	cmp	r3, #3
 8005820:	d81b      	bhi.n	800585a <HAL_ADC_ConfigChannel+0x8e>
 8005822:	a201      	add	r2, pc, #4	@ (adr r2, 8005828 <HAL_ADC_ConfigChannel+0x5c>)
 8005824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005828:	08005839 	.word	0x08005839
 800582c:	08005841 	.word	0x08005841
 8005830:	08005849 	.word	0x08005849
 8005834:	08005851 	.word	0x08005851
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005838:	230c      	movs	r3, #12
 800583a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800583e:	e010      	b.n	8005862 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005840:	2312      	movs	r3, #18
 8005842:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005846:	e00c      	b.n	8005862 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005848:	2318      	movs	r3, #24
 800584a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800584e:	e008      	b.n	8005862 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005850:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005854:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005858:	e003      	b.n	8005862 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800585a:	2306      	movs	r3, #6
 800585c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005860:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6818      	ldr	r0, [r3, #0]
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	461a      	mov	r2, r3
 800586c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005870:	f7ff fca6 	bl	80051c0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff fda6 	bl	80053ca <LL_ADC_REG_IsConversionOngoing>
 800587e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff fdb2 	bl	80053f0 <LL_ADC_INJ_IsConversionOngoing>
 800588c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005890:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005894:	2b00      	cmp	r3, #0
 8005896:	f040 81a4 	bne.w	8005be2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800589a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f040 819f 	bne.w	8005be2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6818      	ldr	r0, [r3, #0]
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	6819      	ldr	r1, [r3, #0]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	461a      	mov	r2, r3
 80058b2:	f7ff fcb1 	bl	8005218 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	695a      	ldr	r2, [r3, #20]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	68db      	ldr	r3, [r3, #12]
 80058c0:	08db      	lsrs	r3, r3, #3
 80058c2:	f003 0303 	and.w	r3, r3, #3
 80058c6:	005b      	lsls	r3, r3, #1
 80058c8:	fa02 f303 	lsl.w	r3, r2, r3
 80058cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	2b04      	cmp	r3, #4
 80058d6:	d00a      	beq.n	80058ee <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6818      	ldr	r0, [r3, #0]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	6919      	ldr	r1, [r3, #16]
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058e8:	f7ff fc02 	bl	80050f0 <LL_ADC_SetOffset>
 80058ec:	e179      	b.n	8005be2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2100      	movs	r1, #0
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7ff fc1f 	bl	8005138 <LL_ADC_GetOffsetChannel>
 80058fa:	4603      	mov	r3, r0
 80058fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10a      	bne.n	800591a <HAL_ADC_ConfigChannel+0x14e>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2100      	movs	r1, #0
 800590a:	4618      	mov	r0, r3
 800590c:	f7ff fc14 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005910:	4603      	mov	r3, r0
 8005912:	0e9b      	lsrs	r3, r3, #26
 8005914:	f003 021f 	and.w	r2, r3, #31
 8005918:	e01e      	b.n	8005958 <HAL_ADC_ConfigChannel+0x18c>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2100      	movs	r1, #0
 8005920:	4618      	mov	r0, r3
 8005922:	f7ff fc09 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005926:	4603      	mov	r3, r0
 8005928:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800592c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005930:	fa93 f3a3 	rbit	r3, r3
 8005934:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005938:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800593c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005940:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005948:	2320      	movs	r3, #32
 800594a:	e004      	b.n	8005956 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800594c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005950:	fab3 f383 	clz	r3, r3
 8005954:	b2db      	uxtb	r3, r3
 8005956:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005960:	2b00      	cmp	r3, #0
 8005962:	d105      	bne.n	8005970 <HAL_ADC_ConfigChannel+0x1a4>
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	0e9b      	lsrs	r3, r3, #26
 800596a:	f003 031f 	and.w	r3, r3, #31
 800596e:	e018      	b.n	80059a2 <HAL_ADC_ConfigChannel+0x1d6>
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800597c:	fa93 f3a3 	rbit	r3, r3
 8005980:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005984:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005988:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800598c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005990:	2b00      	cmp	r3, #0
 8005992:	d101      	bne.n	8005998 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005994:	2320      	movs	r3, #32
 8005996:	e004      	b.n	80059a2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005998:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800599c:	fab3 f383 	clz	r3, r3
 80059a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d106      	bne.n	80059b4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2200      	movs	r2, #0
 80059ac:	2100      	movs	r1, #0
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7ff fbd8 	bl	8005164 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2101      	movs	r1, #1
 80059ba:	4618      	mov	r0, r3
 80059bc:	f7ff fbbc 	bl	8005138 <LL_ADC_GetOffsetChannel>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10a      	bne.n	80059e0 <HAL_ADC_ConfigChannel+0x214>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2101      	movs	r1, #1
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7ff fbb1 	bl	8005138 <LL_ADC_GetOffsetChannel>
 80059d6:	4603      	mov	r3, r0
 80059d8:	0e9b      	lsrs	r3, r3, #26
 80059da:	f003 021f 	and.w	r2, r3, #31
 80059de:	e01e      	b.n	8005a1e <HAL_ADC_ConfigChannel+0x252>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2101      	movs	r1, #1
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7ff fba6 	bl	8005138 <LL_ADC_GetOffsetChannel>
 80059ec:	4603      	mov	r3, r0
 80059ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80059f6:	fa93 f3a3 	rbit	r3, r3
 80059fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80059fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005a06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8005a0e:	2320      	movs	r3, #32
 8005a10:	e004      	b.n	8005a1c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8005a12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005a16:	fab3 f383 	clz	r3, r3
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d105      	bne.n	8005a36 <HAL_ADC_ConfigChannel+0x26a>
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	0e9b      	lsrs	r3, r3, #26
 8005a30:	f003 031f 	and.w	r3, r3, #31
 8005a34:	e018      	b.n	8005a68 <HAL_ADC_ConfigChannel+0x29c>
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005a42:	fa93 f3a3 	rbit	r3, r3
 8005a46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8005a4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a4e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8005a52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8005a5a:	2320      	movs	r3, #32
 8005a5c:	e004      	b.n	8005a68 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8005a5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a62:	fab3 f383 	clz	r3, r3
 8005a66:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d106      	bne.n	8005a7a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2200      	movs	r2, #0
 8005a72:	2101      	movs	r1, #1
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7ff fb75 	bl	8005164 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2102      	movs	r1, #2
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7ff fb59 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005a86:	4603      	mov	r3, r0
 8005a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10a      	bne.n	8005aa6 <HAL_ADC_ConfigChannel+0x2da>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2102      	movs	r1, #2
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff fb4e 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	0e9b      	lsrs	r3, r3, #26
 8005aa0:	f003 021f 	and.w	r2, r3, #31
 8005aa4:	e01e      	b.n	8005ae4 <HAL_ADC_ConfigChannel+0x318>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2102      	movs	r1, #2
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff fb43 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005abc:	fa93 f3a3 	rbit	r3, r3
 8005ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ac8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8005acc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d101      	bne.n	8005ad8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8005ad4:	2320      	movs	r3, #32
 8005ad6:	e004      	b.n	8005ae2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8005ad8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005adc:	fab3 f383 	clz	r3, r3
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d105      	bne.n	8005afc <HAL_ADC_ConfigChannel+0x330>
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	0e9b      	lsrs	r3, r3, #26
 8005af6:	f003 031f 	and.w	r3, r3, #31
 8005afa:	e014      	b.n	8005b26 <HAL_ADC_ConfigChannel+0x35a>
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b04:	fa93 f3a3 	rbit	r3, r3
 8005b08:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8005b0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8005b10:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8005b18:	2320      	movs	r3, #32
 8005b1a:	e004      	b.n	8005b26 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8005b1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005b20:	fab3 f383 	clz	r3, r3
 8005b24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d106      	bne.n	8005b38 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	2102      	movs	r1, #2
 8005b32:	4618      	mov	r0, r3
 8005b34:	f7ff fb16 	bl	8005164 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2103      	movs	r1, #3
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7ff fafa 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005b44:	4603      	mov	r3, r0
 8005b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10a      	bne.n	8005b64 <HAL_ADC_ConfigChannel+0x398>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2103      	movs	r1, #3
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff faef 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	0e9b      	lsrs	r3, r3, #26
 8005b5e:	f003 021f 	and.w	r2, r3, #31
 8005b62:	e017      	b.n	8005b94 <HAL_ADC_ConfigChannel+0x3c8>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2103      	movs	r1, #3
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7ff fae4 	bl	8005138 <LL_ADC_GetOffsetChannel>
 8005b70:	4603      	mov	r3, r0
 8005b72:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005b76:	fa93 f3a3 	rbit	r3, r3
 8005b7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005b7e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8005b80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8005b86:	2320      	movs	r3, #32
 8005b88:	e003      	b.n	8005b92 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8005b8a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005b8c:	fab3 f383 	clz	r3, r3
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d105      	bne.n	8005bac <HAL_ADC_ConfigChannel+0x3e0>
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	0e9b      	lsrs	r3, r3, #26
 8005ba6:	f003 031f 	and.w	r3, r3, #31
 8005baa:	e011      	b.n	8005bd0 <HAL_ADC_ConfigChannel+0x404>
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005bb4:	fa93 f3a3 	rbit	r3, r3
 8005bb8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005bba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bbc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8005bbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d101      	bne.n	8005bc8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005bc4:	2320      	movs	r3, #32
 8005bc6:	e003      	b.n	8005bd0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005bc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bca:	fab3 f383 	clz	r3, r3
 8005bce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d106      	bne.n	8005be2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2103      	movs	r1, #3
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f7ff fac1 	bl	8005164 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4618      	mov	r0, r3
 8005be8:	f7ff fbc8 	bl	800537c <LL_ADC_IsEnabled>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f040 8140 	bne.w	8005e74 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	6819      	ldr	r1, [r3, #0]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	461a      	mov	r2, r3
 8005c02:	f7ff fb35 	bl	8005270 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	4a8f      	ldr	r2, [pc, #572]	@ (8005e48 <HAL_ADC_ConfigChannel+0x67c>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	f040 8131 	bne.w	8005e74 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10b      	bne.n	8005c3a <HAL_ADC_ConfigChannel+0x46e>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	0e9b      	lsrs	r3, r3, #26
 8005c28:	3301      	adds	r3, #1
 8005c2a:	f003 031f 	and.w	r3, r3, #31
 8005c2e:	2b09      	cmp	r3, #9
 8005c30:	bf94      	ite	ls
 8005c32:	2301      	movls	r3, #1
 8005c34:	2300      	movhi	r3, #0
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	e019      	b.n	8005c6e <HAL_ADC_ConfigChannel+0x4a2>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c42:	fa93 f3a3 	rbit	r3, r3
 8005c46:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8005c4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8005c52:	2320      	movs	r3, #32
 8005c54:	e003      	b.n	8005c5e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8005c56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c58:	fab3 f383 	clz	r3, r3
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	3301      	adds	r3, #1
 8005c60:	f003 031f 	and.w	r3, r3, #31
 8005c64:	2b09      	cmp	r3, #9
 8005c66:	bf94      	ite	ls
 8005c68:	2301      	movls	r3, #1
 8005c6a:	2300      	movhi	r3, #0
 8005c6c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d079      	beq.n	8005d66 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d107      	bne.n	8005c8e <HAL_ADC_ConfigChannel+0x4c2>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	0e9b      	lsrs	r3, r3, #26
 8005c84:	3301      	adds	r3, #1
 8005c86:	069b      	lsls	r3, r3, #26
 8005c88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c8c:	e015      	b.n	8005cba <HAL_ADC_ConfigChannel+0x4ee>
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c96:	fa93 f3a3 	rbit	r3, r3
 8005c9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005c9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c9e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8005ca0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d101      	bne.n	8005caa <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8005ca6:	2320      	movs	r3, #32
 8005ca8:	e003      	b.n	8005cb2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8005caa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cac:	fab3 f383 	clz	r3, r3
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	069b      	lsls	r3, r3, #26
 8005cb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d109      	bne.n	8005cda <HAL_ADC_ConfigChannel+0x50e>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	0e9b      	lsrs	r3, r3, #26
 8005ccc:	3301      	adds	r3, #1
 8005cce:	f003 031f 	and.w	r3, r3, #31
 8005cd2:	2101      	movs	r1, #1
 8005cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd8:	e017      	b.n	8005d0a <HAL_ADC_ConfigChannel+0x53e>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ce2:	fa93 f3a3 	rbit	r3, r3
 8005ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005ce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005cec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d101      	bne.n	8005cf6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8005cf2:	2320      	movs	r3, #32
 8005cf4:	e003      	b.n	8005cfe <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8005cf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cf8:	fab3 f383 	clz	r3, r3
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	3301      	adds	r3, #1
 8005d00:	f003 031f 	and.w	r3, r3, #31
 8005d04:	2101      	movs	r1, #1
 8005d06:	fa01 f303 	lsl.w	r3, r1, r3
 8005d0a:	ea42 0103 	orr.w	r1, r2, r3
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10a      	bne.n	8005d30 <HAL_ADC_ConfigChannel+0x564>
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	0e9b      	lsrs	r3, r3, #26
 8005d20:	3301      	adds	r3, #1
 8005d22:	f003 021f 	and.w	r2, r3, #31
 8005d26:	4613      	mov	r3, r2
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	4413      	add	r3, r2
 8005d2c:	051b      	lsls	r3, r3, #20
 8005d2e:	e018      	b.n	8005d62 <HAL_ADC_ConfigChannel+0x596>
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d38:	fa93 f3a3 	rbit	r3, r3
 8005d3c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d40:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8005d48:	2320      	movs	r3, #32
 8005d4a:	e003      	b.n	8005d54 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8005d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4e:	fab3 f383 	clz	r3, r3
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	3301      	adds	r3, #1
 8005d56:	f003 021f 	and.w	r2, r3, #31
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	005b      	lsls	r3, r3, #1
 8005d5e:	4413      	add	r3, r2
 8005d60:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d62:	430b      	orrs	r3, r1
 8005d64:	e081      	b.n	8005e6a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d107      	bne.n	8005d82 <HAL_ADC_ConfigChannel+0x5b6>
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	0e9b      	lsrs	r3, r3, #26
 8005d78:	3301      	adds	r3, #1
 8005d7a:	069b      	lsls	r3, r3, #26
 8005d7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005d80:	e015      	b.n	8005dae <HAL_ADC_ConfigChannel+0x5e2>
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8a:	fa93 f3a3 	rbit	r3, r3
 8005d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8005d9a:	2320      	movs	r3, #32
 8005d9c:	e003      	b.n	8005da6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8005d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da0:	fab3 f383 	clz	r3, r3
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	3301      	adds	r3, #1
 8005da8:	069b      	lsls	r3, r3, #26
 8005daa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d109      	bne.n	8005dce <HAL_ADC_ConfigChannel+0x602>
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	0e9b      	lsrs	r3, r3, #26
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	f003 031f 	and.w	r3, r3, #31
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8005dcc:	e017      	b.n	8005dfe <HAL_ADC_ConfigChannel+0x632>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	fa93 f3a3 	rbit	r3, r3
 8005dda:	61bb      	str	r3, [r7, #24]
  return result;
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005de0:	6a3b      	ldr	r3, [r7, #32]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8005de6:	2320      	movs	r3, #32
 8005de8:	e003      	b.n	8005df2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	fab3 f383 	clz	r3, r3
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	3301      	adds	r3, #1
 8005df4:	f003 031f 	and.w	r3, r3, #31
 8005df8:	2101      	movs	r1, #1
 8005dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8005dfe:	ea42 0103 	orr.w	r1, r2, r3
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10d      	bne.n	8005e2a <HAL_ADC_ConfigChannel+0x65e>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	0e9b      	lsrs	r3, r3, #26
 8005e14:	3301      	adds	r3, #1
 8005e16:	f003 021f 	and.w	r2, r3, #31
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	4413      	add	r3, r2
 8005e20:	3b1e      	subs	r3, #30
 8005e22:	051b      	lsls	r3, r3, #20
 8005e24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005e28:	e01e      	b.n	8005e68 <HAL_ADC_ConfigChannel+0x69c>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	fa93 f3a3 	rbit	r3, r3
 8005e36:	60fb      	str	r3, [r7, #12]
  return result;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d104      	bne.n	8005e4c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8005e42:	2320      	movs	r3, #32
 8005e44:	e006      	b.n	8005e54 <HAL_ADC_ConfigChannel+0x688>
 8005e46:	bf00      	nop
 8005e48:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	fab3 f383 	clz	r3, r3
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	3301      	adds	r3, #1
 8005e56:	f003 021f 	and.w	r2, r3, #31
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	4413      	add	r3, r2
 8005e60:	3b1e      	subs	r3, #30
 8005e62:	051b      	lsls	r3, r3, #20
 8005e64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e68:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e6e:	4619      	mov	r1, r3
 8005e70:	f7ff f9d2 	bl	8005218 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	4b3d      	ldr	r3, [pc, #244]	@ (8005f70 <HAL_ADC_ConfigChannel+0x7a4>)
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d06c      	beq.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e80:	483c      	ldr	r0, [pc, #240]	@ (8005f74 <HAL_ADC_ConfigChannel+0x7a8>)
 8005e82:	f7ff f927 	bl	80050d4 <LL_ADC_GetCommonPathInternalCh>
 8005e86:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a3a      	ldr	r2, [pc, #232]	@ (8005f78 <HAL_ADC_ConfigChannel+0x7ac>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d127      	bne.n	8005ee4 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005e94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d121      	bne.n	8005ee4 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a35      	ldr	r2, [pc, #212]	@ (8005f7c <HAL_ADC_ConfigChannel+0x7b0>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d157      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005eaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005eae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	482f      	ldr	r0, [pc, #188]	@ (8005f74 <HAL_ADC_ConfigChannel+0x7a8>)
 8005eb6:	f7ff f8fa 	bl	80050ae <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005eba:	4b31      	ldr	r3, [pc, #196]	@ (8005f80 <HAL_ADC_ConfigChannel+0x7b4>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	099b      	lsrs	r3, r3, #6
 8005ec0:	4a30      	ldr	r2, [pc, #192]	@ (8005f84 <HAL_ADC_ConfigChannel+0x7b8>)
 8005ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ec6:	099b      	lsrs	r3, r3, #6
 8005ec8:	1c5a      	adds	r2, r3, #1
 8005eca:	4613      	mov	r3, r2
 8005ecc:	005b      	lsls	r3, r3, #1
 8005ece:	4413      	add	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005ed4:	e002      	b.n	8005edc <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d1f9      	bne.n	8005ed6 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005ee2:	e03a      	b.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a27      	ldr	r2, [pc, #156]	@ (8005f88 <HAL_ADC_ConfigChannel+0x7bc>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d113      	bne.n	8005f16 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005eee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ef2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10d      	bne.n	8005f16 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a1f      	ldr	r2, [pc, #124]	@ (8005f7c <HAL_ADC_ConfigChannel+0x7b0>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d12a      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005f04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	4819      	ldr	r0, [pc, #100]	@ (8005f74 <HAL_ADC_ConfigChannel+0x7a8>)
 8005f10:	f7ff f8cd 	bl	80050ae <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005f14:	e021      	b.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005f8c <HAL_ADC_ConfigChannel+0x7c0>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d11c      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005f20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d116      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a12      	ldr	r2, [pc, #72]	@ (8005f7c <HAL_ADC_ConfigChannel+0x7b0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d111      	bne.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005f36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005f3a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005f3e:	4619      	mov	r1, r3
 8005f40:	480c      	ldr	r0, [pc, #48]	@ (8005f74 <HAL_ADC_ConfigChannel+0x7a8>)
 8005f42:	f7ff f8b4 	bl	80050ae <LL_ADC_SetCommonPathInternalCh>
 8005f46:	e008      	b.n	8005f5a <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4c:	f043 0220 	orr.w	r2, r3, #32
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005f62:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	37d8      	adds	r7, #216	@ 0xd8
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	80080000 	.word	0x80080000
 8005f74:	50040300 	.word	0x50040300
 8005f78:	c7520000 	.word	0xc7520000
 8005f7c:	50040000 	.word	0x50040000
 8005f80:	20000020 	.word	0x20000020
 8005f84:	053e2d63 	.word	0x053e2d63
 8005f88:	cb840000 	.word	0xcb840000
 8005f8c:	80000001 	.word	0x80000001

08005f90 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7ff f9eb 	bl	800537c <LL_ADC_IsEnabled>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d169      	bne.n	8006080 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	689a      	ldr	r2, [r3, #8]
 8005fb2:	4b36      	ldr	r3, [pc, #216]	@ (800608c <ADC_Enable+0xfc>)
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00d      	beq.n	8005fd6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fbe:	f043 0210 	orr.w	r2, r3, #16
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fca:	f043 0201 	orr.w	r2, r3, #1
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e055      	b.n	8006082 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f7ff f9ba 	bl	8005354 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005fe0:	482b      	ldr	r0, [pc, #172]	@ (8006090 <ADC_Enable+0x100>)
 8005fe2:	f7ff f877 	bl	80050d4 <LL_ADC_GetCommonPathInternalCh>
 8005fe6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005fe8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d013      	beq.n	8006018 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ff0:	4b28      	ldr	r3, [pc, #160]	@ (8006094 <ADC_Enable+0x104>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	099b      	lsrs	r3, r3, #6
 8005ff6:	4a28      	ldr	r2, [pc, #160]	@ (8006098 <ADC_Enable+0x108>)
 8005ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ffc:	099b      	lsrs	r3, r3, #6
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	4613      	mov	r3, r2
 8006002:	005b      	lsls	r3, r3, #1
 8006004:	4413      	add	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800600a:	e002      	b.n	8006012 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	3b01      	subs	r3, #1
 8006010:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1f9      	bne.n	800600c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006018:	f7ff f806 	bl	8005028 <HAL_GetTick>
 800601c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800601e:	e028      	b.n	8006072 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff f9a9 	bl	800537c <LL_ADC_IsEnabled>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d104      	bne.n	800603a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff f98d 	bl	8005354 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800603a:	f7fe fff5 	bl	8005028 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	2b02      	cmp	r3, #2
 8006046:	d914      	bls.n	8006072 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0301 	and.w	r3, r3, #1
 8006052:	2b01      	cmp	r3, #1
 8006054:	d00d      	beq.n	8006072 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800605a:	f043 0210 	orr.w	r2, r3, #16
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006066:	f043 0201 	orr.w	r2, r3, #1
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e007      	b.n	8006082 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b01      	cmp	r3, #1
 800607e:	d1cf      	bne.n	8006020 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006080:	2300      	movs	r3, #0
}
 8006082:	4618      	mov	r0, r3
 8006084:	3710      	adds	r7, #16
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	8000003f 	.word	0x8000003f
 8006090:	50040300 	.word	0x50040300
 8006094:	20000020 	.word	0x20000020
 8006098:	053e2d63 	.word	0x053e2d63

0800609c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ae:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d14b      	bne.n	800614e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d021      	beq.n	8006114 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4618      	mov	r0, r3
 80060d6:	f7ff f860 	bl	800519a <LL_ADC_REG_IsTriggerSourceSWStart>
 80060da:	4603      	mov	r3, r0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d032      	beq.n	8006146 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d12b      	bne.n	8006146 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d11f      	bne.n	8006146 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800610a:	f043 0201 	orr.w	r2, r3, #1
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	655a      	str	r2, [r3, #84]	@ 0x54
 8006112:	e018      	b.n	8006146 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d111      	bne.n	8006146 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006126:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006132:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d105      	bne.n	8006146 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800613e:	f043 0201 	orr.w	r2, r3, #1
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f7fb fcd0 	bl	8001aec <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800614c:	e00e      	b.n	800616c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006152:	f003 0310 	and.w	r3, r3, #16
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f7ff fb2c 	bl	80057b8 <HAL_ADC_ErrorCallback>
}
 8006160:	e004      	b.n	800616c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	4798      	blx	r3
}
 800616c:	bf00      	nop
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006180:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f7ff fb0e 	bl	80057a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006188:	bf00      	nop
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ae:	f043 0204 	orr.w	r2, r3, #4
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7ff fafe 	bl	80057b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80061bc:	bf00      	nop
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	f003 0307 	and.w	r3, r3, #7
 80061d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006208 <__NVIC_SetPriorityGrouping+0x44>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80061e0:	4013      	ands	r3, r2
 80061e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80061f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061f6:	4a04      	ldr	r2, [pc, #16]	@ (8006208 <__NVIC_SetPriorityGrouping+0x44>)
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	60d3      	str	r3, [r2, #12]
}
 80061fc:	bf00      	nop
 80061fe:	3714      	adds	r7, #20
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr
 8006208:	e000ed00 	.word	0xe000ed00

0800620c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006210:	4b04      	ldr	r3, [pc, #16]	@ (8006224 <__NVIC_GetPriorityGrouping+0x18>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	0a1b      	lsrs	r3, r3, #8
 8006216:	f003 0307 	and.w	r3, r3, #7
}
 800621a:	4618      	mov	r0, r3
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	e000ed00 	.word	0xe000ed00

08006228 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	4603      	mov	r3, r0
 8006230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006236:	2b00      	cmp	r3, #0
 8006238:	db0b      	blt.n	8006252 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800623a:	79fb      	ldrb	r3, [r7, #7]
 800623c:	f003 021f 	and.w	r2, r3, #31
 8006240:	4907      	ldr	r1, [pc, #28]	@ (8006260 <__NVIC_EnableIRQ+0x38>)
 8006242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006246:	095b      	lsrs	r3, r3, #5
 8006248:	2001      	movs	r0, #1
 800624a:	fa00 f202 	lsl.w	r2, r0, r2
 800624e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006252:	bf00      	nop
 8006254:	370c      	adds	r7, #12
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	e000e100 	.word	0xe000e100

08006264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	4603      	mov	r3, r0
 800626c:	6039      	str	r1, [r7, #0]
 800626e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006274:	2b00      	cmp	r3, #0
 8006276:	db0a      	blt.n	800628e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	b2da      	uxtb	r2, r3
 800627c:	490c      	ldr	r1, [pc, #48]	@ (80062b0 <__NVIC_SetPriority+0x4c>)
 800627e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006282:	0112      	lsls	r2, r2, #4
 8006284:	b2d2      	uxtb	r2, r2
 8006286:	440b      	add	r3, r1
 8006288:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800628c:	e00a      	b.n	80062a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	b2da      	uxtb	r2, r3
 8006292:	4908      	ldr	r1, [pc, #32]	@ (80062b4 <__NVIC_SetPriority+0x50>)
 8006294:	79fb      	ldrb	r3, [r7, #7]
 8006296:	f003 030f 	and.w	r3, r3, #15
 800629a:	3b04      	subs	r3, #4
 800629c:	0112      	lsls	r2, r2, #4
 800629e:	b2d2      	uxtb	r2, r2
 80062a0:	440b      	add	r3, r1
 80062a2:	761a      	strb	r2, [r3, #24]
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr
 80062b0:	e000e100 	.word	0xe000e100
 80062b4:	e000ed00 	.word	0xe000ed00

080062b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b089      	sub	sp, #36	@ 0x24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	f1c3 0307 	rsb	r3, r3, #7
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	bf28      	it	cs
 80062d6:	2304      	movcs	r3, #4
 80062d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	3304      	adds	r3, #4
 80062de:	2b06      	cmp	r3, #6
 80062e0:	d902      	bls.n	80062e8 <NVIC_EncodePriority+0x30>
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	3b03      	subs	r3, #3
 80062e6:	e000      	b.n	80062ea <NVIC_EncodePriority+0x32>
 80062e8:	2300      	movs	r3, #0
 80062ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062ec:	f04f 32ff 	mov.w	r2, #4294967295
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	fa02 f303 	lsl.w	r3, r2, r3
 80062f6:	43da      	mvns	r2, r3
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	401a      	ands	r2, r3
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006300:	f04f 31ff 	mov.w	r1, #4294967295
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	fa01 f303 	lsl.w	r3, r1, r3
 800630a:	43d9      	mvns	r1, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006310:	4313      	orrs	r3, r2
         );
}
 8006312:	4618      	mov	r0, r3
 8006314:	3724      	adds	r7, #36	@ 0x24
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b082      	sub	sp, #8
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7ff ff4c 	bl	80061c4 <__NVIC_SetPriorityGrouping>
}
 800632c:	bf00      	nop
 800632e:	3708      	adds	r7, #8
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	60b9      	str	r1, [r7, #8]
 800633e:	607a      	str	r2, [r7, #4]
 8006340:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006342:	2300      	movs	r3, #0
 8006344:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006346:	f7ff ff61 	bl	800620c <__NVIC_GetPriorityGrouping>
 800634a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	68b9      	ldr	r1, [r7, #8]
 8006350:	6978      	ldr	r0, [r7, #20]
 8006352:	f7ff ffb1 	bl	80062b8 <NVIC_EncodePriority>
 8006356:	4602      	mov	r2, r0
 8006358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800635c:	4611      	mov	r1, r2
 800635e:	4618      	mov	r0, r3
 8006360:	f7ff ff80 	bl	8006264 <__NVIC_SetPriority>
}
 8006364:	bf00      	nop
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	4603      	mov	r3, r0
 8006374:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800637a:	4618      	mov	r0, r3
 800637c:	f7ff ff54 	bl	8006228 <__NVIC_EnableIRQ>
}
 8006380:	bf00      	nop
 8006382:	3708      	adds	r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e098      	b.n	80064cc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	461a      	mov	r2, r3
 80063a0:	4b4d      	ldr	r3, [pc, #308]	@ (80064d8 <HAL_DMA_Init+0x150>)
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d80f      	bhi.n	80063c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	461a      	mov	r2, r3
 80063ac:	4b4b      	ldr	r3, [pc, #300]	@ (80064dc <HAL_DMA_Init+0x154>)
 80063ae:	4413      	add	r3, r2
 80063b0:	4a4b      	ldr	r2, [pc, #300]	@ (80064e0 <HAL_DMA_Init+0x158>)
 80063b2:	fba2 2303 	umull	r2, r3, r2, r3
 80063b6:	091b      	lsrs	r3, r3, #4
 80063b8:	009a      	lsls	r2, r3, #2
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a48      	ldr	r2, [pc, #288]	@ (80064e4 <HAL_DMA_Init+0x15c>)
 80063c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80063c4:	e00e      	b.n	80063e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	4b46      	ldr	r3, [pc, #280]	@ (80064e8 <HAL_DMA_Init+0x160>)
 80063ce:	4413      	add	r3, r2
 80063d0:	4a43      	ldr	r2, [pc, #268]	@ (80064e0 <HAL_DMA_Init+0x158>)
 80063d2:	fba2 2303 	umull	r2, r3, r2, r3
 80063d6:	091b      	lsrs	r3, r3, #4
 80063d8:	009a      	lsls	r2, r3, #2
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a42      	ldr	r2, [pc, #264]	@ (80064ec <HAL_DMA_Init+0x164>)
 80063e2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80063fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006408:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006414:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	699b      	ldr	r3, [r3, #24]
 800641a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006420:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800643e:	d039      	beq.n	80064b4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006444:	4a27      	ldr	r2, [pc, #156]	@ (80064e4 <HAL_DMA_Init+0x15c>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d11a      	bne.n	8006480 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800644a:	4b29      	ldr	r3, [pc, #164]	@ (80064f0 <HAL_DMA_Init+0x168>)
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006452:	f003 031c 	and.w	r3, r3, #28
 8006456:	210f      	movs	r1, #15
 8006458:	fa01 f303 	lsl.w	r3, r1, r3
 800645c:	43db      	mvns	r3, r3
 800645e:	4924      	ldr	r1, [pc, #144]	@ (80064f0 <HAL_DMA_Init+0x168>)
 8006460:	4013      	ands	r3, r2
 8006462:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006464:	4b22      	ldr	r3, [pc, #136]	@ (80064f0 <HAL_DMA_Init+0x168>)
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6859      	ldr	r1, [r3, #4]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006470:	f003 031c 	and.w	r3, r3, #28
 8006474:	fa01 f303 	lsl.w	r3, r1, r3
 8006478:	491d      	ldr	r1, [pc, #116]	@ (80064f0 <HAL_DMA_Init+0x168>)
 800647a:	4313      	orrs	r3, r2
 800647c:	600b      	str	r3, [r1, #0]
 800647e:	e019      	b.n	80064b4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006480:	4b1c      	ldr	r3, [pc, #112]	@ (80064f4 <HAL_DMA_Init+0x16c>)
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006488:	f003 031c 	and.w	r3, r3, #28
 800648c:	210f      	movs	r1, #15
 800648e:	fa01 f303 	lsl.w	r3, r1, r3
 8006492:	43db      	mvns	r3, r3
 8006494:	4917      	ldr	r1, [pc, #92]	@ (80064f4 <HAL_DMA_Init+0x16c>)
 8006496:	4013      	ands	r3, r2
 8006498:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800649a:	4b16      	ldr	r3, [pc, #88]	@ (80064f4 <HAL_DMA_Init+0x16c>)
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6859      	ldr	r1, [r3, #4]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064a6:	f003 031c 	and.w	r3, r3, #28
 80064aa:	fa01 f303 	lsl.w	r3, r1, r3
 80064ae:	4911      	ldr	r1, [pc, #68]	@ (80064f4 <HAL_DMA_Init+0x16c>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3714      	adds	r7, #20
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	40020407 	.word	0x40020407
 80064dc:	bffdfff8 	.word	0xbffdfff8
 80064e0:	cccccccd 	.word	0xcccccccd
 80064e4:	40020000 	.word	0x40020000
 80064e8:	bffdfbf8 	.word	0xbffdfbf8
 80064ec:	40020400 	.word	0x40020400
 80064f0:	400200a8 	.word	0x400200a8
 80064f4:	400204a8 	.word	0x400204a8

080064f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
 8006504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006506:	2300      	movs	r3, #0
 8006508:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006510:	2b01      	cmp	r3, #1
 8006512:	d101      	bne.n	8006518 <HAL_DMA_Start_IT+0x20>
 8006514:	2302      	movs	r3, #2
 8006516:	e04b      	b.n	80065b0 <HAL_DMA_Start_IT+0xb8>
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b01      	cmp	r3, #1
 800652a:	d13a      	bne.n	80065a2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2202      	movs	r2, #2
 8006530:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 0201 	bic.w	r2, r2, #1
 8006548:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	68b9      	ldr	r1, [r7, #8]
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 f92a 	bl	80067aa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800655a:	2b00      	cmp	r3, #0
 800655c:	d008      	beq.n	8006570 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f042 020e 	orr.w	r2, r2, #14
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	e00f      	b.n	8006590 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f022 0204 	bic.w	r2, r2, #4
 800657e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 020a 	orr.w	r2, r2, #10
 800658e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]
 80065a0:	e005      	b.n	80065ae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80065aa:	2302      	movs	r3, #2
 80065ac:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80065ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3718      	adds	r7, #24
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d008      	beq.n	80065e2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2204      	movs	r2, #4
 80065d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e022      	b.n	8006628 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f022 020e 	bic.w	r2, r2, #14
 80065f0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 0201 	bic.w	r2, r2, #1
 8006600:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006606:	f003 021c 	and.w	r2, r3, #28
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800660e:	2101      	movs	r1, #1
 8006610:	fa01 f202 	lsl.w	r2, r1, r2
 8006614:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8006626:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006628:	4618      	mov	r0, r3
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006650:	f003 031c 	and.w	r3, r3, #28
 8006654:	2204      	movs	r2, #4
 8006656:	409a      	lsls	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	4013      	ands	r3, r2
 800665c:	2b00      	cmp	r3, #0
 800665e:	d026      	beq.n	80066ae <HAL_DMA_IRQHandler+0x7a>
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	f003 0304 	and.w	r3, r3, #4
 8006666:	2b00      	cmp	r3, #0
 8006668:	d021      	beq.n	80066ae <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0320 	and.w	r3, r3, #32
 8006674:	2b00      	cmp	r3, #0
 8006676:	d107      	bne.n	8006688 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f022 0204 	bic.w	r2, r2, #4
 8006686:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800668c:	f003 021c 	and.w	r2, r3, #28
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006694:	2104      	movs	r1, #4
 8006696:	fa01 f202 	lsl.w	r2, r1, r2
 800669a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d071      	beq.n	8006788 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80066ac:	e06c      	b.n	8006788 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066b2:	f003 031c 	and.w	r3, r3, #28
 80066b6:	2202      	movs	r2, #2
 80066b8:	409a      	lsls	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	4013      	ands	r3, r2
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d02e      	beq.n	8006720 <HAL_DMA_IRQHandler+0xec>
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d029      	beq.n	8006720 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0320 	and.w	r3, r3, #32
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d10b      	bne.n	80066f2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 020a 	bic.w	r2, r2, #10
 80066e8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066f6:	f003 021c 	and.w	r2, r3, #28
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066fe:	2102      	movs	r1, #2
 8006700:	fa01 f202 	lsl.w	r2, r1, r2
 8006704:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	2b00      	cmp	r3, #0
 8006714:	d038      	beq.n	8006788 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800671e:	e033      	b.n	8006788 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006724:	f003 031c 	and.w	r3, r3, #28
 8006728:	2208      	movs	r2, #8
 800672a:	409a      	lsls	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	4013      	ands	r3, r2
 8006730:	2b00      	cmp	r3, #0
 8006732:	d02a      	beq.n	800678a <HAL_DMA_IRQHandler+0x156>
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f003 0308 	and.w	r3, r3, #8
 800673a:	2b00      	cmp	r3, #0
 800673c:	d025      	beq.n	800678a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f022 020e 	bic.w	r2, r2, #14
 800674c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006752:	f003 021c 	and.w	r2, r3, #28
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675a:	2101      	movs	r1, #1
 800675c:	fa01 f202 	lsl.w	r2, r1, r2
 8006760:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800677c:	2b00      	cmp	r3, #0
 800677e:	d004      	beq.n	800678a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006788:	bf00      	nop
 800678a:	bf00      	nop
}
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006792:	b480      	push	{r7}
 8006794:	b083      	sub	sp, #12
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800679e:	4618      	mov	r0, r3
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr

080067aa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067aa:	b480      	push	{r7}
 80067ac:	b085      	sub	sp, #20
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	60f8      	str	r0, [r7, #12]
 80067b2:	60b9      	str	r1, [r7, #8]
 80067b4:	607a      	str	r2, [r7, #4]
 80067b6:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067bc:	f003 021c 	and.w	r2, r3, #28
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c4:	2101      	movs	r1, #1
 80067c6:	fa01 f202 	lsl.w	r2, r1, r2
 80067ca:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	683a      	ldr	r2, [r7, #0]
 80067d2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b10      	cmp	r3, #16
 80067da:	d108      	bne.n	80067ee <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80067ec:	e007      	b.n	80067fe <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	60da      	str	r2, [r3, #12]
}
 80067fe:	bf00      	nop
 8006800:	3714      	adds	r7, #20
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
	...

0800680c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800680c:	b480      	push	{r7}
 800680e:	b087      	sub	sp, #28
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006816:	2300      	movs	r3, #0
 8006818:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800681a:	e148      	b.n	8006aae <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	2101      	movs	r1, #1
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	fa01 f303 	lsl.w	r3, r1, r3
 8006828:	4013      	ands	r3, r2
 800682a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 813a 	beq.w	8006aa8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f003 0303 	and.w	r3, r3, #3
 800683c:	2b01      	cmp	r3, #1
 800683e:	d005      	beq.n	800684c <HAL_GPIO_Init+0x40>
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f003 0303 	and.w	r3, r3, #3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d130      	bne.n	80068ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	005b      	lsls	r3, r3, #1
 8006856:	2203      	movs	r2, #3
 8006858:	fa02 f303 	lsl.w	r3, r2, r3
 800685c:	43db      	mvns	r3, r3
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4013      	ands	r3, r2
 8006862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	68da      	ldr	r2, [r3, #12]
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	005b      	lsls	r3, r3, #1
 800686c:	fa02 f303 	lsl.w	r3, r2, r3
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	4313      	orrs	r3, r2
 8006874:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006882:	2201      	movs	r2, #1
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	fa02 f303 	lsl.w	r3, r2, r3
 800688a:	43db      	mvns	r3, r3
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	4013      	ands	r3, r2
 8006890:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	091b      	lsrs	r3, r3, #4
 8006898:	f003 0201 	and.w	r2, r3, #1
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	fa02 f303 	lsl.w	r3, r2, r3
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	693a      	ldr	r2, [r7, #16]
 80068ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f003 0303 	and.w	r3, r3, #3
 80068b6:	2b03      	cmp	r3, #3
 80068b8:	d017      	beq.n	80068ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	005b      	lsls	r3, r3, #1
 80068c4:	2203      	movs	r2, #3
 80068c6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ca:	43db      	mvns	r3, r3
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	4013      	ands	r3, r2
 80068d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	689a      	ldr	r2, [r3, #8]
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	005b      	lsls	r3, r3, #1
 80068da:	fa02 f303 	lsl.w	r3, r2, r3
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d123      	bne.n	800693e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	08da      	lsrs	r2, r3, #3
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	3208      	adds	r2, #8
 80068fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006902:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f003 0307 	and.w	r3, r3, #7
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	220f      	movs	r2, #15
 800690e:	fa02 f303 	lsl.w	r3, r2, r3
 8006912:	43db      	mvns	r3, r3
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	4013      	ands	r3, r2
 8006918:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	691a      	ldr	r2, [r3, #16]
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	f003 0307 	and.w	r3, r3, #7
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	fa02 f303 	lsl.w	r3, r2, r3
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	4313      	orrs	r3, r2
 800692e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	08da      	lsrs	r2, r3, #3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	3208      	adds	r2, #8
 8006938:	6939      	ldr	r1, [r7, #16]
 800693a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	005b      	lsls	r3, r3, #1
 8006948:	2203      	movs	r2, #3
 800694a:	fa02 f303 	lsl.w	r3, r2, r3
 800694e:	43db      	mvns	r3, r3
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	4013      	ands	r3, r2
 8006954:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f003 0203 	and.w	r2, r3, #3
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	005b      	lsls	r3, r3, #1
 8006962:	fa02 f303 	lsl.w	r3, r2, r3
 8006966:	693a      	ldr	r2, [r7, #16]
 8006968:	4313      	orrs	r3, r2
 800696a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800697a:	2b00      	cmp	r3, #0
 800697c:	f000 8094 	beq.w	8006aa8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006980:	4b52      	ldr	r3, [pc, #328]	@ (8006acc <HAL_GPIO_Init+0x2c0>)
 8006982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006984:	4a51      	ldr	r2, [pc, #324]	@ (8006acc <HAL_GPIO_Init+0x2c0>)
 8006986:	f043 0301 	orr.w	r3, r3, #1
 800698a:	6613      	str	r3, [r2, #96]	@ 0x60
 800698c:	4b4f      	ldr	r3, [pc, #316]	@ (8006acc <HAL_GPIO_Init+0x2c0>)
 800698e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	60bb      	str	r3, [r7, #8]
 8006996:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006998:	4a4d      	ldr	r2, [pc, #308]	@ (8006ad0 <HAL_GPIO_Init+0x2c4>)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	089b      	lsrs	r3, r3, #2
 800699e:	3302      	adds	r3, #2
 80069a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	f003 0303 	and.w	r3, r3, #3
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	220f      	movs	r2, #15
 80069b0:	fa02 f303 	lsl.w	r3, r2, r3
 80069b4:	43db      	mvns	r3, r3
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	4013      	ands	r3, r2
 80069ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80069c2:	d00d      	beq.n	80069e0 <HAL_GPIO_Init+0x1d4>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a43      	ldr	r2, [pc, #268]	@ (8006ad4 <HAL_GPIO_Init+0x2c8>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d007      	beq.n	80069dc <HAL_GPIO_Init+0x1d0>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a42      	ldr	r2, [pc, #264]	@ (8006ad8 <HAL_GPIO_Init+0x2cc>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d101      	bne.n	80069d8 <HAL_GPIO_Init+0x1cc>
 80069d4:	2302      	movs	r3, #2
 80069d6:	e004      	b.n	80069e2 <HAL_GPIO_Init+0x1d6>
 80069d8:	2307      	movs	r3, #7
 80069da:	e002      	b.n	80069e2 <HAL_GPIO_Init+0x1d6>
 80069dc:	2301      	movs	r3, #1
 80069de:	e000      	b.n	80069e2 <HAL_GPIO_Init+0x1d6>
 80069e0:	2300      	movs	r3, #0
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	f002 0203 	and.w	r2, r2, #3
 80069e8:	0092      	lsls	r2, r2, #2
 80069ea:	4093      	lsls	r3, r2
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80069f2:	4937      	ldr	r1, [pc, #220]	@ (8006ad0 <HAL_GPIO_Init+0x2c4>)
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	089b      	lsrs	r3, r3, #2
 80069f8:	3302      	adds	r3, #2
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a00:	4b36      	ldr	r3, [pc, #216]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	43db      	mvns	r3, r3
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d003      	beq.n	8006a24 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006a24:	4a2d      	ldr	r2, [pc, #180]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006a2a:	4b2c      	ldr	r3, [pc, #176]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	43db      	mvns	r3, r3
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4013      	ands	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006a4e:	4a23      	ldr	r2, [pc, #140]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006a54:	4b21      	ldr	r3, [pc, #132]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	43db      	mvns	r3, r3
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	4013      	ands	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006a78:	4a18      	ldr	r2, [pc, #96]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006a7e:	4b17      	ldr	r3, [pc, #92]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	43db      	mvns	r3, r3
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d003      	beq.n	8006aa2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8006adc <HAL_GPIO_Init+0x2d0>)
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f47f aeaf 	bne.w	800681c <HAL_GPIO_Init+0x10>
  }
}
 8006abe:	bf00      	nop
 8006ac0:	bf00      	nop
 8006ac2:	371c      	adds	r7, #28
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	40021000 	.word	0x40021000
 8006ad0:	40010000 	.word	0x40010000
 8006ad4:	48000400 	.word	0x48000400
 8006ad8:	48000800 	.word	0x48000800
 8006adc:	40010400 	.word	0x40010400

08006ae0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	460b      	mov	r3, r1
 8006aea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	887b      	ldrh	r3, [r7, #2]
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d002      	beq.n	8006afe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006af8:	2301      	movs	r3, #1
 8006afa:	73fb      	strb	r3, [r7, #15]
 8006afc:	e001      	b.n	8006b02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006afe:	2300      	movs	r3, #0
 8006b00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3714      	adds	r7, #20
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr

08006b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b083      	sub	sp, #12
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	460b      	mov	r3, r1
 8006b1a:	807b      	strh	r3, [r7, #2]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b20:	787b      	ldrb	r3, [r7, #1]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006b26:	887a      	ldrh	r2, [r7, #2]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b2c:	e002      	b.n	8006b34 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b2e:	887a      	ldrh	r2, [r7, #2]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	460b      	mov	r3, r1
 8006b4a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	695b      	ldr	r3, [r3, #20]
 8006b50:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b52:	887a      	ldrh	r2, [r7, #2]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	4013      	ands	r3, r2
 8006b58:	041a      	lsls	r2, r3, #16
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	43d9      	mvns	r1, r3
 8006b5e:	887b      	ldrh	r3, [r7, #2]
 8006b60:	400b      	ands	r3, r1
 8006b62:	431a      	orrs	r2, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	619a      	str	r2, [r3, #24]
}
 8006b68:	bf00      	nop
 8006b6a:	3714      	adds	r7, #20
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b082      	sub	sp, #8
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d101      	bne.n	8006b86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e08d      	b.n	8006ca2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b8c:	b2db      	uxtb	r3, r3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d106      	bne.n	8006ba0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f7fa ff4e 	bl	8001a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2224      	movs	r2, #36	@ 0x24
 8006ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0201 	bic.w	r2, r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006bc4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689a      	ldr	r2, [r3, #8]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006bd4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d107      	bne.n	8006bee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	689a      	ldr	r2, [r3, #8]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006bea:	609a      	str	r2, [r3, #8]
 8006bec:	e006      	b.n	8006bfc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	689a      	ldr	r2, [r3, #8]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006bfa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d108      	bne.n	8006c16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c12:	605a      	str	r2, [r3, #4]
 8006c14:	e007      	b.n	8006c26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	6812      	ldr	r2, [r2, #0]
 8006c30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006c34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68da      	ldr	r2, [r3, #12]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	699b      	ldr	r3, [r3, #24]
 8006c5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	430a      	orrs	r2, r1
 8006c62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	69d9      	ldr	r1, [r3, #28]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6a1a      	ldr	r2, [r3, #32]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	430a      	orrs	r2, r1
 8006c72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f042 0201 	orr.w	r2, r2, #1
 8006c82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3708      	adds	r7, #8
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
	...

08006cac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b088      	sub	sp, #32
 8006cb0:	af02      	add	r7, sp, #8
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	4608      	mov	r0, r1
 8006cb6:	4611      	mov	r1, r2
 8006cb8:	461a      	mov	r2, r3
 8006cba:	4603      	mov	r3, r0
 8006cbc:	817b      	strh	r3, [r7, #10]
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	813b      	strh	r3, [r7, #8]
 8006cc2:	4613      	mov	r3, r2
 8006cc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b20      	cmp	r3, #32
 8006cd0:	f040 80f9 	bne.w	8006ec6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cd4:	6a3b      	ldr	r3, [r7, #32]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d002      	beq.n	8006ce0 <HAL_I2C_Mem_Write+0x34>
 8006cda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d105      	bne.n	8006cec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006ce6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e0ed      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d101      	bne.n	8006cfa <HAL_I2C_Mem_Write+0x4e>
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	e0e6      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d02:	f7fe f991 	bl	8005028 <HAL_GetTick>
 8006d06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	2319      	movs	r3, #25
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 f955 	bl	8006fc4 <I2C_WaitOnFlagUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d001      	beq.n	8006d24 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e0d1      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2221      	movs	r2, #33	@ 0x21
 8006d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2240      	movs	r2, #64	@ 0x40
 8006d30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6a3a      	ldr	r2, [r7, #32]
 8006d3e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d4c:	88f8      	ldrh	r0, [r7, #6]
 8006d4e:	893a      	ldrh	r2, [r7, #8]
 8006d50:	8979      	ldrh	r1, [r7, #10]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	9301      	str	r3, [sp, #4]
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 f8b9 	bl	8006ed4 <I2C_RequestMemoryWrite>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d005      	beq.n	8006d74 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	e0a9      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	2bff      	cmp	r3, #255	@ 0xff
 8006d7c:	d90e      	bls.n	8006d9c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	22ff      	movs	r2, #255	@ 0xff
 8006d82:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d88:	b2da      	uxtb	r2, r3
 8006d8a:	8979      	ldrh	r1, [r7, #10]
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d94:	68f8      	ldr	r0, [r7, #12]
 8006d96:	f000 fad9 	bl	800734c <I2C_TransferConfig>
 8006d9a:	e00f      	b.n	8006dbc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006daa:	b2da      	uxtb	r2, r3
 8006dac:	8979      	ldrh	r1, [r7, #10]
 8006dae:	2300      	movs	r3, #0
 8006db0:	9300      	str	r3, [sp, #0]
 8006db2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006db6:	68f8      	ldr	r0, [r7, #12]
 8006db8:	f000 fac8 	bl	800734c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dbc:	697a      	ldr	r2, [r7, #20]
 8006dbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dc0:	68f8      	ldr	r0, [r7, #12]
 8006dc2:	f000 f958 	bl	8007076 <I2C_WaitOnTXISFlagUntilTimeout>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d001      	beq.n	8006dd0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e07b      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dd4:	781a      	ldrb	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006de0:	1c5a      	adds	r2, r3, #1
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	3b01      	subs	r3, #1
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d034      	beq.n	8006e74 <HAL_I2C_Mem_Write+0x1c8>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d130      	bne.n	8006e74 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e18:	2200      	movs	r2, #0
 8006e1a:	2180      	movs	r1, #128	@ 0x80
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 f8d1 	bl	8006fc4 <I2C_WaitOnFlagUntilTimeout>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d001      	beq.n	8006e2c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e04d      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	2bff      	cmp	r3, #255	@ 0xff
 8006e34:	d90e      	bls.n	8006e54 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	22ff      	movs	r2, #255	@ 0xff
 8006e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	8979      	ldrh	r1, [r7, #10]
 8006e44:	2300      	movs	r3, #0
 8006e46:	9300      	str	r3, [sp, #0]
 8006e48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 fa7d 	bl	800734c <I2C_TransferConfig>
 8006e52:	e00f      	b.n	8006e74 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e62:	b2da      	uxtb	r2, r3
 8006e64:	8979      	ldrh	r1, [r7, #10]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e6e:	68f8      	ldr	r0, [r7, #12]
 8006e70:	f000 fa6c 	bl	800734c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d19e      	bne.n	8006dbc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f000 f93e 	bl	8007104 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006e88:	4603      	mov	r3, r0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d001      	beq.n	8006e92 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e01a      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2220      	movs	r2, #32
 8006e98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6859      	ldr	r1, [r3, #4]
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed0 <HAL_I2C_Mem_Write+0x224>)
 8006ea6:	400b      	ands	r3, r1
 8006ea8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2220      	movs	r2, #32
 8006eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	e000      	b.n	8006ec8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006ec6:	2302      	movs	r3, #2
  }
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3718      	adds	r7, #24
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	fe00e800 	.word	0xfe00e800

08006ed4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af02      	add	r7, sp, #8
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	4608      	mov	r0, r1
 8006ede:	4611      	mov	r1, r2
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	817b      	strh	r3, [r7, #10]
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	813b      	strh	r3, [r7, #8]
 8006eea:	4613      	mov	r3, r2
 8006eec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006eee:	88fb      	ldrh	r3, [r7, #6]
 8006ef0:	b2da      	uxtb	r2, r3
 8006ef2:	8979      	ldrh	r1, [r7, #10]
 8006ef4:	4b20      	ldr	r3, [pc, #128]	@ (8006f78 <I2C_RequestMemoryWrite+0xa4>)
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 fa25 	bl	800734c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f02:	69fa      	ldr	r2, [r7, #28]
 8006f04:	69b9      	ldr	r1, [r7, #24]
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 f8b5 	bl	8007076 <I2C_WaitOnTXISFlagUntilTimeout>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d001      	beq.n	8006f16 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e02c      	b.n	8006f70 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f16:	88fb      	ldrh	r3, [r7, #6]
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d105      	bne.n	8006f28 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006f1c:	893b      	ldrh	r3, [r7, #8]
 8006f1e:	b2da      	uxtb	r2, r3
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f26:	e015      	b.n	8006f54 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006f28:	893b      	ldrh	r3, [r7, #8]
 8006f2a:	0a1b      	lsrs	r3, r3, #8
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	b2da      	uxtb	r2, r3
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f36:	69fa      	ldr	r2, [r7, #28]
 8006f38:	69b9      	ldr	r1, [r7, #24]
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f000 f89b 	bl	8007076 <I2C_WaitOnTXISFlagUntilTimeout>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d001      	beq.n	8006f4a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e012      	b.n	8006f70 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006f4a:	893b      	ldrh	r3, [r7, #8]
 8006f4c:	b2da      	uxtb	r2, r3
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	2180      	movs	r1, #128	@ 0x80
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f000 f830 	bl	8006fc4 <I2C_WaitOnFlagUntilTimeout>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d001      	beq.n	8006f6e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3710      	adds	r7, #16
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	80002000 	.word	0x80002000

08006f7c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	699b      	ldr	r3, [r3, #24]
 8006f8a:	f003 0302 	and.w	r3, r3, #2
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d103      	bne.n	8006f9a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	2200      	movs	r2, #0
 8006f98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	f003 0301 	and.w	r3, r3, #1
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d007      	beq.n	8006fb8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	699a      	ldr	r2, [r3, #24]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f042 0201 	orr.w	r2, r2, #1
 8006fb6:	619a      	str	r2, [r3, #24]
  }
}
 8006fb8:	bf00      	nop
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	603b      	str	r3, [r7, #0]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fd4:	e03b      	b.n	800704e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fd6:	69ba      	ldr	r2, [r7, #24]
 8006fd8:	6839      	ldr	r1, [r7, #0]
 8006fda:	68f8      	ldr	r0, [r7, #12]
 8006fdc:	f000 f8d6 	bl	800718c <I2C_IsErrorOccurred>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e041      	b.n	800706e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff0:	d02d      	beq.n	800704e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ff2:	f7fe f819 	bl	8005028 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	683a      	ldr	r2, [r7, #0]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d302      	bcc.n	8007008 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d122      	bne.n	800704e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	699a      	ldr	r2, [r3, #24]
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	4013      	ands	r3, r2
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	429a      	cmp	r2, r3
 8007016:	bf0c      	ite	eq
 8007018:	2301      	moveq	r3, #1
 800701a:	2300      	movne	r3, #0
 800701c:	b2db      	uxtb	r3, r3
 800701e:	461a      	mov	r2, r3
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	429a      	cmp	r2, r3
 8007024:	d113      	bne.n	800704e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800702a:	f043 0220 	orr.w	r2, r3, #32
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2220      	movs	r2, #32
 8007036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e00f      	b.n	800706e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	699a      	ldr	r2, [r3, #24]
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	4013      	ands	r3, r2
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	429a      	cmp	r2, r3
 800705c:	bf0c      	ite	eq
 800705e:	2301      	moveq	r3, #1
 8007060:	2300      	movne	r3, #0
 8007062:	b2db      	uxtb	r3, r3
 8007064:	461a      	mov	r2, r3
 8007066:	79fb      	ldrb	r3, [r7, #7]
 8007068:	429a      	cmp	r2, r3
 800706a:	d0b4      	beq.n	8006fd6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b084      	sub	sp, #16
 800707a:	af00      	add	r7, sp, #0
 800707c:	60f8      	str	r0, [r7, #12]
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007082:	e033      	b.n	80070ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	68b9      	ldr	r1, [r7, #8]
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f000 f87f 	bl	800718c <I2C_IsErrorOccurred>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d001      	beq.n	8007098 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007094:	2301      	movs	r3, #1
 8007096:	e031      	b.n	80070fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709e:	d025      	beq.n	80070ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070a0:	f7fd ffc2 	bl	8005028 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d302      	bcc.n	80070b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d11a      	bne.n	80070ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	699b      	ldr	r3, [r3, #24]
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d013      	beq.n	80070ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070c8:	f043 0220 	orr.w	r2, r3, #32
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2220      	movs	r2, #32
 80070d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e007      	b.n	80070fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d1c4      	bne.n	8007084 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	60b9      	str	r1, [r7, #8]
 800710e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007110:	e02f      	b.n	8007172 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	68b9      	ldr	r1, [r7, #8]
 8007116:	68f8      	ldr	r0, [r7, #12]
 8007118:	f000 f838 	bl	800718c <I2C_IsErrorOccurred>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d001      	beq.n	8007126 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e02d      	b.n	8007182 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007126:	f7fd ff7f 	bl	8005028 <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	68ba      	ldr	r2, [r7, #8]
 8007132:	429a      	cmp	r2, r3
 8007134:	d302      	bcc.n	800713c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d11a      	bne.n	8007172 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	f003 0320 	and.w	r3, r3, #32
 8007146:	2b20      	cmp	r3, #32
 8007148:	d013      	beq.n	8007172 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800714e:	f043 0220 	orr.w	r2, r3, #32
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2220      	movs	r2, #32
 800715a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e007      	b.n	8007182 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	f003 0320 	and.w	r3, r3, #32
 800717c:	2b20      	cmp	r3, #32
 800717e:	d1c8      	bne.n	8007112 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007180:	2300      	movs	r3, #0
}
 8007182:	4618      	mov	r0, r3
 8007184:	3710      	adds	r7, #16
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
	...

0800718c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b08a      	sub	sp, #40	@ 0x28
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007198:	2300      	movs	r3, #0
 800719a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80071a6:	2300      	movs	r3, #0
 80071a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80071ae:	69bb      	ldr	r3, [r7, #24]
 80071b0:	f003 0310 	and.w	r3, r3, #16
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d068      	beq.n	800728a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	2210      	movs	r2, #16
 80071be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80071c0:	e049      	b.n	8007256 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c8:	d045      	beq.n	8007256 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80071ca:	f7fd ff2d 	bl	8005028 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	1ad3      	subs	r3, r2, r3
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d302      	bcc.n	80071e0 <I2C_IsErrorOccurred+0x54>
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d13a      	bne.n	8007256 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007202:	d121      	bne.n	8007248 <I2C_IsErrorOccurred+0xbc>
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800720a:	d01d      	beq.n	8007248 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800720c:	7cfb      	ldrb	r3, [r7, #19]
 800720e:	2b20      	cmp	r3, #32
 8007210:	d01a      	beq.n	8007248 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007220:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007222:	f7fd ff01 	bl	8005028 <HAL_GetTick>
 8007226:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007228:	e00e      	b.n	8007248 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800722a:	f7fd fefd 	bl	8005028 <HAL_GetTick>
 800722e:	4602      	mov	r2, r0
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	2b19      	cmp	r3, #25
 8007236:	d907      	bls.n	8007248 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	f043 0320 	orr.w	r3, r3, #32
 800723e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007246:	e006      	b.n	8007256 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	699b      	ldr	r3, [r3, #24]
 800724e:	f003 0320 	and.w	r3, r3, #32
 8007252:	2b20      	cmp	r3, #32
 8007254:	d1e9      	bne.n	800722a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	f003 0320 	and.w	r3, r3, #32
 8007260:	2b20      	cmp	r3, #32
 8007262:	d003      	beq.n	800726c <I2C_IsErrorOccurred+0xe0>
 8007264:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007268:	2b00      	cmp	r3, #0
 800726a:	d0aa      	beq.n	80071c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800726c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007270:	2b00      	cmp	r3, #0
 8007272:	d103      	bne.n	800727c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2220      	movs	r2, #32
 800727a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800727c:	6a3b      	ldr	r3, [r7, #32]
 800727e:	f043 0304 	orr.w	r3, r3, #4
 8007282:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007284:	2301      	movs	r3, #1
 8007286:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00b      	beq.n	80072b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800729c:	6a3b      	ldr	r3, [r7, #32]
 800729e:	f043 0301 	orr.w	r3, r3, #1
 80072a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80072b4:	69bb      	ldr	r3, [r7, #24]
 80072b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00b      	beq.n	80072d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80072be:	6a3b      	ldr	r3, [r7, #32]
 80072c0:	f043 0308 	orr.w	r3, r3, #8
 80072c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80072ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00b      	beq.n	80072f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80072e0:	6a3b      	ldr	r3, [r7, #32]
 80072e2:	f043 0302 	orr.w	r3, r3, #2
 80072e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80072f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d01c      	beq.n	800733a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f7ff fe3b 	bl	8006f7c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6859      	ldr	r1, [r3, #4]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	4b0d      	ldr	r3, [pc, #52]	@ (8007348 <I2C_IsErrorOccurred+0x1bc>)
 8007312:	400b      	ands	r3, r1
 8007314:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800731a:	6a3b      	ldr	r3, [r7, #32]
 800731c:	431a      	orrs	r2, r3
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2220      	movs	r2, #32
 8007326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800733a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800733e:	4618      	mov	r0, r3
 8007340:	3728      	adds	r7, #40	@ 0x28
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	fe00e800 	.word	0xfe00e800

0800734c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800734c:	b480      	push	{r7}
 800734e:	b087      	sub	sp, #28
 8007350:	af00      	add	r7, sp, #0
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	607b      	str	r3, [r7, #4]
 8007356:	460b      	mov	r3, r1
 8007358:	817b      	strh	r3, [r7, #10]
 800735a:	4613      	mov	r3, r2
 800735c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800735e:	897b      	ldrh	r3, [r7, #10]
 8007360:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007364:	7a7b      	ldrb	r3, [r7, #9]
 8007366:	041b      	lsls	r3, r3, #16
 8007368:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800736c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007372:	6a3b      	ldr	r3, [r7, #32]
 8007374:	4313      	orrs	r3, r2
 8007376:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800737a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	685a      	ldr	r2, [r3, #4]
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	0d5b      	lsrs	r3, r3, #21
 8007386:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800738a:	4b08      	ldr	r3, [pc, #32]	@ (80073ac <I2C_TransferConfig+0x60>)
 800738c:	430b      	orrs	r3, r1
 800738e:	43db      	mvns	r3, r3
 8007390:	ea02 0103 	and.w	r1, r2, r3
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	697a      	ldr	r2, [r7, #20]
 800739a:	430a      	orrs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800739e:	bf00      	nop
 80073a0:	371c      	adds	r7, #28
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
 80073aa:	bf00      	nop
 80073ac:	03ff63ff 	.word	0x03ff63ff

080073b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b20      	cmp	r3, #32
 80073c4:	d138      	bne.n	8007438 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d101      	bne.n	80073d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80073d0:	2302      	movs	r3, #2
 80073d2:	e032      	b.n	800743a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2224      	movs	r2, #36	@ 0x24
 80073e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f022 0201 	bic.w	r2, r2, #1
 80073f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007402:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	6819      	ldr	r1, [r3, #0]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	683a      	ldr	r2, [r7, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f042 0201 	orr.w	r2, r2, #1
 8007422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007434:	2300      	movs	r3, #0
 8007436:	e000      	b.n	800743a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007438:	2302      	movs	r3, #2
  }
}
 800743a:	4618      	mov	r0, r3
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007446:	b480      	push	{r7}
 8007448:	b085      	sub	sp, #20
 800744a:	af00      	add	r7, sp, #0
 800744c:	6078      	str	r0, [r7, #4]
 800744e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007456:	b2db      	uxtb	r3, r3
 8007458:	2b20      	cmp	r3, #32
 800745a:	d139      	bne.n	80074d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007462:	2b01      	cmp	r3, #1
 8007464:	d101      	bne.n	800746a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007466:	2302      	movs	r3, #2
 8007468:	e033      	b.n	80074d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2224      	movs	r2, #36	@ 0x24
 8007476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681a      	ldr	r2, [r3, #0]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f022 0201 	bic.w	r2, r2, #1
 8007488:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007498:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	021b      	lsls	r3, r3, #8
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	4313      	orrs	r3, r2
 80074a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f042 0201 	orr.w	r2, r2, #1
 80074ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2220      	movs	r2, #32
 80074c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074cc:	2300      	movs	r3, #0
 80074ce:	e000      	b.n	80074d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80074d0:	2302      	movs	r3, #2
  }
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
	...

080074e0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007518 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80074ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ec:	4a0a      	ldr	r2, [pc, #40]	@ (8007518 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80074ee:	f043 0301 	orr.w	r3, r3, #1
 80074f2:	6613      	str	r3, [r2, #96]	@ 0x60
 80074f4:	4b08      	ldr	r3, [pc, #32]	@ (8007518 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80074f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f8:	f003 0301 	and.w	r3, r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]
 80074fe:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8007500:	4b06      	ldr	r3, [pc, #24]	@ (800751c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007502:	685a      	ldr	r2, [r3, #4]
 8007504:	4905      	ldr	r1, [pc, #20]	@ (800751c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4313      	orrs	r3, r2
 800750a:	604b      	str	r3, [r1, #4]
}
 800750c:	bf00      	nop
 800750e:	3714      	adds	r7, #20
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr
 8007518:	40021000 	.word	0x40021000
 800751c:	40010000 	.word	0x40010000

08007520 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d101      	bne.n	8007532 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e0ef      	b.n	8007712 <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d106      	bne.n	800754c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f00c fb8e 	bl	8013c68 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2203      	movs	r2, #3
 8007550:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4618      	mov	r0, r3
 8007560:	f005 fc16 	bl	800cd90 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6818      	ldr	r0, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	3304      	adds	r3, #4
 800756c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800756e:	f005 fbea 	bl	800cd46 <USB_CoreInit>
 8007572:	4603      	mov	r3, r0
 8007574:	2b00      	cmp	r3, #0
 8007576:	d005      	beq.n	8007584 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e0c6      	b.n	8007712 <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2100      	movs	r1, #0
 800758a:	4618      	mov	r0, r3
 800758c:	f005 fc1b 	bl	800cdc6 <USB_SetCurrentMode>
 8007590:	4603      	mov	r3, r0
 8007592:	2b00      	cmp	r3, #0
 8007594:	d005      	beq.n	80075a2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2202      	movs	r2, #2
 800759a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e0b7      	b.n	8007712 <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80075a2:	2300      	movs	r3, #0
 80075a4:	73fb      	strb	r3, [r7, #15]
 80075a6:	e03e      	b.n	8007626 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80075a8:	7bfa      	ldrb	r2, [r7, #15]
 80075aa:	6879      	ldr	r1, [r7, #4]
 80075ac:	4613      	mov	r3, r2
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	4413      	add	r3, r2
 80075b2:	00db      	lsls	r3, r3, #3
 80075b4:	440b      	add	r3, r1
 80075b6:	3311      	adds	r3, #17
 80075b8:	2201      	movs	r2, #1
 80075ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80075bc:	7bfa      	ldrb	r2, [r7, #15]
 80075be:	6879      	ldr	r1, [r7, #4]
 80075c0:	4613      	mov	r3, r2
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	4413      	add	r3, r2
 80075c6:	00db      	lsls	r3, r3, #3
 80075c8:	440b      	add	r3, r1
 80075ca:	3310      	adds	r3, #16
 80075cc:	7bfa      	ldrb	r2, [r7, #15]
 80075ce:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80075d0:	7bfa      	ldrb	r2, [r7, #15]
 80075d2:	6879      	ldr	r1, [r7, #4]
 80075d4:	4613      	mov	r3, r2
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	00db      	lsls	r3, r3, #3
 80075dc:	440b      	add	r3, r1
 80075de:	3313      	adds	r3, #19
 80075e0:	2200      	movs	r2, #0
 80075e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80075e4:	7bfa      	ldrb	r2, [r7, #15]
 80075e6:	6879      	ldr	r1, [r7, #4]
 80075e8:	4613      	mov	r3, r2
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	4413      	add	r3, r2
 80075ee:	00db      	lsls	r3, r3, #3
 80075f0:	440b      	add	r3, r1
 80075f2:	3320      	adds	r3, #32
 80075f4:	2200      	movs	r2, #0
 80075f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80075f8:	7bfa      	ldrb	r2, [r7, #15]
 80075fa:	6879      	ldr	r1, [r7, #4]
 80075fc:	4613      	mov	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4413      	add	r3, r2
 8007602:	00db      	lsls	r3, r3, #3
 8007604:	440b      	add	r3, r1
 8007606:	3324      	adds	r3, #36	@ 0x24
 8007608:	2200      	movs	r2, #0
 800760a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800760c:	7bfb      	ldrb	r3, [r7, #15]
 800760e:	6879      	ldr	r1, [r7, #4]
 8007610:	1c5a      	adds	r2, r3, #1
 8007612:	4613      	mov	r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	4413      	add	r3, r2
 8007618:	00db      	lsls	r3, r3, #3
 800761a:	440b      	add	r3, r1
 800761c:	2200      	movs	r2, #0
 800761e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007620:	7bfb      	ldrb	r3, [r7, #15]
 8007622:	3301      	adds	r3, #1
 8007624:	73fb      	strb	r3, [r7, #15]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	791b      	ldrb	r3, [r3, #4]
 800762a:	7bfa      	ldrb	r2, [r7, #15]
 800762c:	429a      	cmp	r2, r3
 800762e:	d3bb      	bcc.n	80075a8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007630:	2300      	movs	r3, #0
 8007632:	73fb      	strb	r3, [r7, #15]
 8007634:	e044      	b.n	80076c0 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007636:	7bfa      	ldrb	r2, [r7, #15]
 8007638:	6879      	ldr	r1, [r7, #4]
 800763a:	4613      	mov	r3, r2
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	4413      	add	r3, r2
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	440b      	add	r3, r1
 8007644:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007648:	2200      	movs	r2, #0
 800764a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800764c:	7bfa      	ldrb	r2, [r7, #15]
 800764e:	6879      	ldr	r1, [r7, #4]
 8007650:	4613      	mov	r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	4413      	add	r3, r2
 8007656:	00db      	lsls	r3, r3, #3
 8007658:	440b      	add	r3, r1
 800765a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800765e:	7bfa      	ldrb	r2, [r7, #15]
 8007660:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007662:	7bfa      	ldrb	r2, [r7, #15]
 8007664:	6879      	ldr	r1, [r7, #4]
 8007666:	4613      	mov	r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	4413      	add	r3, r2
 800766c:	00db      	lsls	r3, r3, #3
 800766e:	440b      	add	r3, r1
 8007670:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007674:	2200      	movs	r2, #0
 8007676:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007678:	7bfa      	ldrb	r2, [r7, #15]
 800767a:	6879      	ldr	r1, [r7, #4]
 800767c:	4613      	mov	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	00db      	lsls	r3, r3, #3
 8007684:	440b      	add	r3, r1
 8007686:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800768a:	2200      	movs	r2, #0
 800768c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800768e:	7bfa      	ldrb	r2, [r7, #15]
 8007690:	6879      	ldr	r1, [r7, #4]
 8007692:	4613      	mov	r3, r2
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	4413      	add	r3, r2
 8007698:	00db      	lsls	r3, r3, #3
 800769a:	440b      	add	r3, r1
 800769c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80076a0:	2200      	movs	r2, #0
 80076a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80076a4:	7bfa      	ldrb	r2, [r7, #15]
 80076a6:	6879      	ldr	r1, [r7, #4]
 80076a8:	4613      	mov	r3, r2
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	4413      	add	r3, r2
 80076ae:	00db      	lsls	r3, r3, #3
 80076b0:	440b      	add	r3, r1
 80076b2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80076b6:	2200      	movs	r2, #0
 80076b8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	3301      	adds	r3, #1
 80076be:	73fb      	strb	r3, [r7, #15]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	791b      	ldrb	r3, [r3, #4]
 80076c4:	7bfa      	ldrb	r2, [r7, #15]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d3b5      	bcc.n	8007636 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	3304      	adds	r3, #4
 80076d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076d4:	f005 fb84 	bl	800cde0 <USB_DevInit>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d005      	beq.n	80076ea <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2202      	movs	r2, #2
 80076e2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e013      	b.n	8007712 <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	7adb      	ldrb	r3, [r3, #11]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d102      	bne.n	8007706 <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f001 fc4e 	bl	8008fa2 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4618      	mov	r0, r3
 800770c:	f007 f947 	bl	800e99e <USB_DevDisconnect>

  return HAL_OK;
 8007710:	2300      	movs	r3, #0
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}

0800771a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800771a:	b580      	push	{r7, lr}
 800771c:	b082      	sub	sp, #8
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007728:	2b01      	cmp	r3, #1
 800772a:	d101      	bne.n	8007730 <HAL_PCD_Start+0x16>
 800772c:	2302      	movs	r3, #2
 800772e:	e012      	b.n	8007756 <HAL_PCD_Start+0x3c>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4618      	mov	r0, r3
 800773e:	f005 fb10 	bl	800cd62 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4618      	mov	r0, r3
 8007748:	f007 f912 	bl	800e970 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	3708      	adds	r7, #8
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}

0800775e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800775e:	b580      	push	{r7, lr}
 8007760:	b084      	sub	sp, #16
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4618      	mov	r0, r3
 800776c:	f007 f92c 	bl	800e9c8 <USB_ReadInterrupts>
 8007770:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007778:	2b00      	cmp	r3, #0
 800777a:	d003      	beq.n	8007784 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 fb41 	bl	8007e04 <PCD_EP_ISR_Handler>

    return;
 8007782:	e110      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800778a:	2b00      	cmp	r3, #0
 800778c:	d013      	beq.n	80077b6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007796:	b29a      	uxth	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077a0:	b292      	uxth	r2, r2
 80077a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f00c faef 	bl	8013d8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80077ac:	2100      	movs	r1, #0
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f000 f8fc 	bl	80079ac <HAL_PCD_SetAddress>

    return;
 80077b4:	e0f7      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00c      	beq.n	80077da <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80077d2:	b292      	uxth	r2, r2
 80077d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80077d8:	e0e5      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d00c      	beq.n	80077fe <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80077ec:	b29a      	uxth	r2, r3
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80077f6:	b292      	uxth	r2, r2
 80077f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80077fc:	e0d3      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d034      	beq.n	8007872 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007810:	b29a      	uxth	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f022 0204 	bic.w	r2, r2, #4
 800781a:	b292      	uxth	r2, r2
 800781c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007828:	b29a      	uxth	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f022 0208 	bic.w	r2, r2, #8
 8007832:	b292      	uxth	r2, r2
 8007834:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800783e:	2b01      	cmp	r3, #1
 8007840:	d107      	bne.n	8007852 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800784a:	2100      	movs	r1, #0
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f00c fd77 	bl	8014340 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f00c fad2 	bl	8013dfc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007860:	b29a      	uxth	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800786a:	b292      	uxth	r2, r2
 800786c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007870:	e099      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007878:	2b00      	cmp	r3, #0
 800787a:	d027      	beq.n	80078cc <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007884:	b29a      	uxth	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f042 0208 	orr.w	r2, r2, #8
 800788e:	b292      	uxth	r2, r2
 8007890:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800789c:	b29a      	uxth	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80078a6:	b292      	uxth	r2, r2
 80078a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f042 0204 	orr.w	r2, r2, #4
 80078be:	b292      	uxth	r2, r2
 80078c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f00c fa7f 	bl	8013dc8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80078ca:	e06c      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d040      	beq.n	8007958 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80078de:	b29a      	uxth	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80078e8:	b292      	uxth	r2, r2
 80078ea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d12b      	bne.n	8007950 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007900:	b29a      	uxth	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f042 0204 	orr.w	r2, r2, #4
 800790a:	b292      	uxth	r2, r2
 800790c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007918:	b29a      	uxth	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f042 0208 	orr.w	r2, r2, #8
 8007922:	b292      	uxth	r2, r2
 8007924:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007938:	b29b      	uxth	r3, r3
 800793a:	089b      	lsrs	r3, r3, #2
 800793c:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007946:	2101      	movs	r1, #1
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f00c fcf9 	bl	8014340 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800794e:	e02a      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f00c fa39 	bl	8013dc8 <HAL_PCD_SuspendCallback>
    return;
 8007956:	e026      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800795e:	2b00      	cmp	r3, #0
 8007960:	d00f      	beq.n	8007982 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800796a:	b29a      	uxth	r2, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007974:	b292      	uxth	r2, r2
 8007976:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f00c f9f7 	bl	8013d6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007980:	e011      	b.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007988:	2b00      	cmp	r3, #0
 800798a:	d00c      	beq.n	80079a6 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007994:	b29a      	uxth	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800799e:	b292      	uxth	r2, r2
 80079a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80079a4:	bf00      	nop
  }
}
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b082      	sub	sp, #8
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	460b      	mov	r3, r1
 80079b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d101      	bne.n	80079c6 <HAL_PCD_SetAddress+0x1a>
 80079c2:	2302      	movs	r3, #2
 80079c4:	e012      	b.n	80079ec <HAL_PCD_SetAddress+0x40>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	78fa      	ldrb	r2, [r7, #3]
 80079d2:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	78fa      	ldrb	r2, [r7, #3]
 80079da:	4611      	mov	r1, r2
 80079dc:	4618      	mov	r0, r3
 80079de:	f006 ffb3 	bl	800e948 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3708      	adds	r7, #8
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	4608      	mov	r0, r1
 80079fe:	4611      	mov	r1, r2
 8007a00:	461a      	mov	r2, r3
 8007a02:	4603      	mov	r3, r0
 8007a04:	70fb      	strb	r3, [r7, #3]
 8007a06:	460b      	mov	r3, r1
 8007a08:	803b      	strh	r3, [r7, #0]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007a12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	da0e      	bge.n	8007a38 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a1a:	78fb      	ldrb	r3, [r7, #3]
 8007a1c:	f003 0207 	and.w	r2, r3, #7
 8007a20:	4613      	mov	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4413      	add	r3, r2
 8007a26:	00db      	lsls	r3, r3, #3
 8007a28:	3310      	adds	r3, #16
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2201      	movs	r2, #1
 8007a34:	705a      	strb	r2, [r3, #1]
 8007a36:	e00e      	b.n	8007a56 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a38:	78fb      	ldrb	r3, [r7, #3]
 8007a3a:	f003 0207 	and.w	r2, r3, #7
 8007a3e:	4613      	mov	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	4413      	add	r3, r2
 8007a44:	00db      	lsls	r3, r3, #3
 8007a46:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2200      	movs	r2, #0
 8007a54:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007a56:	78fb      	ldrb	r3, [r7, #3]
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	b2da      	uxtb	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007a62:	883b      	ldrh	r3, [r7, #0]
 8007a64:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	78ba      	ldrb	r2, [r7, #2]
 8007a70:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007a72:	78bb      	ldrb	r3, [r7, #2]
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d102      	bne.n	8007a7e <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d101      	bne.n	8007a8c <HAL_PCD_EP_Open+0x98>
 8007a88:	2302      	movs	r3, #2
 8007a8a:	e00e      	b.n	8007aaa <HAL_PCD_EP_Open+0xb6>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	68f9      	ldr	r1, [r7, #12]
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f005 f9d6 	bl	800ce4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007aa8:	7afb      	ldrb	r3, [r7, #11]
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b084      	sub	sp, #16
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	460b      	mov	r3, r1
 8007abc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007abe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	da0e      	bge.n	8007ae4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ac6:	78fb      	ldrb	r3, [r7, #3]
 8007ac8:	f003 0207 	and.w	r2, r3, #7
 8007acc:	4613      	mov	r3, r2
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	4413      	add	r3, r2
 8007ad2:	00db      	lsls	r3, r3, #3
 8007ad4:	3310      	adds	r3, #16
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	4413      	add	r3, r2
 8007ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	705a      	strb	r2, [r3, #1]
 8007ae2:	e00e      	b.n	8007b02 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007ae4:	78fb      	ldrb	r3, [r7, #3]
 8007ae6:	f003 0207 	and.w	r2, r3, #7
 8007aea:	4613      	mov	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4413      	add	r3, r2
 8007af0:	00db      	lsls	r3, r3, #3
 8007af2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	4413      	add	r3, r2
 8007afa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b02:	78fb      	ldrb	r3, [r7, #3]
 8007b04:	f003 0307 	and.w	r3, r3, #7
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d101      	bne.n	8007b1c <HAL_PCD_EP_Close+0x6a>
 8007b18:	2302      	movs	r3, #2
 8007b1a:	e00e      	b.n	8007b3a <HAL_PCD_EP_Close+0x88>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68f9      	ldr	r1, [r7, #12]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f005 fe76 	bl	800d81c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b086      	sub	sp, #24
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	60f8      	str	r0, [r7, #12]
 8007b4a:	607a      	str	r2, [r7, #4]
 8007b4c:	603b      	str	r3, [r7, #0]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b52:	7afb      	ldrb	r3, [r7, #11]
 8007b54:	f003 0207 	and.w	r2, r3, #7
 8007b58:	4613      	mov	r3, r2
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	4413      	add	r3, r2
 8007b5e:	00db      	lsls	r3, r3, #3
 8007b60:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	4413      	add	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	687a      	ldr	r2, [r7, #4]
 8007b6e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	683a      	ldr	r2, [r7, #0]
 8007b74:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b82:	7afb      	ldrb	r3, [r7, #11]
 8007b84:	f003 0307 	and.w	r3, r3, #7
 8007b88:	b2da      	uxtb	r2, r3
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6979      	ldr	r1, [r7, #20]
 8007b94:	4618      	mov	r0, r3
 8007b96:	f006 f82e 	bl	800dbf6 <USB_EPStartXfer>

  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3718      	adds	r7, #24
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007bb0:	78fb      	ldrb	r3, [r7, #3]
 8007bb2:	f003 0207 	and.w	r2, r3, #7
 8007bb6:	6879      	ldr	r1, [r7, #4]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	009b      	lsls	r3, r3, #2
 8007bbc:	4413      	add	r3, r2
 8007bbe:	00db      	lsls	r3, r3, #3
 8007bc0:	440b      	add	r3, r1
 8007bc2:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007bc6:	681b      	ldr	r3, [r3, #0]
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b086      	sub	sp, #24
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	607a      	str	r2, [r7, #4]
 8007bde:	603b      	str	r3, [r7, #0]
 8007be0:	460b      	mov	r3, r1
 8007be2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007be4:	7afb      	ldrb	r3, [r7, #11]
 8007be6:	f003 0207 	and.w	r2, r3, #7
 8007bea:	4613      	mov	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	00db      	lsls	r3, r3, #3
 8007bf2:	3310      	adds	r3, #16
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	683a      	ldr	r2, [r7, #0]
 8007c12:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	2200      	movs	r2, #0
 8007c18:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c20:	7afb      	ldrb	r3, [r7, #11]
 8007c22:	f003 0307 	and.w	r3, r3, #7
 8007c26:	b2da      	uxtb	r2, r3
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6979      	ldr	r1, [r7, #20]
 8007c32:	4618      	mov	r0, r3
 8007c34:	f005 ffdf 	bl	800dbf6 <USB_EPStartXfer>

  return HAL_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3718      	adds	r7, #24
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b084      	sub	sp, #16
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007c4e:	78fb      	ldrb	r3, [r7, #3]
 8007c50:	f003 0307 	and.w	r3, r3, #7
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	7912      	ldrb	r2, [r2, #4]
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d901      	bls.n	8007c60 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e04c      	b.n	8007cfa <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007c60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	da0e      	bge.n	8007c86 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c68:	78fb      	ldrb	r3, [r7, #3]
 8007c6a:	f003 0207 	and.w	r2, r3, #7
 8007c6e:	4613      	mov	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4413      	add	r3, r2
 8007c74:	00db      	lsls	r3, r3, #3
 8007c76:	3310      	adds	r3, #16
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	4413      	add	r3, r2
 8007c7c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	705a      	strb	r2, [r3, #1]
 8007c84:	e00c      	b.n	8007ca0 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007c86:	78fa      	ldrb	r2, [r7, #3]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	00db      	lsls	r3, r3, #3
 8007c90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	4413      	add	r3, r2
 8007c98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007ca6:	78fb      	ldrb	r3, [r7, #3]
 8007ca8:	f003 0307 	and.w	r3, r3, #7
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d101      	bne.n	8007cc0 <HAL_PCD_EP_SetStall+0x7e>
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	e01c      	b.n	8007cfa <HAL_PCD_EP_SetStall+0xb8>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68f9      	ldr	r1, [r7, #12]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f006 fd40 	bl	800e754 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007cd4:	78fb      	ldrb	r3, [r7, #3]
 8007cd6:	f003 0307 	and.w	r3, r3, #7
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d108      	bne.n	8007cf0 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007ce8:	4619      	mov	r1, r3
 8007cea:	4610      	mov	r0, r2
 8007cec:	f006 fe7c 	bl	800e9e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3710      	adds	r7, #16
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}

08007d02 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b084      	sub	sp, #16
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007d0e:	78fb      	ldrb	r3, [r7, #3]
 8007d10:	f003 030f 	and.w	r3, r3, #15
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	7912      	ldrb	r2, [r2, #4]
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d901      	bls.n	8007d20 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e040      	b.n	8007da2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007d20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	da0e      	bge.n	8007d46 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d28:	78fb      	ldrb	r3, [r7, #3]
 8007d2a:	f003 0207 	and.w	r2, r3, #7
 8007d2e:	4613      	mov	r3, r2
 8007d30:	009b      	lsls	r3, r3, #2
 8007d32:	4413      	add	r3, r2
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	3310      	adds	r3, #16
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	4413      	add	r3, r2
 8007d3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2201      	movs	r2, #1
 8007d42:	705a      	strb	r2, [r3, #1]
 8007d44:	e00e      	b.n	8007d64 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007d46:	78fb      	ldrb	r3, [r7, #3]
 8007d48:	f003 0207 	and.w	r2, r3, #7
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	4413      	add	r3, r2
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d6a:	78fb      	ldrb	r3, [r7, #3]
 8007d6c:	f003 0307 	and.w	r3, r3, #7
 8007d70:	b2da      	uxtb	r2, r3
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d101      	bne.n	8007d84 <HAL_PCD_EP_ClrStall+0x82>
 8007d80:	2302      	movs	r3, #2
 8007d82:	e00e      	b.n	8007da2 <HAL_PCD_EP_ClrStall+0xa0>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68f9      	ldr	r1, [r7, #12]
 8007d92:	4618      	mov	r0, r3
 8007d94:	f006 fd2f 	bl	800e7f6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007da0:	2300      	movs	r3, #0
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b082      	sub	sp, #8
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
 8007db2:	460b      	mov	r3, r1
 8007db4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d101      	bne.n	8007dc4 <HAL_PCD_EP_Flush+0x1a>
 8007dc0:	2302      	movs	r3, #2
 8007dc2:	e01b      	b.n	8007dfc <HAL_PCD_EP_Flush+0x52>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 8007dcc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	da09      	bge.n	8007de8 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	78fb      	ldrb	r3, [r7, #3]
 8007dda:	f003 0307 	and.w	r3, r3, #7
 8007dde:	4619      	mov	r1, r3
 8007de0:	4610      	mov	r0, r2
 8007de2:	f005 f81b 	bl	800ce1c <USB_FlushTxFifo>
 8007de6:	e004      	b.n	8007df2 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4618      	mov	r0, r3
 8007dee:	f005 f821 	bl	800ce34 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b092      	sub	sp, #72	@ 0x48
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007e0c:	e333      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e16:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007e18:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	f003 030f 	and.w	r3, r3, #15
 8007e20:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8007e24:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f040 8108 	bne.w	800803e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007e2e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007e30:	f003 0310 	and.w	r3, r3, #16
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d14c      	bne.n	8007ed2 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	881b      	ldrh	r3, [r3, #0]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e48:	813b      	strh	r3, [r7, #8]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	893b      	ldrh	r3, [r7, #8]
 8007e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	3310      	adds	r3, #16
 8007e60:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	00db      	lsls	r3, r3, #3
 8007e74:	4413      	add	r3, r2
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	6812      	ldr	r2, [r2, #0]
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e80:	881b      	ldrh	r3, [r3, #0]
 8007e82:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007e86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e88:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e8c:	695a      	ldr	r2, [r3, #20]
 8007e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e90:	69db      	ldr	r3, [r3, #28]
 8007e92:	441a      	add	r2, r3
 8007e94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e96:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007e98:	2100      	movs	r1, #0
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f00b ff4d 	bl	8013d3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	7b5b      	ldrb	r3, [r3, #13]
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	f000 82e5 	beq.w	8008476 <PCD_EP_ISR_Handler+0x672>
 8007eac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007eae:	699b      	ldr	r3, [r3, #24]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f040 82e0 	bne.w	8008476 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	7b5b      	ldrb	r3, [r3, #13]
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007ec0:	b2da      	uxtb	r2, r3
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	735a      	strb	r2, [r3, #13]
 8007ed0:	e2d1      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ed8:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	881b      	ldrh	r3, [r3, #0]
 8007ee0:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007ee2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007ee4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d032      	beq.n	8007f52 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007efa:	781b      	ldrb	r3, [r3, #0]
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	4413      	add	r3, r2
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	6812      	ldr	r2, [r2, #0]
 8007f04:	4413      	add	r3, r2
 8007f06:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f0a:	881b      	ldrh	r3, [r3, #0]
 8007f0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007f10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f12:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6818      	ldr	r0, [r3, #0]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f20:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f24:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	f006 fdad 	bl	800ea86 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	881b      	ldrh	r3, [r3, #0]
 8007f32:	b29a      	uxth	r2, r3
 8007f34:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007f38:	4013      	ands	r3, r2
 8007f3a:	817b      	strh	r3, [r7, #10]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	897a      	ldrh	r2, [r7, #10]
 8007f42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f46:	b292      	uxth	r2, r2
 8007f48:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f00b fec8 	bl	8013ce0 <HAL_PCD_SetupStageCallback>
 8007f50:	e291      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007f52:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	f280 828d 	bge.w	8008476 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	881b      	ldrh	r3, [r3, #0]
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007f68:	4013      	ands	r3, r2
 8007f6a:	81fb      	strh	r3, [r7, #14]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	89fa      	ldrh	r2, [r7, #14]
 8007f72:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f76:	b292      	uxth	r2, r2
 8007f78:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	461a      	mov	r2, r3
 8007f86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	00db      	lsls	r3, r3, #3
 8007f8c:	4413      	add	r3, r2
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	4413      	add	r3, r2
 8007f94:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f98:	881b      	ldrh	r3, [r3, #0]
 8007f9a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa4:	69db      	ldr	r3, [r3, #28]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d019      	beq.n	8007fde <PCD_EP_ISR_Handler+0x1da>
 8007faa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fac:	695b      	ldr	r3, [r3, #20]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d015      	beq.n	8007fde <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6818      	ldr	r0, [r3, #0]
 8007fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fb8:	6959      	ldr	r1, [r3, #20]
 8007fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fbc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fc0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	f006 fd5f 	bl	800ea86 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007fc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fca:	695a      	ldr	r2, [r3, #20]
 8007fcc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fce:	69db      	ldr	r3, [r3, #28]
 8007fd0:	441a      	add	r2, r3
 8007fd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fd4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f00b fe93 	bl	8013d04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	881b      	ldrh	r3, [r3, #0]
 8007fe4:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007fe6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007fe8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f040 8242 	bne.w	8008476 <PCD_EP_ISR_Handler+0x672>
 8007ff2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007ff4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007ff8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007ffc:	f000 823b 	beq.w	8008476 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	881b      	ldrh	r3, [r3, #0]
 8008006:	b29b      	uxth	r3, r3
 8008008:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800800c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008010:	81bb      	strh	r3, [r7, #12]
 8008012:	89bb      	ldrh	r3, [r7, #12]
 8008014:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008018:	81bb      	strh	r3, [r7, #12]
 800801a:	89bb      	ldrh	r3, [r7, #12]
 800801c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008020:	81bb      	strh	r3, [r7, #12]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	89bb      	ldrh	r3, [r7, #12]
 8008028:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800802c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008034:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008038:	b29b      	uxth	r3, r3
 800803a:	8013      	strh	r3, [r2, #0]
 800803c:	e21b      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	461a      	mov	r2, r3
 8008044:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4413      	add	r3, r2
 800804c:	881b      	ldrh	r3, [r3, #0]
 800804e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008050:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008054:	2b00      	cmp	r3, #0
 8008056:	f280 80f1 	bge.w	800823c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	461a      	mov	r2, r3
 8008060:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4413      	add	r3, r2
 8008068:	881b      	ldrh	r3, [r3, #0]
 800806a:	b29a      	uxth	r2, r3
 800806c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008070:	4013      	ands	r3, r2
 8008072:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	461a      	mov	r2, r3
 800807a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800807e:	009b      	lsls	r3, r3, #2
 8008080:	4413      	add	r3, r2
 8008082:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008084:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008088:	b292      	uxth	r2, r2
 800808a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800808c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008090:	4613      	mov	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	00db      	lsls	r3, r3, #3
 8008098:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	4413      	add	r3, r2
 80080a0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80080a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080a4:	7b1b      	ldrb	r3, [r3, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d123      	bne.n	80080f2 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	461a      	mov	r2, r3
 80080b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	00db      	lsls	r3, r3, #3
 80080bc:	4413      	add	r3, r2
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	6812      	ldr	r2, [r2, #0]
 80080c2:	4413      	add	r3, r2
 80080c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80080c8:	881b      	ldrh	r3, [r3, #0]
 80080ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080ce:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80080d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	f000 808b 	beq.w	80081f2 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6818      	ldr	r0, [r3, #0]
 80080e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e2:	6959      	ldr	r1, [r3, #20]
 80080e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e6:	88da      	ldrh	r2, [r3, #6]
 80080e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80080ec:	f006 fccb 	bl	800ea86 <USB_ReadPMA>
 80080f0:	e07f      	b.n	80081f2 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80080f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080f4:	78db      	ldrb	r3, [r3, #3]
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d109      	bne.n	800810e <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80080fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80080fc:	461a      	mov	r2, r3
 80080fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f9c6 	bl	8008492 <HAL_PCD_EP_DB_Receive>
 8008106:	4603      	mov	r3, r0
 8008108:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800810c:	e071      	b.n	80081f2 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008116:	781b      	ldrb	r3, [r3, #0]
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4413      	add	r3, r2
 800811c:	881b      	ldrh	r3, [r3, #0]
 800811e:	b29b      	uxth	r3, r3
 8008120:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008124:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008128:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	461a      	mov	r2, r3
 8008130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	441a      	add	r2, r3
 8008138:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800813a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800813e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008142:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008146:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800814a:	b29b      	uxth	r3, r3
 800814c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	461a      	mov	r2, r3
 8008154:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	881b      	ldrh	r3, [r3, #0]
 800815e:	b29b      	uxth	r3, r3
 8008160:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008164:	2b00      	cmp	r3, #0
 8008166:	d022      	beq.n	80081ae <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008170:	b29b      	uxth	r3, r3
 8008172:	461a      	mov	r2, r3
 8008174:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	00db      	lsls	r3, r3, #3
 800817a:	4413      	add	r3, r2
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	6812      	ldr	r2, [r2, #0]
 8008180:	4413      	add	r3, r2
 8008182:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008186:	881b      	ldrh	r3, [r3, #0]
 8008188:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800818c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008190:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008194:	2b00      	cmp	r3, #0
 8008196:	d02c      	beq.n	80081f2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6818      	ldr	r0, [r3, #0]
 800819c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800819e:	6959      	ldr	r1, [r3, #20]
 80081a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081a2:	891a      	ldrh	r2, [r3, #8]
 80081a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80081a8:	f006 fc6d 	bl	800ea86 <USB_ReadPMA>
 80081ac:	e021      	b.n	80081f2 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	461a      	mov	r2, r3
 80081ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	00db      	lsls	r3, r3, #3
 80081c0:	4413      	add	r3, r2
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	6812      	ldr	r2, [r2, #0]
 80081c6:	4413      	add	r3, r2
 80081c8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80081cc:	881b      	ldrh	r3, [r3, #0]
 80081ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081d2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80081d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d009      	beq.n	80081f2 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6818      	ldr	r0, [r3, #0]
 80081e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e4:	6959      	ldr	r1, [r3, #20]
 80081e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e8:	895a      	ldrh	r2, [r3, #10]
 80081ea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80081ee:	f006 fc4a 	bl	800ea86 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80081f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081f4:	69da      	ldr	r2, [r3, #28]
 80081f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80081fa:	441a      	add	r2, r3
 80081fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081fe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008202:	695a      	ldr	r2, [r3, #20]
 8008204:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008208:	441a      	add	r2, r3
 800820a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800820c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800820e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008210:	699b      	ldr	r3, [r3, #24]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d005      	beq.n	8008222 <PCD_EP_ISR_Handler+0x41e>
 8008216:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800821a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	429a      	cmp	r2, r3
 8008220:	d206      	bcs.n	8008230 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	4619      	mov	r1, r3
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f00b fd6b 	bl	8013d04 <HAL_PCD_DataOutStageCallback>
 800822e:	e005      	b.n	800823c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008236:	4618      	mov	r0, r3
 8008238:	f005 fcdd 	bl	800dbf6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800823c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800823e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008242:	2b00      	cmp	r3, #0
 8008244:	f000 8117 	beq.w	8008476 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008248:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800824c:	4613      	mov	r3, r2
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	4413      	add	r3, r2
 8008252:	00db      	lsls	r3, r3, #3
 8008254:	3310      	adds	r3, #16
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	4413      	add	r3, r2
 800825a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	461a      	mov	r2, r3
 8008262:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	881b      	ldrh	r3, [r3, #0]
 800826c:	b29b      	uxth	r3, r3
 800826e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008276:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	461a      	mov	r2, r3
 800827e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	441a      	add	r2, r3
 8008286:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008288:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800828c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008290:	b29b      	uxth	r3, r3
 8008292:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008296:	78db      	ldrb	r3, [r3, #3]
 8008298:	2b01      	cmp	r3, #1
 800829a:	f040 80a1 	bne.w	80083e0 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800829e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082a0:	2200      	movs	r2, #0
 80082a2:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80082a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082a6:	7b1b      	ldrb	r3, [r3, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 8092 	beq.w	80083d2 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80082ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80082b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d046      	beq.n	8008346 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80082b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ba:	785b      	ldrb	r3, [r3, #1]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d126      	bne.n	800830e <PCD_EP_ISR_Handler+0x50a>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	617b      	str	r3, [r7, #20]
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	461a      	mov	r2, r3
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	4413      	add	r3, r2
 80082d6:	617b      	str	r3, [r7, #20]
 80082d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082da:	781b      	ldrb	r3, [r3, #0]
 80082dc:	00da      	lsls	r2, r3, #3
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	4413      	add	r3, r2
 80082e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082e6:	613b      	str	r3, [r7, #16]
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	881b      	ldrh	r3, [r3, #0]
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	801a      	strh	r2, [r3, #0]
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008302:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008306:	b29a      	uxth	r2, r3
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	801a      	strh	r2, [r3, #0]
 800830c:	e061      	b.n	80083d2 <PCD_EP_ISR_Handler+0x5ce>
 800830e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008310:	785b      	ldrb	r3, [r3, #1]
 8008312:	2b01      	cmp	r3, #1
 8008314:	d15d      	bne.n	80083d2 <PCD_EP_ISR_Handler+0x5ce>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	61fb      	str	r3, [r7, #28]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008324:	b29b      	uxth	r3, r3
 8008326:	461a      	mov	r2, r3
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	4413      	add	r3, r2
 800832c:	61fb      	str	r3, [r7, #28]
 800832e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008330:	781b      	ldrb	r3, [r3, #0]
 8008332:	00da      	lsls	r2, r3, #3
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	4413      	add	r3, r2
 8008338:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800833c:	61bb      	str	r3, [r7, #24]
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	2200      	movs	r2, #0
 8008342:	801a      	strh	r2, [r3, #0]
 8008344:	e045      	b.n	80083d2 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800834c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800834e:	785b      	ldrb	r3, [r3, #1]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d126      	bne.n	80083a2 <PCD_EP_ISR_Handler+0x59e>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	627b      	str	r3, [r7, #36]	@ 0x24
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008362:	b29b      	uxth	r3, r3
 8008364:	461a      	mov	r2, r3
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	4413      	add	r3, r2
 800836a:	627b      	str	r3, [r7, #36]	@ 0x24
 800836c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	00da      	lsls	r2, r3, #3
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	4413      	add	r3, r2
 8008376:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800837a:	623b      	str	r3, [r7, #32]
 800837c:	6a3b      	ldr	r3, [r7, #32]
 800837e:	881b      	ldrh	r3, [r3, #0]
 8008380:	b29b      	uxth	r3, r3
 8008382:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008386:	b29a      	uxth	r2, r3
 8008388:	6a3b      	ldr	r3, [r7, #32]
 800838a:	801a      	strh	r2, [r3, #0]
 800838c:	6a3b      	ldr	r3, [r7, #32]
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	b29b      	uxth	r3, r3
 8008392:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008396:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800839a:	b29a      	uxth	r2, r3
 800839c:	6a3b      	ldr	r3, [r7, #32]
 800839e:	801a      	strh	r2, [r3, #0]
 80083a0:	e017      	b.n	80083d2 <PCD_EP_ISR_Handler+0x5ce>
 80083a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083a4:	785b      	ldrb	r3, [r3, #1]
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d113      	bne.n	80083d2 <PCD_EP_ISR_Handler+0x5ce>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	461a      	mov	r2, r3
 80083b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b8:	4413      	add	r3, r2
 80083ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	00da      	lsls	r2, r3, #3
 80083c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083c4:	4413      	add	r3, r2
 80083c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80083ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ce:	2200      	movs	r2, #0
 80083d0:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80083d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	4619      	mov	r1, r3
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	f00b fcae 	bl	8013d3a <HAL_PCD_DataInStageCallback>
 80083de:	e04a      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80083e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80083e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d13f      	bne.n	800846a <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	461a      	mov	r2, r3
 80083f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	00db      	lsls	r3, r3, #3
 80083fc:	4413      	add	r3, r2
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	6812      	ldr	r2, [r2, #0]
 8008402:	4413      	add	r3, r2
 8008404:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008408:	881b      	ldrh	r3, [r3, #0]
 800840a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800840e:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008412:	699a      	ldr	r2, [r3, #24]
 8008414:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008416:	429a      	cmp	r2, r3
 8008418:	d906      	bls.n	8008428 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800841a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800841c:	699a      	ldr	r2, [r3, #24]
 800841e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008420:	1ad2      	subs	r2, r2, r3
 8008422:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008424:	619a      	str	r2, [r3, #24]
 8008426:	e002      	b.n	800842e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8008428:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800842a:	2200      	movs	r2, #0
 800842c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800842e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008430:	699b      	ldr	r3, [r3, #24]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d106      	bne.n	8008444 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	4619      	mov	r1, r3
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f00b fc7c 	bl	8013d3a <HAL_PCD_DataInStageCallback>
 8008442:	e018      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008444:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008446:	695a      	ldr	r2, [r3, #20]
 8008448:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800844a:	441a      	add	r2, r3
 800844c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800844e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008450:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008452:	69da      	ldr	r2, [r3, #28]
 8008454:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008456:	441a      	add	r2, r3
 8008458:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800845a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008462:	4618      	mov	r0, r3
 8008464:	f005 fbc7 	bl	800dbf6 <USB_EPStartXfer>
 8008468:	e005      	b.n	8008476 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800846a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800846c:	461a      	mov	r2, r3
 800846e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 f917 	bl	80086a4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800847e:	b29b      	uxth	r3, r3
 8008480:	b21b      	sxth	r3, r3
 8008482:	2b00      	cmp	r3, #0
 8008484:	f6ff acc3 	blt.w	8007e0e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3748      	adds	r7, #72	@ 0x48
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b088      	sub	sp, #32
 8008496:	af00      	add	r7, sp, #0
 8008498:	60f8      	str	r0, [r7, #12]
 800849a:	60b9      	str	r1, [r7, #8]
 800849c:	4613      	mov	r3, r2
 800849e:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80084a0:	88fb      	ldrh	r3, [r7, #6]
 80084a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d07c      	beq.n	80085a4 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	461a      	mov	r2, r3
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	00db      	lsls	r3, r3, #3
 80084bc:	4413      	add	r3, r2
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	6812      	ldr	r2, [r2, #0]
 80084c2:	4413      	add	r3, r2
 80084c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084c8:	881b      	ldrh	r3, [r3, #0]
 80084ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084ce:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	699a      	ldr	r2, [r3, #24]
 80084d4:	8b7b      	ldrh	r3, [r7, #26]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d306      	bcc.n	80084e8 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	699a      	ldr	r2, [r3, #24]
 80084de:	8b7b      	ldrh	r3, [r7, #26]
 80084e0:	1ad2      	subs	r2, r2, r3
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	619a      	str	r2, [r3, #24]
 80084e6:	e002      	b.n	80084ee <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	2200      	movs	r2, #0
 80084ec:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	699b      	ldr	r3, [r3, #24]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d123      	bne.n	800853e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	461a      	mov	r2, r3
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	4413      	add	r3, r2
 8008504:	881b      	ldrh	r3, [r3, #0]
 8008506:	b29b      	uxth	r3, r3
 8008508:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800850c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008510:	833b      	strh	r3, [r7, #24]
 8008512:	8b3b      	ldrh	r3, [r7, #24]
 8008514:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008518:	833b      	strh	r3, [r7, #24]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	461a      	mov	r2, r3
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	441a      	add	r2, r3
 8008528:	8b3b      	ldrh	r3, [r7, #24]
 800852a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800852e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008532:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008536:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800853a:	b29b      	uxth	r3, r3
 800853c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800853e:	88fb      	ldrh	r3, [r7, #6]
 8008540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008544:	2b00      	cmp	r3, #0
 8008546:	d01f      	beq.n	8008588 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	461a      	mov	r2, r3
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	4413      	add	r3, r2
 8008556:	881b      	ldrh	r3, [r3, #0]
 8008558:	b29b      	uxth	r3, r3
 800855a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800855e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008562:	82fb      	strh	r3, [r7, #22]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	461a      	mov	r2, r3
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	441a      	add	r2, r3
 8008572:	8afb      	ldrh	r3, [r7, #22]
 8008574:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008578:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800857c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008580:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008584:	b29b      	uxth	r3, r3
 8008586:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008588:	8b7b      	ldrh	r3, [r7, #26]
 800858a:	2b00      	cmp	r3, #0
 800858c:	f000 8085 	beq.w	800869a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6818      	ldr	r0, [r3, #0]
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	6959      	ldr	r1, [r3, #20]
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	891a      	ldrh	r2, [r3, #8]
 800859c:	8b7b      	ldrh	r3, [r7, #26]
 800859e:	f006 fa72 	bl	800ea86 <USB_ReadPMA>
 80085a2:	e07a      	b.n	800869a <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	461a      	mov	r2, r3
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	00db      	lsls	r3, r3, #3
 80085b6:	4413      	add	r3, r2
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	6812      	ldr	r2, [r2, #0]
 80085bc:	4413      	add	r3, r2
 80085be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085c2:	881b      	ldrh	r3, [r3, #0]
 80085c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085c8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	699a      	ldr	r2, [r3, #24]
 80085ce:	8b7b      	ldrh	r3, [r7, #26]
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d306      	bcc.n	80085e2 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	699a      	ldr	r2, [r3, #24]
 80085d8:	8b7b      	ldrh	r3, [r7, #26]
 80085da:	1ad2      	subs	r2, r2, r3
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	619a      	str	r2, [r3, #24]
 80085e0:	e002      	b.n	80085e8 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	2200      	movs	r2, #0
 80085e6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d123      	bne.n	8008638 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	781b      	ldrb	r3, [r3, #0]
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	4413      	add	r3, r2
 80085fe:	881b      	ldrh	r3, [r3, #0]
 8008600:	b29b      	uxth	r3, r3
 8008602:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800860a:	83fb      	strh	r3, [r7, #30]
 800860c:	8bfb      	ldrh	r3, [r7, #30]
 800860e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008612:	83fb      	strh	r3, [r7, #30]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	461a      	mov	r2, r3
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	781b      	ldrb	r3, [r3, #0]
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	441a      	add	r2, r3
 8008622:	8bfb      	ldrh	r3, [r7, #30]
 8008624:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008628:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800862c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008634:	b29b      	uxth	r3, r3
 8008636:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008638:	88fb      	ldrh	r3, [r7, #6]
 800863a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800863e:	2b00      	cmp	r3, #0
 8008640:	d11f      	bne.n	8008682 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4413      	add	r3, r2
 8008650:	881b      	ldrh	r3, [r3, #0]
 8008652:	b29b      	uxth	r3, r3
 8008654:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008658:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800865c:	83bb      	strh	r3, [r7, #28]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	461a      	mov	r2, r3
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	781b      	ldrb	r3, [r3, #0]
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	441a      	add	r2, r3
 800866c:	8bbb      	ldrh	r3, [r7, #28]
 800866e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008672:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008676:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800867a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800867e:	b29b      	uxth	r3, r3
 8008680:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008682:	8b7b      	ldrh	r3, [r7, #26]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d008      	beq.n	800869a <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6818      	ldr	r0, [r3, #0]
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	6959      	ldr	r1, [r3, #20]
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	895a      	ldrh	r2, [r3, #10]
 8008694:	8b7b      	ldrh	r3, [r7, #26]
 8008696:	f006 f9f6 	bl	800ea86 <USB_ReadPMA>
    }
  }

  return count;
 800869a:	8b7b      	ldrh	r3, [r7, #26]
}
 800869c:	4618      	mov	r0, r3
 800869e:	3720      	adds	r7, #32
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b0a6      	sub	sp, #152	@ 0x98
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	4613      	mov	r3, r2
 80086b0:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80086b2:	88fb      	ldrh	r3, [r7, #6]
 80086b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	f000 81f7 	beq.w	8008aac <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	461a      	mov	r2, r3
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	00db      	lsls	r3, r3, #3
 80086d0:	4413      	add	r3, r2
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	6812      	ldr	r2, [r2, #0]
 80086d6:	4413      	add	r3, r2
 80086d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80086dc:	881b      	ldrh	r3, [r3, #0]
 80086de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086e2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	699a      	ldr	r2, [r3, #24]
 80086ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d907      	bls.n	8008702 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	699a      	ldr	r2, [r3, #24]
 80086f6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80086fa:	1ad2      	subs	r2, r2, r3
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	619a      	str	r2, [r3, #24]
 8008700:	e002      	b.n	8008708 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	2200      	movs	r2, #0
 8008706:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	2b00      	cmp	r3, #0
 800870e:	f040 80e1 	bne.w	80088d4 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	785b      	ldrb	r3, [r3, #1]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d126      	bne.n	8008768 <HAL_PCD_EP_DB_Transmit+0xc4>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008728:	b29b      	uxth	r3, r3
 800872a:	461a      	mov	r2, r3
 800872c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872e:	4413      	add	r3, r2
 8008730:	633b      	str	r3, [r7, #48]	@ 0x30
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	00da      	lsls	r2, r3, #3
 8008738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873a:	4413      	add	r3, r2
 800873c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008740:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008744:	881b      	ldrh	r3, [r3, #0]
 8008746:	b29b      	uxth	r3, r3
 8008748:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800874c:	b29a      	uxth	r2, r3
 800874e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008750:	801a      	strh	r2, [r3, #0]
 8008752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008754:	881b      	ldrh	r3, [r3, #0]
 8008756:	b29b      	uxth	r3, r3
 8008758:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800875c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008760:	b29a      	uxth	r2, r3
 8008762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008764:	801a      	strh	r2, [r3, #0]
 8008766:	e01a      	b.n	800879e <HAL_PCD_EP_DB_Transmit+0xfa>
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	785b      	ldrb	r3, [r3, #1]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d116      	bne.n	800879e <HAL_PCD_EP_DB_Transmit+0xfa>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800877e:	b29b      	uxth	r3, r3
 8008780:	461a      	mov	r2, r3
 8008782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008784:	4413      	add	r3, r2
 8008786:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	781b      	ldrb	r3, [r3, #0]
 800878c:	00da      	lsls	r2, r3, #3
 800878e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008790:	4413      	add	r3, r2
 8008792:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008796:	637b      	str	r3, [r7, #52]	@ 0x34
 8008798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800879a:	2200      	movs	r2, #0
 800879c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	785b      	ldrb	r3, [r3, #1]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d126      	bne.n	80087fa <HAL_PCD_EP_DB_Transmit+0x156>
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	623b      	str	r3, [r7, #32]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	461a      	mov	r2, r3
 80087be:	6a3b      	ldr	r3, [r7, #32]
 80087c0:	4413      	add	r3, r2
 80087c2:	623b      	str	r3, [r7, #32]
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	00da      	lsls	r2, r3, #3
 80087ca:	6a3b      	ldr	r3, [r7, #32]
 80087cc:	4413      	add	r3, r2
 80087ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087d2:	61fb      	str	r3, [r7, #28]
 80087d4:	69fb      	ldr	r3, [r7, #28]
 80087d6:	881b      	ldrh	r3, [r3, #0]
 80087d8:	b29b      	uxth	r3, r3
 80087da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087de:	b29a      	uxth	r2, r3
 80087e0:	69fb      	ldr	r3, [r7, #28]
 80087e2:	801a      	strh	r2, [r3, #0]
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	881b      	ldrh	r3, [r3, #0]
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	801a      	strh	r2, [r3, #0]
 80087f8:	e017      	b.n	800882a <HAL_PCD_EP_DB_Transmit+0x186>
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	785b      	ldrb	r3, [r3, #1]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d113      	bne.n	800882a <HAL_PCD_EP_DB_Transmit+0x186>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800880a:	b29b      	uxth	r3, r3
 800880c:	461a      	mov	r2, r3
 800880e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008810:	4413      	add	r3, r2
 8008812:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	00da      	lsls	r2, r3, #3
 800881a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881c:	4413      	add	r3, r2
 800881e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008822:	627b      	str	r3, [r7, #36]	@ 0x24
 8008824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008826:	2200      	movs	r2, #0
 8008828:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	78db      	ldrb	r3, [r3, #3]
 800882e:	2b02      	cmp	r3, #2
 8008830:	d123      	bne.n	800887a <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	461a      	mov	r2, r3
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	881b      	ldrh	r3, [r3, #0]
 8008842:	b29b      	uxth	r3, r3
 8008844:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008848:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800884c:	837b      	strh	r3, [r7, #26]
 800884e:	8b7b      	ldrh	r3, [r7, #26]
 8008850:	f083 0320 	eor.w	r3, r3, #32
 8008854:	837b      	strh	r3, [r7, #26]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	461a      	mov	r2, r3
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	441a      	add	r2, r3
 8008864:	8b7b      	ldrh	r3, [r7, #26]
 8008866:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800886a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800886e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008876:	b29b      	uxth	r3, r3
 8008878:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	4619      	mov	r1, r3
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f00b fa5a 	bl	8013d3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008886:	88fb      	ldrh	r3, [r7, #6]
 8008888:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800888c:	2b00      	cmp	r3, #0
 800888e:	d01f      	beq.n	80088d0 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	461a      	mov	r2, r3
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	009b      	lsls	r3, r3, #2
 800889c:	4413      	add	r3, r2
 800889e:	881b      	ldrh	r3, [r3, #0]
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088aa:	833b      	strh	r3, [r7, #24]
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	461a      	mov	r2, r3
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	441a      	add	r2, r3
 80088ba:	8b3b      	ldrh	r3, [r7, #24]
 80088bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80088c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80088d0:	2300      	movs	r3, #0
 80088d2:	e31f      	b.n	8008f14 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80088d4:	88fb      	ldrh	r3, [r7, #6]
 80088d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d021      	beq.n	8008922 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	4413      	add	r3, r2
 80088ec:	881b      	ldrh	r3, [r3, #0]
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088f8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	461a      	mov	r2, r3
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	441a      	add	r2, r3
 800890a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800890e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008912:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008916:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800891a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800891e:	b29b      	uxth	r3, r3
 8008920:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008928:	2b01      	cmp	r3, #1
 800892a:	f040 82ca 	bne.w	8008ec2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	695a      	ldr	r2, [r3, #20]
 8008932:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008936:	441a      	add	r2, r3
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	69da      	ldr	r2, [r3, #28]
 8008940:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008944:	441a      	add	r2, r3
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	6a1a      	ldr	r2, [r3, #32]
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	429a      	cmp	r2, r3
 8008954:	d309      	bcc.n	800896a <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	6a1a      	ldr	r2, [r3, #32]
 8008960:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008962:	1ad2      	subs	r2, r2, r3
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	621a      	str	r2, [r3, #32]
 8008968:	e015      	b.n	8008996 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	6a1b      	ldr	r3, [r3, #32]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d107      	bne.n	8008982 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008972:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008976:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008980:	e009      	b.n	8008996 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	6a1b      	ldr	r3, [r3, #32]
 800898e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	2200      	movs	r2, #0
 8008994:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	785b      	ldrb	r3, [r3, #1]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d15f      	bne.n	8008a5e <HAL_PCD_EP_DB_Transmit+0x3ba>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	461a      	mov	r2, r3
 80089b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089b2:	4413      	add	r3, r2
 80089b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	00da      	lsls	r2, r3, #3
 80089bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089be:	4413      	add	r3, r2
 80089c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089c8:	881b      	ldrh	r3, [r3, #0]
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089d0:	b29a      	uxth	r2, r3
 80089d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089d4:	801a      	strh	r2, [r3, #0]
 80089d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d10a      	bne.n	80089f2 <HAL_PCD_EP_DB_Transmit+0x34e>
 80089dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089de:	881b      	ldrh	r3, [r3, #0]
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ee:	801a      	strh	r2, [r3, #0]
 80089f0:	e051      	b.n	8008a96 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80089f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80089f6:	d816      	bhi.n	8008a26 <HAL_PCD_EP_DB_Transmit+0x382>
 80089f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089fa:	085b      	lsrs	r3, r3, #1
 80089fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80089fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d002      	beq.n	8008a0e <HAL_PCD_EP_DB_Transmit+0x36a>
 8008a08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a10:	881b      	ldrh	r3, [r3, #0]
 8008a12:	b29a      	uxth	r2, r3
 8008a14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	029b      	lsls	r3, r3, #10
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a22:	801a      	strh	r2, [r3, #0]
 8008a24:	e037      	b.n	8008a96 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008a26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a28:	095b      	lsrs	r3, r3, #5
 8008a2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a2e:	f003 031f 	and.w	r3, r3, #31
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d102      	bne.n	8008a3c <HAL_PCD_EP_DB_Transmit+0x398>
 8008a36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a3e:	881b      	ldrh	r3, [r3, #0]
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	029b      	lsls	r3, r3, #10
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a5a:	801a      	strh	r2, [r3, #0]
 8008a5c:	e01b      	b.n	8008a96 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	785b      	ldrb	r3, [r3, #1]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d117      	bne.n	8008a96 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a74:	b29b      	uxth	r3, r3
 8008a76:	461a      	mov	r2, r3
 8008a78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a7a:	4413      	add	r3, r2
 8008a7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	00da      	lsls	r2, r3, #3
 8008a84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a86:	4413      	add	r3, r2
 8008a88:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008a90:	b29a      	uxth	r2, r3
 8008a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a94:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	6818      	ldr	r0, [r3, #0]
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	6959      	ldr	r1, [r3, #20]
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	891a      	ldrh	r2, [r3, #8]
 8008aa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	f005 ffab 	bl	800ea00 <USB_WritePMA>
 8008aaa:	e20a      	b.n	8008ec2 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	00db      	lsls	r3, r3, #3
 8008abe:	4413      	add	r3, r2
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	6812      	ldr	r2, [r2, #0]
 8008ac4:	4413      	add	r3, r2
 8008ac6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008aca:	881b      	ldrh	r3, [r3, #0]
 8008acc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ad0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	699a      	ldr	r2, [r3, #24]
 8008ad8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d307      	bcc.n	8008af0 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	699a      	ldr	r2, [r3, #24]
 8008ae4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ae8:	1ad2      	subs	r2, r2, r3
 8008aea:	68bb      	ldr	r3, [r7, #8]
 8008aec:	619a      	str	r2, [r3, #24]
 8008aee:	e002      	b.n	8008af6 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	2200      	movs	r2, #0
 8008af4:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	699b      	ldr	r3, [r3, #24]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f040 80f6 	bne.w	8008cec <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	785b      	ldrb	r3, [r3, #1]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d126      	bne.n	8008b56 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	677b      	str	r3, [r7, #116]	@ 0x74
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	461a      	mov	r2, r3
 8008b1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b1c:	4413      	add	r3, r2
 8008b1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	00da      	lsls	r2, r3, #3
 8008b26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b28:	4413      	add	r3, r2
 8008b2a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008b2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008b30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b32:	881b      	ldrh	r3, [r3, #0]
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b3a:	b29a      	uxth	r2, r3
 8008b3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b3e:	801a      	strh	r2, [r3, #0]
 8008b40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b42:	881b      	ldrh	r3, [r3, #0]
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b52:	801a      	strh	r2, [r3, #0]
 8008b54:	e01a      	b.n	8008b8c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	785b      	ldrb	r3, [r3, #1]
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d116      	bne.n	8008b8c <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b6c:	b29b      	uxth	r3, r3
 8008b6e:	461a      	mov	r2, r3
 8008b70:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b72:	4413      	add	r3, r2
 8008b74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	781b      	ldrb	r3, [r3, #0]
 8008b7a:	00da      	lsls	r2, r3, #3
 8008b7c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b7e:	4413      	add	r3, r2
 8008b80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008b84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008b86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b88:	2200      	movs	r2, #0
 8008b8a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	785b      	ldrb	r3, [r3, #1]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d12f      	bne.n	8008bfc <HAL_PCD_EP_DB_Transmit+0x558>
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	461a      	mov	r2, r3
 8008bb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bb4:	4413      	add	r3, r2
 8008bb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	781b      	ldrb	r3, [r3, #0]
 8008bbe:	00da      	lsls	r2, r3, #3
 8008bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bc4:	4413      	add	r3, r2
 8008bc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008bce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008bd2:	881b      	ldrh	r3, [r3, #0]
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bda:	b29a      	uxth	r2, r3
 8008bdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008be0:	801a      	strh	r2, [r3, #0]
 8008be2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	b29b      	uxth	r3, r3
 8008bea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bf2:	b29a      	uxth	r2, r3
 8008bf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008bf8:	801a      	strh	r2, [r3, #0]
 8008bfa:	e01c      	b.n	8008c36 <HAL_PCD_EP_DB_Transmit+0x592>
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	785b      	ldrb	r3, [r3, #1]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d118      	bne.n	8008c36 <HAL_PCD_EP_DB_Transmit+0x592>
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	461a      	mov	r2, r3
 8008c10:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c14:	4413      	add	r3, r2
 8008c16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	781b      	ldrb	r3, [r3, #0]
 8008c1e:	00da      	lsls	r2, r3, #3
 8008c20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c24:	4413      	add	r3, r2
 8008c26:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008c2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008c32:	2200      	movs	r2, #0
 8008c34:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	78db      	ldrb	r3, [r3, #3]
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d127      	bne.n	8008c8e <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	461a      	mov	r2, r3
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	009b      	lsls	r3, r3, #2
 8008c4a:	4413      	add	r3, r2
 8008c4c:	881b      	ldrh	r3, [r3, #0]
 8008c4e:	b29b      	uxth	r3, r3
 8008c50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c58:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008c5c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008c60:	f083 0320 	eor.w	r3, r3, #32
 8008c64:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	781b      	ldrb	r3, [r3, #0]
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	441a      	add	r2, r3
 8008c76:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008c7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	4619      	mov	r1, r3
 8008c94:	68f8      	ldr	r0, [r7, #12]
 8008c96:	f00b f850 	bl	8013d3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d121      	bne.n	8008ce8 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	461a      	mov	r2, r3
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	4413      	add	r3, r2
 8008cb2:	881b      	ldrh	r3, [r3, #0]
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008cba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cbe:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	441a      	add	r2, r3
 8008cd0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008cd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008cd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008cdc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ce0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	e113      	b.n	8008f14 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008cec:	88fb      	ldrh	r3, [r7, #6]
 8008cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d121      	bne.n	8008d3a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	4413      	add	r3, r2
 8008d04:	881b      	ldrh	r3, [r3, #0]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d10:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	461a      	mov	r2, r3
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	441a      	add	r2, r3
 8008d22:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008d26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d2e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	f040 80be 	bne.w	8008ec2 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	695a      	ldr	r2, [r3, #20]
 8008d4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008d4e:	441a      	add	r2, r3
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	69da      	ldr	r2, [r3, #28]
 8008d58:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008d5c:	441a      	add	r2, r3
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	6a1a      	ldr	r2, [r3, #32]
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d309      	bcc.n	8008d82 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	691b      	ldr	r3, [r3, #16]
 8008d72:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	6a1a      	ldr	r2, [r3, #32]
 8008d78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d7a:	1ad2      	subs	r2, r2, r3
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	621a      	str	r2, [r3, #32]
 8008d80:	e015      	b.n	8008dae <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d107      	bne.n	8008d9a <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8008d8a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008d8e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008d98:	e009      	b.n	8008dae <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	6a1b      	ldr	r3, [r3, #32]
 8008d9e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	2200      	movs	r2, #0
 8008da4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	2200      	movs	r2, #0
 8008daa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	785b      	ldrb	r3, [r3, #1]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d15f      	bne.n	8008e7c <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	461a      	mov	r2, r3
 8008dce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008dd0:	4413      	add	r3, r2
 8008dd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	00da      	lsls	r2, r3, #3
 8008dda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ddc:	4413      	add	r3, r2
 8008dde:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008de2:	667b      	str	r3, [r7, #100]	@ 0x64
 8008de4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008de6:	881b      	ldrh	r3, [r3, #0]
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dee:	b29a      	uxth	r2, r3
 8008df0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008df2:	801a      	strh	r2, [r3, #0]
 8008df4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10a      	bne.n	8008e10 <HAL_PCD_EP_DB_Transmit+0x76c>
 8008dfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dfc:	881b      	ldrh	r3, [r3, #0]
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e08:	b29a      	uxth	r2, r3
 8008e0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e0c:	801a      	strh	r2, [r3, #0]
 8008e0e:	e04e      	b.n	8008eae <HAL_PCD_EP_DB_Transmit+0x80a>
 8008e10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e12:	2b3e      	cmp	r3, #62	@ 0x3e
 8008e14:	d816      	bhi.n	8008e44 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8008e16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e18:	085b      	lsrs	r3, r3, #1
 8008e1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e1e:	f003 0301 	and.w	r3, r3, #1
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d002      	beq.n	8008e2c <HAL_PCD_EP_DB_Transmit+0x788>
 8008e26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e28:	3301      	adds	r3, #1
 8008e2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e2e:	881b      	ldrh	r3, [r3, #0]
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	029b      	lsls	r3, r3, #10
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	b29a      	uxth	r2, r3
 8008e3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e40:	801a      	strh	r2, [r3, #0]
 8008e42:	e034      	b.n	8008eae <HAL_PCD_EP_DB_Transmit+0x80a>
 8008e44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e46:	095b      	lsrs	r3, r3, #5
 8008e48:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008e4c:	f003 031f 	and.w	r3, r3, #31
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d102      	bne.n	8008e5a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8008e54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e56:	3b01      	subs	r3, #1
 8008e58:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e5c:	881b      	ldrh	r3, [r3, #0]
 8008e5e:	b29a      	uxth	r2, r3
 8008e60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	029b      	lsls	r3, r3, #10
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e74:	b29a      	uxth	r2, r3
 8008e76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e78:	801a      	strh	r2, [r3, #0]
 8008e7a:	e018      	b.n	8008eae <HAL_PCD_EP_DB_Transmit+0x80a>
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	785b      	ldrb	r3, [r3, #1]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d114      	bne.n	8008eae <HAL_PCD_EP_DB_Transmit+0x80a>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	461a      	mov	r2, r3
 8008e90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e92:	4413      	add	r3, r2
 8008e94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	00da      	lsls	r2, r3, #3
 8008e9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e9e:	4413      	add	r3, r2
 8008ea0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ea4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ea6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ea8:	b29a      	uxth	r2, r3
 8008eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eac:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	6818      	ldr	r0, [r3, #0]
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	6959      	ldr	r1, [r3, #20]
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	895a      	ldrh	r2, [r3, #10]
 8008eba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	f005 fd9f 	bl	800ea00 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	461a      	mov	r2, r3
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4413      	add	r3, r2
 8008ed0:	881b      	ldrh	r3, [r3, #0]
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ed8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008edc:	82fb      	strh	r3, [r7, #22]
 8008ede:	8afb      	ldrh	r3, [r7, #22]
 8008ee0:	f083 0310 	eor.w	r3, r3, #16
 8008ee4:	82fb      	strh	r3, [r7, #22]
 8008ee6:	8afb      	ldrh	r3, [r7, #22]
 8008ee8:	f083 0320 	eor.w	r3, r3, #32
 8008eec:	82fb      	strh	r3, [r7, #22]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	009b      	lsls	r3, r3, #2
 8008efa:	441a      	add	r2, r3
 8008efc:	8afb      	ldrh	r3, [r7, #22]
 8008efe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f0e:	b29b      	uxth	r3, r3
 8008f10:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3798      	adds	r7, #152	@ 0x98
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b087      	sub	sp, #28
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	607b      	str	r3, [r7, #4]
 8008f26:	460b      	mov	r3, r1
 8008f28:	817b      	strh	r3, [r7, #10]
 8008f2a:	4613      	mov	r3, r2
 8008f2c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008f2e:	897b      	ldrh	r3, [r7, #10]
 8008f30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f34:	b29b      	uxth	r3, r3
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d00b      	beq.n	8008f52 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f3a:	897b      	ldrh	r3, [r7, #10]
 8008f3c:	f003 0207 	and.w	r2, r3, #7
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	00db      	lsls	r3, r3, #3
 8008f48:	3310      	adds	r3, #16
 8008f4a:	68fa      	ldr	r2, [r7, #12]
 8008f4c:	4413      	add	r3, r2
 8008f4e:	617b      	str	r3, [r7, #20]
 8008f50:	e009      	b.n	8008f66 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008f52:	897a      	ldrh	r2, [r7, #10]
 8008f54:	4613      	mov	r3, r2
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	4413      	add	r3, r2
 8008f5a:	00db      	lsls	r3, r3, #3
 8008f5c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	4413      	add	r3, r2
 8008f64:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008f66:	893b      	ldrh	r3, [r7, #8]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d107      	bne.n	8008f7c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	b29a      	uxth	r2, r3
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	80da      	strh	r2, [r3, #6]
 8008f7a:	e00b      	b.n	8008f94 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	b29a      	uxth	r2, r3
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	0c1b      	lsrs	r3, r3, #16
 8008f8e:	b29a      	uxth	r2, r3
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008f94:	2300      	movs	r3, #0
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	371c      	adds	r7, #28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr

08008fa2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008fa2:	b480      	push	{r7}
 8008fa4:	b085      	sub	sp, #20
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	f043 0301 	orr.w	r3, r3, #1
 8008fcc:	b29a      	uxth	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	f043 0302 	orr.w	r3, r3, #2
 8008fe0:	b29a      	uxth	r2, r3
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008fe8:	2300      	movs	r3, #0
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3714      	adds	r7, #20
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
	...

08008ff8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008ffc:	4b04      	ldr	r3, [pc, #16]	@ (8009010 <HAL_PWREx_GetVoltageRange+0x18>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8009004:	4618      	mov	r0, r3
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	40007000 	.word	0x40007000

08009014 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009022:	d130      	bne.n	8009086 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8009024:	4b23      	ldr	r3, [pc, #140]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800902c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009030:	d038      	beq.n	80090a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009032:	4b20      	ldr	r3, [pc, #128]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800903a:	4a1e      	ldr	r2, [pc, #120]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800903c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009040:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009042:	4b1d      	ldr	r3, [pc, #116]	@ (80090b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2232      	movs	r2, #50	@ 0x32
 8009048:	fb02 f303 	mul.w	r3, r2, r3
 800904c:	4a1b      	ldr	r2, [pc, #108]	@ (80090bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800904e:	fba2 2303 	umull	r2, r3, r2, r3
 8009052:	0c9b      	lsrs	r3, r3, #18
 8009054:	3301      	adds	r3, #1
 8009056:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009058:	e002      	b.n	8009060 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	3b01      	subs	r3, #1
 800905e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009060:	4b14      	ldr	r3, [pc, #80]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009062:	695b      	ldr	r3, [r3, #20]
 8009064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800906c:	d102      	bne.n	8009074 <HAL_PWREx_ControlVoltageScaling+0x60>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d1f2      	bne.n	800905a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009074:	4b0f      	ldr	r3, [pc, #60]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009076:	695b      	ldr	r3, [r3, #20]
 8009078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800907c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009080:	d110      	bne.n	80090a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e00f      	b.n	80090a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8009086:	4b0b      	ldr	r3, [pc, #44]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800908e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009092:	d007      	beq.n	80090a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009094:	4b07      	ldr	r3, [pc, #28]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800909c:	4a05      	ldr	r2, [pc, #20]	@ (80090b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800909e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80090a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3714      	adds	r7, #20
 80090aa:	46bd      	mov	sp, r7
 80090ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b0:	4770      	bx	lr
 80090b2:	bf00      	nop
 80090b4:	40007000 	.word	0x40007000
 80090b8:	20000020 	.word	0x20000020
 80090bc:	431bde83 	.word	0x431bde83

080090c0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80090c0:	b480      	push	{r7}
 80090c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80090c4:	4b05      	ldr	r3, [pc, #20]	@ (80090dc <HAL_PWREx_EnableVddUSB+0x1c>)
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	4a04      	ldr	r2, [pc, #16]	@ (80090dc <HAL_PWREx_EnableVddUSB+0x1c>)
 80090ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80090ce:	6053      	str	r3, [r2, #4]
}
 80090d0:	bf00      	nop
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	40007000 	.word	0x40007000

080090e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b088      	sub	sp, #32
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d102      	bne.n	80090f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80090ee:	2301      	movs	r3, #1
 80090f0:	f000 bc02 	b.w	80098f8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80090f4:	4b96      	ldr	r3, [pc, #600]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	f003 030c 	and.w	r3, r3, #12
 80090fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80090fe:	4b94      	ldr	r3, [pc, #592]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	f003 0303 	and.w	r3, r3, #3
 8009106:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f003 0310 	and.w	r3, r3, #16
 8009110:	2b00      	cmp	r3, #0
 8009112:	f000 80e4 	beq.w	80092de <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d007      	beq.n	800912c <HAL_RCC_OscConfig+0x4c>
 800911c:	69bb      	ldr	r3, [r7, #24]
 800911e:	2b0c      	cmp	r3, #12
 8009120:	f040 808b 	bne.w	800923a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	2b01      	cmp	r3, #1
 8009128:	f040 8087 	bne.w	800923a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800912c:	4b88      	ldr	r3, [pc, #544]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0302 	and.w	r3, r3, #2
 8009134:	2b00      	cmp	r3, #0
 8009136:	d005      	beq.n	8009144 <HAL_RCC_OscConfig+0x64>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	699b      	ldr	r3, [r3, #24]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d101      	bne.n	8009144 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8009140:	2301      	movs	r3, #1
 8009142:	e3d9      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6a1a      	ldr	r2, [r3, #32]
 8009148:	4b81      	ldr	r3, [pc, #516]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f003 0308 	and.w	r3, r3, #8
 8009150:	2b00      	cmp	r3, #0
 8009152:	d004      	beq.n	800915e <HAL_RCC_OscConfig+0x7e>
 8009154:	4b7e      	ldr	r3, [pc, #504]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800915c:	e005      	b.n	800916a <HAL_RCC_OscConfig+0x8a>
 800915e:	4b7c      	ldr	r3, [pc, #496]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009160:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009164:	091b      	lsrs	r3, r3, #4
 8009166:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800916a:	4293      	cmp	r3, r2
 800916c:	d223      	bcs.n	80091b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6a1b      	ldr	r3, [r3, #32]
 8009172:	4618      	mov	r0, r3
 8009174:	f000 fdbe 	bl	8009cf4 <RCC_SetFlashLatencyFromMSIRange>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d001      	beq.n	8009182 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	e3ba      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009182:	4b73      	ldr	r3, [pc, #460]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a72      	ldr	r2, [pc, #456]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009188:	f043 0308 	orr.w	r3, r3, #8
 800918c:	6013      	str	r3, [r2, #0]
 800918e:	4b70      	ldr	r3, [pc, #448]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	496d      	ldr	r1, [pc, #436]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800919c:	4313      	orrs	r3, r2
 800919e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80091a0:	4b6b      	ldr	r3, [pc, #428]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	69db      	ldr	r3, [r3, #28]
 80091ac:	021b      	lsls	r3, r3, #8
 80091ae:	4968      	ldr	r1, [pc, #416]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091b0:	4313      	orrs	r3, r2
 80091b2:	604b      	str	r3, [r1, #4]
 80091b4:	e025      	b.n	8009202 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80091b6:	4b66      	ldr	r3, [pc, #408]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a65      	ldr	r2, [pc, #404]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091bc:	f043 0308 	orr.w	r3, r3, #8
 80091c0:	6013      	str	r3, [r2, #0]
 80091c2:	4b63      	ldr	r3, [pc, #396]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6a1b      	ldr	r3, [r3, #32]
 80091ce:	4960      	ldr	r1, [pc, #384]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091d0:	4313      	orrs	r3, r2
 80091d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80091d4:	4b5e      	ldr	r3, [pc, #376]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	69db      	ldr	r3, [r3, #28]
 80091e0:	021b      	lsls	r3, r3, #8
 80091e2:	495b      	ldr	r1, [pc, #364]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80091e4:	4313      	orrs	r3, r2
 80091e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d109      	bne.n	8009202 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a1b      	ldr	r3, [r3, #32]
 80091f2:	4618      	mov	r0, r3
 80091f4:	f000 fd7e 	bl	8009cf4 <RCC_SetFlashLatencyFromMSIRange>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e37a      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009202:	f000 fc81 	bl	8009b08 <HAL_RCC_GetSysClockFreq>
 8009206:	4602      	mov	r2, r0
 8009208:	4b51      	ldr	r3, [pc, #324]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800920a:	689b      	ldr	r3, [r3, #8]
 800920c:	091b      	lsrs	r3, r3, #4
 800920e:	f003 030f 	and.w	r3, r3, #15
 8009212:	4950      	ldr	r1, [pc, #320]	@ (8009354 <HAL_RCC_OscConfig+0x274>)
 8009214:	5ccb      	ldrb	r3, [r1, r3]
 8009216:	f003 031f 	and.w	r3, r3, #31
 800921a:	fa22 f303 	lsr.w	r3, r2, r3
 800921e:	4a4e      	ldr	r2, [pc, #312]	@ (8009358 <HAL_RCC_OscConfig+0x278>)
 8009220:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009222:	4b4e      	ldr	r3, [pc, #312]	@ (800935c <HAL_RCC_OscConfig+0x27c>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4618      	mov	r0, r3
 8009228:	f7fa fe9e 	bl	8003f68 <HAL_InitTick>
 800922c:	4603      	mov	r3, r0
 800922e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009230:	7bfb      	ldrb	r3, [r7, #15]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d052      	beq.n	80092dc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8009236:	7bfb      	ldrb	r3, [r7, #15]
 8009238:	e35e      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	699b      	ldr	r3, [r3, #24]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d032      	beq.n	80092a8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009242:	4b43      	ldr	r3, [pc, #268]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a42      	ldr	r2, [pc, #264]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009248:	f043 0301 	orr.w	r3, r3, #1
 800924c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800924e:	f7fb feeb 	bl	8005028 <HAL_GetTick>
 8009252:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009254:	e008      	b.n	8009268 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009256:	f7fb fee7 	bl	8005028 <HAL_GetTick>
 800925a:	4602      	mov	r2, r0
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	1ad3      	subs	r3, r2, r3
 8009260:	2b02      	cmp	r3, #2
 8009262:	d901      	bls.n	8009268 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8009264:	2303      	movs	r3, #3
 8009266:	e347      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009268:	4b39      	ldr	r3, [pc, #228]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f003 0302 	and.w	r3, r3, #2
 8009270:	2b00      	cmp	r3, #0
 8009272:	d0f0      	beq.n	8009256 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009274:	4b36      	ldr	r3, [pc, #216]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a35      	ldr	r2, [pc, #212]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800927a:	f043 0308 	orr.w	r3, r3, #8
 800927e:	6013      	str	r3, [r2, #0]
 8009280:	4b33      	ldr	r3, [pc, #204]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a1b      	ldr	r3, [r3, #32]
 800928c:	4930      	ldr	r1, [pc, #192]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800928e:	4313      	orrs	r3, r2
 8009290:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009292:	4b2f      	ldr	r3, [pc, #188]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	69db      	ldr	r3, [r3, #28]
 800929e:	021b      	lsls	r3, r3, #8
 80092a0:	492b      	ldr	r1, [pc, #172]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80092a2:	4313      	orrs	r3, r2
 80092a4:	604b      	str	r3, [r1, #4]
 80092a6:	e01a      	b.n	80092de <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80092a8:	4b29      	ldr	r3, [pc, #164]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	4a28      	ldr	r2, [pc, #160]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80092ae:	f023 0301 	bic.w	r3, r3, #1
 80092b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80092b4:	f7fb feb8 	bl	8005028 <HAL_GetTick>
 80092b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80092ba:	e008      	b.n	80092ce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80092bc:	f7fb feb4 	bl	8005028 <HAL_GetTick>
 80092c0:	4602      	mov	r2, r0
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	1ad3      	subs	r3, r2, r3
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d901      	bls.n	80092ce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e314      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80092ce:	4b20      	ldr	r3, [pc, #128]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f003 0302 	and.w	r3, r3, #2
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d1f0      	bne.n	80092bc <HAL_RCC_OscConfig+0x1dc>
 80092da:	e000      	b.n	80092de <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80092dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 0301 	and.w	r3, r3, #1
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d073      	beq.n	80093d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	2b08      	cmp	r3, #8
 80092ee:	d005      	beq.n	80092fc <HAL_RCC_OscConfig+0x21c>
 80092f0:	69bb      	ldr	r3, [r7, #24]
 80092f2:	2b0c      	cmp	r3, #12
 80092f4:	d10e      	bne.n	8009314 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	2b03      	cmp	r3, #3
 80092fa:	d10b      	bne.n	8009314 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092fc:	4b14      	ldr	r3, [pc, #80]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009304:	2b00      	cmp	r3, #0
 8009306:	d063      	beq.n	80093d0 <HAL_RCC_OscConfig+0x2f0>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d15f      	bne.n	80093d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8009310:	2301      	movs	r3, #1
 8009312:	e2f1      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800931c:	d106      	bne.n	800932c <HAL_RCC_OscConfig+0x24c>
 800931e:	4b0c      	ldr	r3, [pc, #48]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a0b      	ldr	r2, [pc, #44]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009324:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009328:	6013      	str	r3, [r2, #0]
 800932a:	e025      	b.n	8009378 <HAL_RCC_OscConfig+0x298>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009334:	d114      	bne.n	8009360 <HAL_RCC_OscConfig+0x280>
 8009336:	4b06      	ldr	r3, [pc, #24]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a05      	ldr	r2, [pc, #20]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 800933c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	4b03      	ldr	r3, [pc, #12]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a02      	ldr	r2, [pc, #8]	@ (8009350 <HAL_RCC_OscConfig+0x270>)
 8009348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800934c:	6013      	str	r3, [r2, #0]
 800934e:	e013      	b.n	8009378 <HAL_RCC_OscConfig+0x298>
 8009350:	40021000 	.word	0x40021000
 8009354:	0801afa0 	.word	0x0801afa0
 8009358:	20000020 	.word	0x20000020
 800935c:	20000024 	.word	0x20000024
 8009360:	4ba0      	ldr	r3, [pc, #640]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a9f      	ldr	r2, [pc, #636]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800936a:	6013      	str	r3, [r2, #0]
 800936c:	4b9d      	ldr	r3, [pc, #628]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a9c      	ldr	r2, [pc, #624]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009372:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d013      	beq.n	80093a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009380:	f7fb fe52 	bl	8005028 <HAL_GetTick>
 8009384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009386:	e008      	b.n	800939a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009388:	f7fb fe4e 	bl	8005028 <HAL_GetTick>
 800938c:	4602      	mov	r2, r0
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	1ad3      	subs	r3, r2, r3
 8009392:	2b64      	cmp	r3, #100	@ 0x64
 8009394:	d901      	bls.n	800939a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009396:	2303      	movs	r3, #3
 8009398:	e2ae      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800939a:	4b92      	ldr	r3, [pc, #584]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d0f0      	beq.n	8009388 <HAL_RCC_OscConfig+0x2a8>
 80093a6:	e014      	b.n	80093d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093a8:	f7fb fe3e 	bl	8005028 <HAL_GetTick>
 80093ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80093ae:	e008      	b.n	80093c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80093b0:	f7fb fe3a 	bl	8005028 <HAL_GetTick>
 80093b4:	4602      	mov	r2, r0
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	1ad3      	subs	r3, r2, r3
 80093ba:	2b64      	cmp	r3, #100	@ 0x64
 80093bc:	d901      	bls.n	80093c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e29a      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80093c2:	4b88      	ldr	r3, [pc, #544]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d1f0      	bne.n	80093b0 <HAL_RCC_OscConfig+0x2d0>
 80093ce:	e000      	b.n	80093d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 0302 	and.w	r3, r3, #2
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d060      	beq.n	80094a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80093de:	69bb      	ldr	r3, [r7, #24]
 80093e0:	2b04      	cmp	r3, #4
 80093e2:	d005      	beq.n	80093f0 <HAL_RCC_OscConfig+0x310>
 80093e4:	69bb      	ldr	r3, [r7, #24]
 80093e6:	2b0c      	cmp	r3, #12
 80093e8:	d119      	bne.n	800941e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	2b02      	cmp	r3, #2
 80093ee:	d116      	bne.n	800941e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093f0:	4b7c      	ldr	r3, [pc, #496]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d005      	beq.n	8009408 <HAL_RCC_OscConfig+0x328>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d101      	bne.n	8009408 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	e277      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009408:	4b76      	ldr	r3, [pc, #472]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	061b      	lsls	r3, r3, #24
 8009416:	4973      	ldr	r1, [pc, #460]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009418:	4313      	orrs	r3, r2
 800941a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800941c:	e040      	b.n	80094a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d023      	beq.n	800946e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009426:	4b6f      	ldr	r3, [pc, #444]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a6e      	ldr	r2, [pc, #440]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800942c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009432:	f7fb fdf9 	bl	8005028 <HAL_GetTick>
 8009436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009438:	e008      	b.n	800944c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800943a:	f7fb fdf5 	bl	8005028 <HAL_GetTick>
 800943e:	4602      	mov	r2, r0
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	1ad3      	subs	r3, r2, r3
 8009444:	2b02      	cmp	r3, #2
 8009446:	d901      	bls.n	800944c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009448:	2303      	movs	r3, #3
 800944a:	e255      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800944c:	4b65      	ldr	r3, [pc, #404]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009454:	2b00      	cmp	r3, #0
 8009456:	d0f0      	beq.n	800943a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009458:	4b62      	ldr	r3, [pc, #392]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	691b      	ldr	r3, [r3, #16]
 8009464:	061b      	lsls	r3, r3, #24
 8009466:	495f      	ldr	r1, [pc, #380]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009468:	4313      	orrs	r3, r2
 800946a:	604b      	str	r3, [r1, #4]
 800946c:	e018      	b.n	80094a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800946e:	4b5d      	ldr	r3, [pc, #372]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a5c      	ldr	r2, [pc, #368]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009474:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009478:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800947a:	f7fb fdd5 	bl	8005028 <HAL_GetTick>
 800947e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009480:	e008      	b.n	8009494 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009482:	f7fb fdd1 	bl	8005028 <HAL_GetTick>
 8009486:	4602      	mov	r2, r0
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	2b02      	cmp	r3, #2
 800948e:	d901      	bls.n	8009494 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009490:	2303      	movs	r3, #3
 8009492:	e231      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009494:	4b53      	ldr	r3, [pc, #332]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1f0      	bne.n	8009482 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f003 0308 	and.w	r3, r3, #8
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d03c      	beq.n	8009526 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	695b      	ldr	r3, [r3, #20]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d01c      	beq.n	80094ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80094b4:	4b4b      	ldr	r3, [pc, #300]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80094b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094ba:	4a4a      	ldr	r2, [pc, #296]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80094bc:	f043 0301 	orr.w	r3, r3, #1
 80094c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094c4:	f7fb fdb0 	bl	8005028 <HAL_GetTick>
 80094c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094ca:	e008      	b.n	80094de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094cc:	f7fb fdac 	bl	8005028 <HAL_GetTick>
 80094d0:	4602      	mov	r2, r0
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	1ad3      	subs	r3, r2, r3
 80094d6:	2b02      	cmp	r3, #2
 80094d8:	d901      	bls.n	80094de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80094da:	2303      	movs	r3, #3
 80094dc:	e20c      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094de:	4b41      	ldr	r3, [pc, #260]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80094e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094e4:	f003 0302 	and.w	r3, r3, #2
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d0ef      	beq.n	80094cc <HAL_RCC_OscConfig+0x3ec>
 80094ec:	e01b      	b.n	8009526 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80094ee:	4b3d      	ldr	r3, [pc, #244]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80094f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094f4:	4a3b      	ldr	r2, [pc, #236]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80094f6:	f023 0301 	bic.w	r3, r3, #1
 80094fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094fe:	f7fb fd93 	bl	8005028 <HAL_GetTick>
 8009502:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009504:	e008      	b.n	8009518 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009506:	f7fb fd8f 	bl	8005028 <HAL_GetTick>
 800950a:	4602      	mov	r2, r0
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	1ad3      	subs	r3, r2, r3
 8009510:	2b02      	cmp	r3, #2
 8009512:	d901      	bls.n	8009518 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009514:	2303      	movs	r3, #3
 8009516:	e1ef      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009518:	4b32      	ldr	r3, [pc, #200]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800951a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1ef      	bne.n	8009506 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 0304 	and.w	r3, r3, #4
 800952e:	2b00      	cmp	r3, #0
 8009530:	f000 80a6 	beq.w	8009680 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009534:	2300      	movs	r3, #0
 8009536:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009538:	4b2a      	ldr	r3, [pc, #168]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800953a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800953c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009540:	2b00      	cmp	r3, #0
 8009542:	d10d      	bne.n	8009560 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009544:	4b27      	ldr	r3, [pc, #156]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009548:	4a26      	ldr	r2, [pc, #152]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 800954a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800954e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009550:	4b24      	ldr	r3, [pc, #144]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 8009552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009558:	60bb      	str	r3, [r7, #8]
 800955a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800955c:	2301      	movs	r3, #1
 800955e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009560:	4b21      	ldr	r3, [pc, #132]	@ (80095e8 <HAL_RCC_OscConfig+0x508>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009568:	2b00      	cmp	r3, #0
 800956a:	d118      	bne.n	800959e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800956c:	4b1e      	ldr	r3, [pc, #120]	@ (80095e8 <HAL_RCC_OscConfig+0x508>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a1d      	ldr	r2, [pc, #116]	@ (80095e8 <HAL_RCC_OscConfig+0x508>)
 8009572:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009576:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009578:	f7fb fd56 	bl	8005028 <HAL_GetTick>
 800957c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009580:	f7fb fd52 	bl	8005028 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e1b2      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009592:	4b15      	ldr	r3, [pc, #84]	@ (80095e8 <HAL_RCC_OscConfig+0x508>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800959a:	2b00      	cmp	r3, #0
 800959c:	d0f0      	beq.n	8009580 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d108      	bne.n	80095b8 <HAL_RCC_OscConfig+0x4d8>
 80095a6:	4b0f      	ldr	r3, [pc, #60]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80095a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095ac:	4a0d      	ldr	r2, [pc, #52]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80095ae:	f043 0301 	orr.w	r3, r3, #1
 80095b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095b6:	e029      	b.n	800960c <HAL_RCC_OscConfig+0x52c>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	2b05      	cmp	r3, #5
 80095be:	d115      	bne.n	80095ec <HAL_RCC_OscConfig+0x50c>
 80095c0:	4b08      	ldr	r3, [pc, #32]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80095c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095c6:	4a07      	ldr	r2, [pc, #28]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80095c8:	f043 0304 	orr.w	r3, r3, #4
 80095cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095d0:	4b04      	ldr	r3, [pc, #16]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80095d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095d6:	4a03      	ldr	r2, [pc, #12]	@ (80095e4 <HAL_RCC_OscConfig+0x504>)
 80095d8:	f043 0301 	orr.w	r3, r3, #1
 80095dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095e0:	e014      	b.n	800960c <HAL_RCC_OscConfig+0x52c>
 80095e2:	bf00      	nop
 80095e4:	40021000 	.word	0x40021000
 80095e8:	40007000 	.word	0x40007000
 80095ec:	4b9a      	ldr	r3, [pc, #616]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80095ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f2:	4a99      	ldr	r2, [pc, #612]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80095f4:	f023 0301 	bic.w	r3, r3, #1
 80095f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095fc:	4b96      	ldr	r3, [pc, #600]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80095fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009602:	4a95      	ldr	r2, [pc, #596]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009604:	f023 0304 	bic.w	r3, r3, #4
 8009608:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d016      	beq.n	8009642 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009614:	f7fb fd08 	bl	8005028 <HAL_GetTick>
 8009618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800961a:	e00a      	b.n	8009632 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800961c:	f7fb fd04 	bl	8005028 <HAL_GetTick>
 8009620:	4602      	mov	r2, r0
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	1ad3      	subs	r3, r2, r3
 8009626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800962a:	4293      	cmp	r3, r2
 800962c:	d901      	bls.n	8009632 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800962e:	2303      	movs	r3, #3
 8009630:	e162      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009632:	4b89      	ldr	r3, [pc, #548]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009638:	f003 0302 	and.w	r3, r3, #2
 800963c:	2b00      	cmp	r3, #0
 800963e:	d0ed      	beq.n	800961c <HAL_RCC_OscConfig+0x53c>
 8009640:	e015      	b.n	800966e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009642:	f7fb fcf1 	bl	8005028 <HAL_GetTick>
 8009646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009648:	e00a      	b.n	8009660 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800964a:	f7fb fced 	bl	8005028 <HAL_GetTick>
 800964e:	4602      	mov	r2, r0
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	1ad3      	subs	r3, r2, r3
 8009654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009658:	4293      	cmp	r3, r2
 800965a:	d901      	bls.n	8009660 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800965c:	2303      	movs	r3, #3
 800965e:	e14b      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009660:	4b7d      	ldr	r3, [pc, #500]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009666:	f003 0302 	and.w	r3, r3, #2
 800966a:	2b00      	cmp	r3, #0
 800966c:	d1ed      	bne.n	800964a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800966e:	7ffb      	ldrb	r3, [r7, #31]
 8009670:	2b01      	cmp	r3, #1
 8009672:	d105      	bne.n	8009680 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009674:	4b78      	ldr	r3, [pc, #480]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009678:	4a77      	ldr	r2, [pc, #476]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 800967a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800967e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f003 0320 	and.w	r3, r3, #32
 8009688:	2b00      	cmp	r3, #0
 800968a:	d03c      	beq.n	8009706 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009690:	2b00      	cmp	r3, #0
 8009692:	d01c      	beq.n	80096ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009694:	4b70      	ldr	r3, [pc, #448]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009696:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800969a:	4a6f      	ldr	r2, [pc, #444]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 800969c:	f043 0301 	orr.w	r3, r3, #1
 80096a0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096a4:	f7fb fcc0 	bl	8005028 <HAL_GetTick>
 80096a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80096aa:	e008      	b.n	80096be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80096ac:	f7fb fcbc 	bl	8005028 <HAL_GetTick>
 80096b0:	4602      	mov	r2, r0
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	d901      	bls.n	80096be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e11c      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80096be:	4b66      	ldr	r3, [pc, #408]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80096c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096c4:	f003 0302 	and.w	r3, r3, #2
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d0ef      	beq.n	80096ac <HAL_RCC_OscConfig+0x5cc>
 80096cc:	e01b      	b.n	8009706 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80096ce:	4b62      	ldr	r3, [pc, #392]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80096d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096d4:	4a60      	ldr	r2, [pc, #384]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80096d6:	f023 0301 	bic.w	r3, r3, #1
 80096da:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096de:	f7fb fca3 	bl	8005028 <HAL_GetTick>
 80096e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80096e4:	e008      	b.n	80096f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80096e6:	f7fb fc9f 	bl	8005028 <HAL_GetTick>
 80096ea:	4602      	mov	r2, r0
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	1ad3      	subs	r3, r2, r3
 80096f0:	2b02      	cmp	r3, #2
 80096f2:	d901      	bls.n	80096f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80096f4:	2303      	movs	r3, #3
 80096f6:	e0ff      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80096f8:	4b57      	ldr	r3, [pc, #348]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80096fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096fe:	f003 0302 	and.w	r3, r3, #2
 8009702:	2b00      	cmp	r3, #0
 8009704:	d1ef      	bne.n	80096e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 80f3 	beq.w	80098f6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009714:	2b02      	cmp	r3, #2
 8009716:	f040 80c9 	bne.w	80098ac <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800971a:	4b4f      	ldr	r3, [pc, #316]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 800971c:	68db      	ldr	r3, [r3, #12]
 800971e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	f003 0203 	and.w	r2, r3, #3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800972a:	429a      	cmp	r2, r3
 800972c:	d12c      	bne.n	8009788 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009738:	3b01      	subs	r3, #1
 800973a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800973c:	429a      	cmp	r2, r3
 800973e:	d123      	bne.n	8009788 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800974a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800974c:	429a      	cmp	r2, r3
 800974e:	d11b      	bne.n	8009788 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800975a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800975c:	429a      	cmp	r2, r3
 800975e:	d113      	bne.n	8009788 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800976a:	085b      	lsrs	r3, r3, #1
 800976c:	3b01      	subs	r3, #1
 800976e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009770:	429a      	cmp	r2, r3
 8009772:	d109      	bne.n	8009788 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800977e:	085b      	lsrs	r3, r3, #1
 8009780:	3b01      	subs	r3, #1
 8009782:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009784:	429a      	cmp	r2, r3
 8009786:	d06b      	beq.n	8009860 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	2b0c      	cmp	r3, #12
 800978c:	d062      	beq.n	8009854 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800978e:	4b32      	ldr	r3, [pc, #200]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009796:	2b00      	cmp	r3, #0
 8009798:	d001      	beq.n	800979e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800979a:	2301      	movs	r3, #1
 800979c:	e0ac      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800979e:	4b2e      	ldr	r3, [pc, #184]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a2d      	ldr	r2, [pc, #180]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80097a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80097aa:	f7fb fc3d 	bl	8005028 <HAL_GetTick>
 80097ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097b0:	e008      	b.n	80097c4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097b2:	f7fb fc39 	bl	8005028 <HAL_GetTick>
 80097b6:	4602      	mov	r2, r0
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	1ad3      	subs	r3, r2, r3
 80097bc:	2b02      	cmp	r3, #2
 80097be:	d901      	bls.n	80097c4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80097c0:	2303      	movs	r3, #3
 80097c2:	e099      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097c4:	4b24      	ldr	r3, [pc, #144]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1f0      	bne.n	80097b2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80097d0:	4b21      	ldr	r3, [pc, #132]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 80097d2:	68da      	ldr	r2, [r3, #12]
 80097d4:	4b21      	ldr	r3, [pc, #132]	@ (800985c <HAL_RCC_OscConfig+0x77c>)
 80097d6:	4013      	ands	r3, r2
 80097d8:	687a      	ldr	r2, [r7, #4]
 80097da:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80097e0:	3a01      	subs	r2, #1
 80097e2:	0112      	lsls	r2, r2, #4
 80097e4:	4311      	orrs	r1, r2
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80097ea:	0212      	lsls	r2, r2, #8
 80097ec:	4311      	orrs	r1, r2
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80097f2:	0852      	lsrs	r2, r2, #1
 80097f4:	3a01      	subs	r2, #1
 80097f6:	0552      	lsls	r2, r2, #21
 80097f8:	4311      	orrs	r1, r2
 80097fa:	687a      	ldr	r2, [r7, #4]
 80097fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80097fe:	0852      	lsrs	r2, r2, #1
 8009800:	3a01      	subs	r2, #1
 8009802:	0652      	lsls	r2, r2, #25
 8009804:	4311      	orrs	r1, r2
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800980a:	06d2      	lsls	r2, r2, #27
 800980c:	430a      	orrs	r2, r1
 800980e:	4912      	ldr	r1, [pc, #72]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009810:	4313      	orrs	r3, r2
 8009812:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009814:	4b10      	ldr	r3, [pc, #64]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a0f      	ldr	r2, [pc, #60]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 800981a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800981e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009820:	4b0d      	ldr	r3, [pc, #52]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	4a0c      	ldr	r2, [pc, #48]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009826:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800982a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800982c:	f7fb fbfc 	bl	8005028 <HAL_GetTick>
 8009830:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009832:	e008      	b.n	8009846 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009834:	f7fb fbf8 	bl	8005028 <HAL_GetTick>
 8009838:	4602      	mov	r2, r0
 800983a:	693b      	ldr	r3, [r7, #16]
 800983c:	1ad3      	subs	r3, r2, r3
 800983e:	2b02      	cmp	r3, #2
 8009840:	d901      	bls.n	8009846 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8009842:	2303      	movs	r3, #3
 8009844:	e058      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009846:	4b04      	ldr	r3, [pc, #16]	@ (8009858 <HAL_RCC_OscConfig+0x778>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800984e:	2b00      	cmp	r3, #0
 8009850:	d0f0      	beq.n	8009834 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009852:	e050      	b.n	80098f6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	e04f      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
 8009858:	40021000 	.word	0x40021000
 800985c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009860:	4b27      	ldr	r3, [pc, #156]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009868:	2b00      	cmp	r3, #0
 800986a:	d144      	bne.n	80098f6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800986c:	4b24      	ldr	r3, [pc, #144]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a23      	ldr	r2, [pc, #140]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 8009872:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009876:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009878:	4b21      	ldr	r3, [pc, #132]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	4a20      	ldr	r2, [pc, #128]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 800987e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009882:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009884:	f7fb fbd0 	bl	8005028 <HAL_GetTick>
 8009888:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800988a:	e008      	b.n	800989e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800988c:	f7fb fbcc 	bl	8005028 <HAL_GetTick>
 8009890:	4602      	mov	r2, r0
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	1ad3      	subs	r3, r2, r3
 8009896:	2b02      	cmp	r3, #2
 8009898:	d901      	bls.n	800989e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800989a:	2303      	movs	r3, #3
 800989c:	e02c      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800989e:	4b18      	ldr	r3, [pc, #96]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d0f0      	beq.n	800988c <HAL_RCC_OscConfig+0x7ac>
 80098aa:	e024      	b.n	80098f6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80098ac:	69bb      	ldr	r3, [r7, #24]
 80098ae:	2b0c      	cmp	r3, #12
 80098b0:	d01f      	beq.n	80098f2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098b2:	4b13      	ldr	r3, [pc, #76]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a12      	ldr	r2, [pc, #72]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 80098b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098be:	f7fb fbb3 	bl	8005028 <HAL_GetTick>
 80098c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80098c4:	e008      	b.n	80098d8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098c6:	f7fb fbaf 	bl	8005028 <HAL_GetTick>
 80098ca:	4602      	mov	r2, r0
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	1ad3      	subs	r3, r2, r3
 80098d0:	2b02      	cmp	r3, #2
 80098d2:	d901      	bls.n	80098d8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80098d4:	2303      	movs	r3, #3
 80098d6:	e00f      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80098d8:	4b09      	ldr	r3, [pc, #36]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1f0      	bne.n	80098c6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80098e4:	4b06      	ldr	r3, [pc, #24]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 80098e6:	68da      	ldr	r2, [r3, #12]
 80098e8:	4905      	ldr	r1, [pc, #20]	@ (8009900 <HAL_RCC_OscConfig+0x820>)
 80098ea:	4b06      	ldr	r3, [pc, #24]	@ (8009904 <HAL_RCC_OscConfig+0x824>)
 80098ec:	4013      	ands	r3, r2
 80098ee:	60cb      	str	r3, [r1, #12]
 80098f0:	e001      	b.n	80098f6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80098f2:	2301      	movs	r3, #1
 80098f4:	e000      	b.n	80098f8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80098f6:	2300      	movs	r3, #0
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3720      	adds	r7, #32
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	40021000 	.word	0x40021000
 8009904:	feeefffc 	.word	0xfeeefffc

08009908 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d101      	bne.n	800991c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009918:	2301      	movs	r3, #1
 800991a:	e0e7      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800991c:	4b75      	ldr	r3, [pc, #468]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f003 0307 	and.w	r3, r3, #7
 8009924:	683a      	ldr	r2, [r7, #0]
 8009926:	429a      	cmp	r2, r3
 8009928:	d910      	bls.n	800994c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800992a:	4b72      	ldr	r3, [pc, #456]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f023 0207 	bic.w	r2, r3, #7
 8009932:	4970      	ldr	r1, [pc, #448]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	4313      	orrs	r3, r2
 8009938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800993a:	4b6e      	ldr	r3, [pc, #440]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f003 0307 	and.w	r3, r3, #7
 8009942:	683a      	ldr	r2, [r7, #0]
 8009944:	429a      	cmp	r2, r3
 8009946:	d001      	beq.n	800994c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009948:	2301      	movs	r3, #1
 800994a:	e0cf      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 0302 	and.w	r3, r3, #2
 8009954:	2b00      	cmp	r3, #0
 8009956:	d010      	beq.n	800997a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	689a      	ldr	r2, [r3, #8]
 800995c:	4b66      	ldr	r3, [pc, #408]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009964:	429a      	cmp	r2, r3
 8009966:	d908      	bls.n	800997a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009968:	4b63      	ldr	r3, [pc, #396]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	689b      	ldr	r3, [r3, #8]
 8009974:	4960      	ldr	r1, [pc, #384]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009976:	4313      	orrs	r3, r2
 8009978:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	d04c      	beq.n	8009a20 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	2b03      	cmp	r3, #3
 800998c:	d107      	bne.n	800999e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800998e:	4b5a      	ldr	r3, [pc, #360]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009996:	2b00      	cmp	r3, #0
 8009998:	d121      	bne.n	80099de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800999a:	2301      	movs	r3, #1
 800999c:	e0a6      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d107      	bne.n	80099b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80099a6:	4b54      	ldr	r3, [pc, #336]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d115      	bne.n	80099de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e09a      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d107      	bne.n	80099ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80099be:	4b4e      	ldr	r3, [pc, #312]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f003 0302 	and.w	r3, r3, #2
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d109      	bne.n	80099de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	e08e      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80099ce:	4b4a      	ldr	r3, [pc, #296]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80099da:	2301      	movs	r3, #1
 80099dc:	e086      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80099de:	4b46      	ldr	r3, [pc, #280]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	f023 0203 	bic.w	r2, r3, #3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	4943      	ldr	r1, [pc, #268]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 80099ec:	4313      	orrs	r3, r2
 80099ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099f0:	f7fb fb1a 	bl	8005028 <HAL_GetTick>
 80099f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099f6:	e00a      	b.n	8009a0e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099f8:	f7fb fb16 	bl	8005028 <HAL_GetTick>
 80099fc:	4602      	mov	r2, r0
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	1ad3      	subs	r3, r2, r3
 8009a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d901      	bls.n	8009a0e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e06e      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009a0e:	4b3a      	ldr	r3, [pc, #232]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	f003 020c 	and.w	r2, r3, #12
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d1eb      	bne.n	80099f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f003 0302 	and.w	r3, r3, #2
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d010      	beq.n	8009a4e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	689a      	ldr	r2, [r3, #8]
 8009a30:	4b31      	ldr	r3, [pc, #196]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d208      	bcs.n	8009a4e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a3c:	4b2e      	ldr	r3, [pc, #184]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	492b      	ldr	r1, [pc, #172]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009a4e:	4b29      	ldr	r3, [pc, #164]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 0307 	and.w	r3, r3, #7
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d210      	bcs.n	8009a7e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a5c:	4b25      	ldr	r3, [pc, #148]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f023 0207 	bic.w	r2, r3, #7
 8009a64:	4923      	ldr	r1, [pc, #140]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a6c:	4b21      	ldr	r3, [pc, #132]	@ (8009af4 <HAL_RCC_ClockConfig+0x1ec>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f003 0307 	and.w	r3, r3, #7
 8009a74:	683a      	ldr	r2, [r7, #0]
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d001      	beq.n	8009a7e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e036      	b.n	8009aec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f003 0304 	and.w	r3, r3, #4
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d008      	beq.n	8009a9c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a8a:	4b1b      	ldr	r3, [pc, #108]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	4918      	ldr	r1, [pc, #96]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f003 0308 	and.w	r3, r3, #8
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d009      	beq.n	8009abc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009aa8:	4b13      	ldr	r3, [pc, #76]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	691b      	ldr	r3, [r3, #16]
 8009ab4:	00db      	lsls	r3, r3, #3
 8009ab6:	4910      	ldr	r1, [pc, #64]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009abc:	f000 f824 	bl	8009b08 <HAL_RCC_GetSysClockFreq>
 8009ac0:	4602      	mov	r2, r0
 8009ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8009af8 <HAL_RCC_ClockConfig+0x1f0>)
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	091b      	lsrs	r3, r3, #4
 8009ac8:	f003 030f 	and.w	r3, r3, #15
 8009acc:	490b      	ldr	r1, [pc, #44]	@ (8009afc <HAL_RCC_ClockConfig+0x1f4>)
 8009ace:	5ccb      	ldrb	r3, [r1, r3]
 8009ad0:	f003 031f 	and.w	r3, r3, #31
 8009ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8009ad8:	4a09      	ldr	r2, [pc, #36]	@ (8009b00 <HAL_RCC_ClockConfig+0x1f8>)
 8009ada:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009adc:	4b09      	ldr	r3, [pc, #36]	@ (8009b04 <HAL_RCC_ClockConfig+0x1fc>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7fa fa41 	bl	8003f68 <HAL_InitTick>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	72fb      	strb	r3, [r7, #11]

  return status;
 8009aea:	7afb      	ldrb	r3, [r7, #11]
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3710      	adds	r7, #16
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}
 8009af4:	40022000 	.word	0x40022000
 8009af8:	40021000 	.word	0x40021000
 8009afc:	0801afa0 	.word	0x0801afa0
 8009b00:	20000020 	.word	0x20000020
 8009b04:	20000024 	.word	0x20000024

08009b08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b089      	sub	sp, #36	@ 0x24
 8009b0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	61fb      	str	r3, [r7, #28]
 8009b12:	2300      	movs	r3, #0
 8009b14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b16:	4b3e      	ldr	r3, [pc, #248]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	f003 030c 	and.w	r3, r3, #12
 8009b1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009b20:	4b3b      	ldr	r3, [pc, #236]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b22:	68db      	ldr	r3, [r3, #12]
 8009b24:	f003 0303 	and.w	r3, r3, #3
 8009b28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d005      	beq.n	8009b3c <HAL_RCC_GetSysClockFreq+0x34>
 8009b30:	693b      	ldr	r3, [r7, #16]
 8009b32:	2b0c      	cmp	r3, #12
 8009b34:	d121      	bne.n	8009b7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d11e      	bne.n	8009b7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8009b3c:	4b34      	ldr	r3, [pc, #208]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f003 0308 	and.w	r3, r3, #8
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d107      	bne.n	8009b58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8009b48:	4b31      	ldr	r3, [pc, #196]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b4e:	0a1b      	lsrs	r3, r3, #8
 8009b50:	f003 030f 	and.w	r3, r3, #15
 8009b54:	61fb      	str	r3, [r7, #28]
 8009b56:	e005      	b.n	8009b64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8009b58:	4b2d      	ldr	r3, [pc, #180]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	091b      	lsrs	r3, r3, #4
 8009b5e:	f003 030f 	and.w	r3, r3, #15
 8009b62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009b64:	4a2b      	ldr	r2, [pc, #172]	@ (8009c14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d10d      	bne.n	8009b90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009b74:	69fb      	ldr	r3, [r7, #28]
 8009b76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009b78:	e00a      	b.n	8009b90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	2b04      	cmp	r3, #4
 8009b7e:	d102      	bne.n	8009b86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009b80:	4b25      	ldr	r3, [pc, #148]	@ (8009c18 <HAL_RCC_GetSysClockFreq+0x110>)
 8009b82:	61bb      	str	r3, [r7, #24]
 8009b84:	e004      	b.n	8009b90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	2b08      	cmp	r3, #8
 8009b8a:	d101      	bne.n	8009b90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009b8c:	4b23      	ldr	r3, [pc, #140]	@ (8009c1c <HAL_RCC_GetSysClockFreq+0x114>)
 8009b8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8009b90:	693b      	ldr	r3, [r7, #16]
 8009b92:	2b0c      	cmp	r3, #12
 8009b94:	d134      	bne.n	8009c00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009b96:	4b1e      	ldr	r3, [pc, #120]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009b98:	68db      	ldr	r3, [r3, #12]
 8009b9a:	f003 0303 	and.w	r3, r3, #3
 8009b9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	2b02      	cmp	r3, #2
 8009ba4:	d003      	beq.n	8009bae <HAL_RCC_GetSysClockFreq+0xa6>
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	2b03      	cmp	r3, #3
 8009baa:	d003      	beq.n	8009bb4 <HAL_RCC_GetSysClockFreq+0xac>
 8009bac:	e005      	b.n	8009bba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009bae:	4b1a      	ldr	r3, [pc, #104]	@ (8009c18 <HAL_RCC_GetSysClockFreq+0x110>)
 8009bb0:	617b      	str	r3, [r7, #20]
      break;
 8009bb2:	e005      	b.n	8009bc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8009bb4:	4b19      	ldr	r3, [pc, #100]	@ (8009c1c <HAL_RCC_GetSysClockFreq+0x114>)
 8009bb6:	617b      	str	r3, [r7, #20]
      break;
 8009bb8:	e002      	b.n	8009bc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009bba:	69fb      	ldr	r3, [r7, #28]
 8009bbc:	617b      	str	r3, [r7, #20]
      break;
 8009bbe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009bc0:	4b13      	ldr	r3, [pc, #76]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bc2:	68db      	ldr	r3, [r3, #12]
 8009bc4:	091b      	lsrs	r3, r3, #4
 8009bc6:	f003 0307 	and.w	r3, r3, #7
 8009bca:	3301      	adds	r3, #1
 8009bcc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009bce:	4b10      	ldr	r3, [pc, #64]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009bd0:	68db      	ldr	r3, [r3, #12]
 8009bd2:	0a1b      	lsrs	r3, r3, #8
 8009bd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bd8:	697a      	ldr	r2, [r7, #20]
 8009bda:	fb03 f202 	mul.w	r2, r3, r2
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009be4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009be6:	4b0a      	ldr	r3, [pc, #40]	@ (8009c10 <HAL_RCC_GetSysClockFreq+0x108>)
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	0e5b      	lsrs	r3, r3, #25
 8009bec:	f003 0303 	and.w	r3, r3, #3
 8009bf0:	3301      	adds	r3, #1
 8009bf2:	005b      	lsls	r3, r3, #1
 8009bf4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009bf6:	697a      	ldr	r2, [r7, #20]
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bfe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8009c00:	69bb      	ldr	r3, [r7, #24]
}
 8009c02:	4618      	mov	r0, r3
 8009c04:	3724      	adds	r7, #36	@ 0x24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr
 8009c0e:	bf00      	nop
 8009c10:	40021000 	.word	0x40021000
 8009c14:	0801afb8 	.word	0x0801afb8
 8009c18:	00f42400 	.word	0x00f42400
 8009c1c:	007a1200 	.word	0x007a1200

08009c20 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009c20:	b480      	push	{r7}
 8009c22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009c24:	4b03      	ldr	r3, [pc, #12]	@ (8009c34 <HAL_RCC_GetHCLKFreq+0x14>)
 8009c26:	681b      	ldr	r3, [r3, #0]
}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
 8009c32:	bf00      	nop
 8009c34:	20000020 	.word	0x20000020

08009c38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009c3c:	f7ff fff0 	bl	8009c20 <HAL_RCC_GetHCLKFreq>
 8009c40:	4602      	mov	r2, r0
 8009c42:	4b06      	ldr	r3, [pc, #24]	@ (8009c5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c44:	689b      	ldr	r3, [r3, #8]
 8009c46:	0a1b      	lsrs	r3, r3, #8
 8009c48:	f003 0307 	and.w	r3, r3, #7
 8009c4c:	4904      	ldr	r1, [pc, #16]	@ (8009c60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009c4e:	5ccb      	ldrb	r3, [r1, r3]
 8009c50:	f003 031f 	and.w	r3, r3, #31
 8009c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	bd80      	pop	{r7, pc}
 8009c5c:	40021000 	.word	0x40021000
 8009c60:	0801afb0 	.word	0x0801afb0

08009c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009c68:	f7ff ffda 	bl	8009c20 <HAL_RCC_GetHCLKFreq>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	4b06      	ldr	r3, [pc, #24]	@ (8009c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	0adb      	lsrs	r3, r3, #11
 8009c74:	f003 0307 	and.w	r3, r3, #7
 8009c78:	4904      	ldr	r1, [pc, #16]	@ (8009c8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c7a:	5ccb      	ldrb	r3, [r1, r3]
 8009c7c:	f003 031f 	and.w	r3, r3, #31
 8009c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	bd80      	pop	{r7, pc}
 8009c88:	40021000 	.word	0x40021000
 8009c8c:	0801afb0 	.word	0x0801afb0

08009c90 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	220f      	movs	r2, #15
 8009c9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009ca0:	4b12      	ldr	r3, [pc, #72]	@ (8009cec <HAL_RCC_GetClockConfig+0x5c>)
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	f003 0203 	and.w	r2, r3, #3
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009cac:	4b0f      	ldr	r3, [pc, #60]	@ (8009cec <HAL_RCC_GetClockConfig+0x5c>)
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8009cec <HAL_RCC_GetClockConfig+0x5c>)
 8009cba:	689b      	ldr	r3, [r3, #8]
 8009cbc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8009cc4:	4b09      	ldr	r3, [pc, #36]	@ (8009cec <HAL_RCC_GetClockConfig+0x5c>)
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	08db      	lsrs	r3, r3, #3
 8009cca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8009cd2:	4b07      	ldr	r3, [pc, #28]	@ (8009cf0 <HAL_RCC_GetClockConfig+0x60>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 0207 	and.w	r2, r3, #7
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	601a      	str	r2, [r3, #0]
}
 8009cde:	bf00      	nop
 8009ce0:	370c      	adds	r7, #12
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce8:	4770      	bx	lr
 8009cea:	bf00      	nop
 8009cec:	40021000 	.word	0x40021000
 8009cf0:	40022000 	.word	0x40022000

08009cf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009d00:	4b2a      	ldr	r3, [pc, #168]	@ (8009dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d003      	beq.n	8009d14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009d0c:	f7ff f974 	bl	8008ff8 <HAL_PWREx_GetVoltageRange>
 8009d10:	6178      	str	r0, [r7, #20]
 8009d12:	e014      	b.n	8009d3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009d14:	4b25      	ldr	r3, [pc, #148]	@ (8009dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d18:	4a24      	ldr	r2, [pc, #144]	@ (8009dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d20:	4b22      	ldr	r3, [pc, #136]	@ (8009dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d28:	60fb      	str	r3, [r7, #12]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009d2c:	f7ff f964 	bl	8008ff8 <HAL_PWREx_GetVoltageRange>
 8009d30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009d32:	4b1e      	ldr	r3, [pc, #120]	@ (8009dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d36:	4a1d      	ldr	r2, [pc, #116]	@ (8009dac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009d38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d44:	d10b      	bne.n	8009d5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2b80      	cmp	r3, #128	@ 0x80
 8009d4a:	d919      	bls.n	8009d80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2ba0      	cmp	r3, #160	@ 0xa0
 8009d50:	d902      	bls.n	8009d58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009d52:	2302      	movs	r3, #2
 8009d54:	613b      	str	r3, [r7, #16]
 8009d56:	e013      	b.n	8009d80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009d58:	2301      	movs	r3, #1
 8009d5a:	613b      	str	r3, [r7, #16]
 8009d5c:	e010      	b.n	8009d80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2b80      	cmp	r3, #128	@ 0x80
 8009d62:	d902      	bls.n	8009d6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8009d64:	2303      	movs	r3, #3
 8009d66:	613b      	str	r3, [r7, #16]
 8009d68:	e00a      	b.n	8009d80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2b80      	cmp	r3, #128	@ 0x80
 8009d6e:	d102      	bne.n	8009d76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009d70:	2302      	movs	r3, #2
 8009d72:	613b      	str	r3, [r7, #16]
 8009d74:	e004      	b.n	8009d80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2b70      	cmp	r3, #112	@ 0x70
 8009d7a:	d101      	bne.n	8009d80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009d80:	4b0b      	ldr	r3, [pc, #44]	@ (8009db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f023 0207 	bic.w	r2, r3, #7
 8009d88:	4909      	ldr	r1, [pc, #36]	@ (8009db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009d90:	4b07      	ldr	r3, [pc, #28]	@ (8009db0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f003 0307 	and.w	r3, r3, #7
 8009d98:	693a      	ldr	r2, [r7, #16]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d001      	beq.n	8009da2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e000      	b.n	8009da4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8009da2:	2300      	movs	r3, #0
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3718      	adds	r7, #24
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	40021000 	.word	0x40021000
 8009db0:	40022000 	.word	0x40022000

08009db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b086      	sub	sp, #24
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d031      	beq.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009dd8:	d01a      	beq.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8009dda:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009dde:	d814      	bhi.n	8009e0a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d009      	beq.n	8009df8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009de4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009de8:	d10f      	bne.n	8009e0a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8009dea:	4b5d      	ldr	r3, [pc, #372]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009dec:	68db      	ldr	r3, [r3, #12]
 8009dee:	4a5c      	ldr	r2, [pc, #368]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009df4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009df6:	e00c      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	3304      	adds	r3, #4
 8009dfc:	2100      	movs	r1, #0
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 f9ce 	bl	800a1a0 <RCCEx_PLLSAI1_Config>
 8009e04:	4603      	mov	r3, r0
 8009e06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009e08:	e003      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	74fb      	strb	r3, [r7, #19]
      break;
 8009e0e:	e000      	b.n	8009e12 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8009e10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e12:	7cfb      	ldrb	r3, [r7, #19]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10b      	bne.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009e18:	4b51      	ldr	r3, [pc, #324]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e1e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e26:	494e      	ldr	r1, [pc, #312]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e28:	4313      	orrs	r3, r2
 8009e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8009e2e:	e001      	b.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e30:	7cfb      	ldrb	r3, [r7, #19]
 8009e32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f000 809e 	beq.w	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009e42:	2300      	movs	r3, #0
 8009e44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009e46:	4b46      	ldr	r3, [pc, #280]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d101      	bne.n	8009e56 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8009e52:	2301      	movs	r3, #1
 8009e54:	e000      	b.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8009e56:	2300      	movs	r3, #0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d00d      	beq.n	8009e78 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009e5c:	4b40      	ldr	r3, [pc, #256]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e60:	4a3f      	ldr	r2, [pc, #252]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e66:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e68:	4b3d      	ldr	r3, [pc, #244]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009e70:	60bb      	str	r3, [r7, #8]
 8009e72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e74:	2301      	movs	r3, #1
 8009e76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e78:	4b3a      	ldr	r3, [pc, #232]	@ (8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a39      	ldr	r2, [pc, #228]	@ (8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009e7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e84:	f7fb f8d0 	bl	8005028 <HAL_GetTick>
 8009e88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009e8a:	e009      	b.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e8c:	f7fb f8cc 	bl	8005028 <HAL_GetTick>
 8009e90:	4602      	mov	r2, r0
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	1ad3      	subs	r3, r2, r3
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d902      	bls.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	74fb      	strb	r3, [r7, #19]
        break;
 8009e9e:	e005      	b.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009ea0:	4b30      	ldr	r3, [pc, #192]	@ (8009f64 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d0ef      	beq.n	8009e8c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8009eac:	7cfb      	ldrb	r3, [r7, #19]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d15a      	bne.n	8009f68 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009eb2:	4b2b      	ldr	r3, [pc, #172]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ebc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d01e      	beq.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ec8:	697a      	ldr	r2, [r7, #20]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	d019      	beq.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009ece:	4b24      	ldr	r3, [pc, #144]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ed4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ed8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009eda:	4b21      	ldr	r3, [pc, #132]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ee0:	4a1f      	ldr	r2, [pc, #124]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ee2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009ee6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009eea:	4b1d      	ldr	r3, [pc, #116]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ef0:	4a1b      	ldr	r2, [pc, #108]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009ef2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009ef6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009efa:	4a19      	ldr	r2, [pc, #100]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	f003 0301 	and.w	r3, r3, #1
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d016      	beq.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f0c:	f7fb f88c 	bl	8005028 <HAL_GetTick>
 8009f10:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009f12:	e00b      	b.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f14:	f7fb f888 	bl	8005028 <HAL_GetTick>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	1ad3      	subs	r3, r2, r3
 8009f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d902      	bls.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8009f26:	2303      	movs	r3, #3
 8009f28:	74fb      	strb	r3, [r7, #19]
            break;
 8009f2a:	e006      	b.n	8009f3a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f32:	f003 0302 	and.w	r3, r3, #2
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d0ec      	beq.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8009f3a:	7cfb      	ldrb	r3, [r7, #19]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d10b      	bne.n	8009f58 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f40:	4b07      	ldr	r3, [pc, #28]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f4e:	4904      	ldr	r1, [pc, #16]	@ (8009f60 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009f50:	4313      	orrs	r3, r2
 8009f52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009f56:	e009      	b.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009f58:	7cfb      	ldrb	r3, [r7, #19]
 8009f5a:	74bb      	strb	r3, [r7, #18]
 8009f5c:	e006      	b.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8009f5e:	bf00      	nop
 8009f60:	40021000 	.word	0x40021000
 8009f64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f68:	7cfb      	ldrb	r3, [r7, #19]
 8009f6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009f6c:	7c7b      	ldrb	r3, [r7, #17]
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d105      	bne.n	8009f7e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f72:	4b8a      	ldr	r3, [pc, #552]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f76:	4a89      	ldr	r2, [pc, #548]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 0301 	and.w	r3, r3, #1
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d00a      	beq.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009f8a:	4b84      	ldr	r3, [pc, #528]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f90:	f023 0203 	bic.w	r2, r3, #3
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6a1b      	ldr	r3, [r3, #32]
 8009f98:	4980      	ldr	r1, [pc, #512]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f003 0302 	and.w	r3, r3, #2
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00a      	beq.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009fac:	4b7b      	ldr	r3, [pc, #492]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fb2:	f023 020c 	bic.w	r2, r3, #12
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fba:	4978      	ldr	r1, [pc, #480]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f003 0320 	and.w	r3, r3, #32
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00a      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009fce:	4b73      	ldr	r3, [pc, #460]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fd4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fdc:	496f      	ldr	r1, [pc, #444]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d00a      	beq.n	800a006 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009ff0:	4b6a      	ldr	r3, [pc, #424]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ff6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ffe:	4967      	ldr	r1, [pc, #412]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a000:	4313      	orrs	r3, r2
 800a002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00a      	beq.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a012:	4b62      	ldr	r3, [pc, #392]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a018:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a020:	495e      	ldr	r1, [pc, #376]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a022:	4313      	orrs	r3, r2
 800a024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a030:	2b00      	cmp	r3, #0
 800a032:	d00a      	beq.n	800a04a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a034:	4b59      	ldr	r3, [pc, #356]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a03a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a042:	4956      	ldr	r1, [pc, #344]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a044:	4313      	orrs	r3, r2
 800a046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a052:	2b00      	cmp	r3, #0
 800a054:	d00a      	beq.n	800a06c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a056:	4b51      	ldr	r3, [pc, #324]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a05c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a064:	494d      	ldr	r1, [pc, #308]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a066:	4313      	orrs	r3, r2
 800a068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a074:	2b00      	cmp	r3, #0
 800a076:	d028      	beq.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a078:	4b48      	ldr	r3, [pc, #288]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a07a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a07e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a086:	4945      	ldr	r1, [pc, #276]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a088:	4313      	orrs	r3, r2
 800a08a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a092:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a096:	d106      	bne.n	800a0a6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a098:	4b40      	ldr	r3, [pc, #256]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a09a:	68db      	ldr	r3, [r3, #12]
 800a09c:	4a3f      	ldr	r2, [pc, #252]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a09e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0a2:	60d3      	str	r3, [r2, #12]
 800a0a4:	e011      	b.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a0ae:	d10c      	bne.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	2101      	movs	r1, #1
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f000 f872 	bl	800a1a0 <RCCEx_PLLSAI1_Config>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a0c0:	7cfb      	ldrb	r3, [r7, #19]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d001      	beq.n	800a0ca <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800a0c6:	7cfb      	ldrb	r3, [r7, #19]
 800a0c8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d028      	beq.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a0d6:	4b31      	ldr	r3, [pc, #196]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0dc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0e4:	492d      	ldr	r1, [pc, #180]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0f4:	d106      	bne.n	800a104 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a0f6:	4b29      	ldr	r3, [pc, #164]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	4a28      	ldr	r2, [pc, #160]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a0fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a100:	60d3      	str	r3, [r2, #12]
 800a102:	e011      	b.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a108:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a10c:	d10c      	bne.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	3304      	adds	r3, #4
 800a112:	2101      	movs	r1, #1
 800a114:	4618      	mov	r0, r3
 800a116:	f000 f843 	bl	800a1a0 <RCCEx_PLLSAI1_Config>
 800a11a:	4603      	mov	r3, r0
 800a11c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a11e:	7cfb      	ldrb	r3, [r7, #19]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d001      	beq.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800a124:	7cfb      	ldrb	r3, [r7, #19]
 800a126:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a130:	2b00      	cmp	r3, #0
 800a132:	d01c      	beq.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a134:	4b19      	ldr	r3, [pc, #100]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a13a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a142:	4916      	ldr	r1, [pc, #88]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a144:	4313      	orrs	r3, r2
 800a146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a14e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a152:	d10c      	bne.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	3304      	adds	r3, #4
 800a158:	2102      	movs	r1, #2
 800a15a:	4618      	mov	r0, r3
 800a15c:	f000 f820 	bl	800a1a0 <RCCEx_PLLSAI1_Config>
 800a160:	4603      	mov	r3, r0
 800a162:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a164:	7cfb      	ldrb	r3, [r7, #19]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d001      	beq.n	800a16e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800a16a:	7cfb      	ldrb	r3, [r7, #19]
 800a16c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00a      	beq.n	800a190 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a17a:	4b08      	ldr	r3, [pc, #32]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a17c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a180:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a188:	4904      	ldr	r1, [pc, #16]	@ (800a19c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a18a:	4313      	orrs	r3, r2
 800a18c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a190:	7cbb      	ldrb	r3, [r7, #18]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3718      	adds	r7, #24
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	40021000 	.word	0x40021000

0800a1a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a1ae:	4b74      	ldr	r3, [pc, #464]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1b0:	68db      	ldr	r3, [r3, #12]
 800a1b2:	f003 0303 	and.w	r3, r3, #3
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d018      	beq.n	800a1ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a1ba:	4b71      	ldr	r3, [pc, #452]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1bc:	68db      	ldr	r3, [r3, #12]
 800a1be:	f003 0203 	and.w	r2, r3, #3
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d10d      	bne.n	800a1e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
       ||
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d009      	beq.n	800a1e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a1d2:	4b6b      	ldr	r3, [pc, #428]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a1d4:	68db      	ldr	r3, [r3, #12]
 800a1d6:	091b      	lsrs	r3, r3, #4
 800a1d8:	f003 0307 	and.w	r3, r3, #7
 800a1dc:	1c5a      	adds	r2, r3, #1
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	685b      	ldr	r3, [r3, #4]
       ||
 800a1e2:	429a      	cmp	r2, r3
 800a1e4:	d047      	beq.n	800a276 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	73fb      	strb	r3, [r7, #15]
 800a1ea:	e044      	b.n	800a276 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2b03      	cmp	r3, #3
 800a1f2:	d018      	beq.n	800a226 <RCCEx_PLLSAI1_Config+0x86>
 800a1f4:	2b03      	cmp	r3, #3
 800a1f6:	d825      	bhi.n	800a244 <RCCEx_PLLSAI1_Config+0xa4>
 800a1f8:	2b01      	cmp	r3, #1
 800a1fa:	d002      	beq.n	800a202 <RCCEx_PLLSAI1_Config+0x62>
 800a1fc:	2b02      	cmp	r3, #2
 800a1fe:	d009      	beq.n	800a214 <RCCEx_PLLSAI1_Config+0x74>
 800a200:	e020      	b.n	800a244 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a202:	4b5f      	ldr	r3, [pc, #380]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f003 0302 	and.w	r3, r3, #2
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d11d      	bne.n	800a24a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a20e:	2301      	movs	r3, #1
 800a210:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a212:	e01a      	b.n	800a24a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a214:	4b5a      	ldr	r3, [pc, #360]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d116      	bne.n	800a24e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a220:	2301      	movs	r3, #1
 800a222:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a224:	e013      	b.n	800a24e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a226:	4b56      	ldr	r3, [pc, #344]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d10f      	bne.n	800a252 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a232:	4b53      	ldr	r3, [pc, #332]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d109      	bne.n	800a252 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a242:	e006      	b.n	800a252 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a244:	2301      	movs	r3, #1
 800a246:	73fb      	strb	r3, [r7, #15]
      break;
 800a248:	e004      	b.n	800a254 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a24a:	bf00      	nop
 800a24c:	e002      	b.n	800a254 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a24e:	bf00      	nop
 800a250:	e000      	b.n	800a254 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a252:	bf00      	nop
    }

    if(status == HAL_OK)
 800a254:	7bfb      	ldrb	r3, [r7, #15]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d10d      	bne.n	800a276 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a25a:	4b49      	ldr	r3, [pc, #292]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6819      	ldr	r1, [r3, #0]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	3b01      	subs	r3, #1
 800a26c:	011b      	lsls	r3, r3, #4
 800a26e:	430b      	orrs	r3, r1
 800a270:	4943      	ldr	r1, [pc, #268]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a272:	4313      	orrs	r3, r2
 800a274:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a276:	7bfb      	ldrb	r3, [r7, #15]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d17c      	bne.n	800a376 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a27c:	4b40      	ldr	r3, [pc, #256]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a3f      	ldr	r2, [pc, #252]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a282:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a286:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a288:	f7fa fece 	bl	8005028 <HAL_GetTick>
 800a28c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a28e:	e009      	b.n	800a2a4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a290:	f7fa feca 	bl	8005028 <HAL_GetTick>
 800a294:	4602      	mov	r2, r0
 800a296:	68bb      	ldr	r3, [r7, #8]
 800a298:	1ad3      	subs	r3, r2, r3
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d902      	bls.n	800a2a4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a29e:	2303      	movs	r3, #3
 800a2a0:	73fb      	strb	r3, [r7, #15]
        break;
 800a2a2:	e005      	b.n	800a2b0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a2a4:	4b36      	ldr	r3, [pc, #216]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d1ef      	bne.n	800a290 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a2b0:	7bfb      	ldrb	r3, [r7, #15]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d15f      	bne.n	800a376 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d110      	bne.n	800a2de <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a2bc:	4b30      	ldr	r3, [pc, #192]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800a2c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	6892      	ldr	r2, [r2, #8]
 800a2cc:	0211      	lsls	r1, r2, #8
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	68d2      	ldr	r2, [r2, #12]
 800a2d2:	06d2      	lsls	r2, r2, #27
 800a2d4:	430a      	orrs	r2, r1
 800a2d6:	492a      	ldr	r1, [pc, #168]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	610b      	str	r3, [r1, #16]
 800a2dc:	e027      	b.n	800a32e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	d112      	bne.n	800a30a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a2e4:	4b26      	ldr	r3, [pc, #152]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a2e6:	691b      	ldr	r3, [r3, #16]
 800a2e8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800a2ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	6892      	ldr	r2, [r2, #8]
 800a2f4:	0211      	lsls	r1, r2, #8
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	6912      	ldr	r2, [r2, #16]
 800a2fa:	0852      	lsrs	r2, r2, #1
 800a2fc:	3a01      	subs	r2, #1
 800a2fe:	0552      	lsls	r2, r2, #21
 800a300:	430a      	orrs	r2, r1
 800a302:	491f      	ldr	r1, [pc, #124]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a304:	4313      	orrs	r3, r2
 800a306:	610b      	str	r3, [r1, #16]
 800a308:	e011      	b.n	800a32e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a30a:	4b1d      	ldr	r3, [pc, #116]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a30c:	691b      	ldr	r3, [r3, #16]
 800a30e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800a312:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	6892      	ldr	r2, [r2, #8]
 800a31a:	0211      	lsls	r1, r2, #8
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	6952      	ldr	r2, [r2, #20]
 800a320:	0852      	lsrs	r2, r2, #1
 800a322:	3a01      	subs	r2, #1
 800a324:	0652      	lsls	r2, r2, #25
 800a326:	430a      	orrs	r2, r1
 800a328:	4915      	ldr	r1, [pc, #84]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a32a:	4313      	orrs	r3, r2
 800a32c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a32e:	4b14      	ldr	r3, [pc, #80]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a13      	ldr	r2, [pc, #76]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a334:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a338:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a33a:	f7fa fe75 	bl	8005028 <HAL_GetTick>
 800a33e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a340:	e009      	b.n	800a356 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a342:	f7fa fe71 	bl	8005028 <HAL_GetTick>
 800a346:	4602      	mov	r2, r0
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	1ad3      	subs	r3, r2, r3
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d902      	bls.n	800a356 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800a350:	2303      	movs	r3, #3
 800a352:	73fb      	strb	r3, [r7, #15]
          break;
 800a354:	e005      	b.n	800a362 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a356:	4b0a      	ldr	r3, [pc, #40]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d0ef      	beq.n	800a342 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800a362:	7bfb      	ldrb	r3, [r7, #15]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d106      	bne.n	800a376 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a368:	4b05      	ldr	r3, [pc, #20]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a36a:	691a      	ldr	r2, [r3, #16]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	699b      	ldr	r3, [r3, #24]
 800a370:	4903      	ldr	r1, [pc, #12]	@ (800a380 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a372:	4313      	orrs	r3, r2
 800a374:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a376:	7bfb      	ldrb	r3, [r7, #15]
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3710      	adds	r7, #16
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}
 800a380:	40021000 	.word	0x40021000

0800a384 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a38c:	2301      	movs	r3, #1
 800a38e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d079      	beq.n	800a48a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800a39c:	b2db      	uxtb	r3, r3
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d106      	bne.n	800a3b0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f7f7 fdc2 	bl	8001f34 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2202      	movs	r2, #2
 800a3b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	f003 0310 	and.w	r3, r3, #16
 800a3c2:	2b10      	cmp	r3, #16
 800a3c4:	d058      	beq.n	800a478 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	22ca      	movs	r2, #202	@ 0xca
 800a3cc:	625a      	str	r2, [r3, #36]	@ 0x24
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2253      	movs	r2, #83	@ 0x53
 800a3d4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 f9c6 	bl	800a768 <RTC_EnterInitMode>
 800a3dc:	4603      	mov	r3, r0
 800a3de:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800a3e0:	7bfb      	ldrb	r3, [r7, #15]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d127      	bne.n	800a436 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	687a      	ldr	r2, [r7, #4]
 800a3ee:	6812      	ldr	r2, [r2, #0]
 800a3f0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a3f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a3f8:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	6899      	ldr	r1, [r3, #8]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	685a      	ldr	r2, [r3, #4]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	691b      	ldr	r3, [r3, #16]
 800a408:	431a      	orrs	r2, r3
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	699b      	ldr	r3, [r3, #24]
 800a40e:	431a      	orrs	r2, r3
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	430a      	orrs	r2, r1
 800a416:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	68d2      	ldr	r2, [r2, #12]
 800a420:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	6919      	ldr	r1, [r3, #16]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	689b      	ldr	r3, [r3, #8]
 800a42c:	041a      	lsls	r2, r3, #16
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	430a      	orrs	r2, r1
 800a434:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f000 f9ca 	bl	800a7d0 <RTC_ExitInitMode>
 800a43c:	4603      	mov	r3, r0
 800a43e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800a440:	7bfb      	ldrb	r3, [r7, #15]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d113      	bne.n	800a46e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f022 0203 	bic.w	r2, r2, #3
 800a454:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	69da      	ldr	r2, [r3, #28]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	695b      	ldr	r3, [r3, #20]
 800a464:	431a      	orrs	r2, r3
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	430a      	orrs	r2, r1
 800a46c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	22ff      	movs	r2, #255	@ 0xff
 800a474:	625a      	str	r2, [r3, #36]	@ 0x24
 800a476:	e001      	b.n	800a47c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800a478:	2300      	movs	r3, #0
 800a47a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a47c:	7bfb      	ldrb	r3, [r7, #15]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d103      	bne.n	800a48a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2201      	movs	r2, #1
 800a486:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800a48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3710      	adds	r7, #16
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}

0800a494 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a494:	b590      	push	{r4, r7, lr}
 800a496:	b087      	sub	sp, #28
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d101      	bne.n	800a4ae <HAL_RTC_SetTime+0x1a>
 800a4aa:	2302      	movs	r3, #2
 800a4ac:	e08b      	b.n	800a5c6 <HAL_RTC_SetTime+0x132>
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2202      	movs	r2, #2
 800a4ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	22ca      	movs	r2, #202	@ 0xca
 800a4c4:	625a      	str	r2, [r3, #36]	@ 0x24
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	2253      	movs	r2, #83	@ 0x53
 800a4cc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a4ce:	68f8      	ldr	r0, [r7, #12]
 800a4d0:	f000 f94a 	bl	800a768 <RTC_EnterInitMode>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800a4d8:	7cfb      	ldrb	r3, [r7, #19]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d163      	bne.n	800a5a6 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d126      	bne.n	800a532 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d102      	bne.n	800a4f8 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a4f2:	68bb      	ldr	r3, [r7, #8]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	f000 f9a5 	bl	800a84c <RTC_ByteToBcd2>
 800a502:	4603      	mov	r3, r0
 800a504:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	785b      	ldrb	r3, [r3, #1]
 800a50a:	4618      	mov	r0, r3
 800a50c:	f000 f99e 	bl	800a84c <RTC_ByteToBcd2>
 800a510:	4603      	mov	r3, r0
 800a512:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a514:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	789b      	ldrb	r3, [r3, #2]
 800a51a:	4618      	mov	r0, r3
 800a51c:	f000 f996 	bl	800a84c <RTC_ByteToBcd2>
 800a520:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a522:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a526:	68bb      	ldr	r3, [r7, #8]
 800a528:	78db      	ldrb	r3, [r3, #3]
 800a52a:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a52c:	4313      	orrs	r3, r2
 800a52e:	617b      	str	r3, [r7, #20]
 800a530:	e018      	b.n	800a564 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	689b      	ldr	r3, [r3, #8]
 800a538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d102      	bne.n	800a546 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	2200      	movs	r2, #0
 800a544:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	785b      	ldrb	r3, [r3, #1]
 800a550:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a552:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a554:	68ba      	ldr	r2, [r7, #8]
 800a556:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a558:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	78db      	ldrb	r3, [r3, #3]
 800a55e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a560:	4313      	orrs	r3, r2
 800a562:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681a      	ldr	r2, [r3, #0]
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800a56e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800a572:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	689a      	ldr	r2, [r3, #8]
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a582:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	6899      	ldr	r1, [r3, #8]
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	68da      	ldr	r2, [r3, #12]
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	431a      	orrs	r2, r3
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	430a      	orrs	r2, r1
 800a59a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a59c:	68f8      	ldr	r0, [r7, #12]
 800a59e:	f000 f917 	bl	800a7d0 <RTC_ExitInitMode>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	22ff      	movs	r2, #255	@ 0xff
 800a5ac:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800a5ae:	7cfb      	ldrb	r3, [r7, #19]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d103      	bne.n	800a5bc <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800a5c4:	7cfb      	ldrb	r3, [r7, #19]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	371c      	adds	r7, #28
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd90      	pop	{r4, r7, pc}

0800a5ce <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a5ce:	b580      	push	{r7, lr}
 800a5d0:	b086      	sub	sp, #24
 800a5d2:	af00      	add	r7, sp, #0
 800a5d4:	60f8      	str	r0, [r7, #12]
 800a5d6:	60b9      	str	r1, [r7, #8]
 800a5d8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	691b      	ldr	r3, [r3, #16]
 800a5ea:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800a5fc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800a600:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	0c1b      	lsrs	r3, r3, #16
 800a606:	b2db      	uxtb	r3, r3
 800a608:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a60c:	b2da      	uxtb	r2, r3
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800a612:	697b      	ldr	r3, [r7, #20]
 800a614:	0a1b      	lsrs	r3, r3, #8
 800a616:	b2db      	uxtb	r3, r3
 800a618:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a61c:	b2da      	uxtb	r2, r3
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	b2db      	uxtb	r3, r3
 800a626:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a62a:	b2da      	uxtb	r2, r3
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	0d9b      	lsrs	r3, r3, #22
 800a634:	b2db      	uxtb	r3, r3
 800a636:	f003 0301 	and.w	r3, r3, #1
 800a63a:	b2da      	uxtb	r2, r3
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d11a      	bne.n	800a67c <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	4618      	mov	r0, r3
 800a64c:	f000 f91e 	bl	800a88c <RTC_Bcd2ToByte>
 800a650:	4603      	mov	r3, r0
 800a652:	461a      	mov	r2, r3
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	785b      	ldrb	r3, [r3, #1]
 800a65c:	4618      	mov	r0, r3
 800a65e:	f000 f915 	bl	800a88c <RTC_Bcd2ToByte>
 800a662:	4603      	mov	r3, r0
 800a664:	461a      	mov	r2, r3
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	789b      	ldrb	r3, [r3, #2]
 800a66e:	4618      	mov	r0, r3
 800a670:	f000 f90c 	bl	800a88c <RTC_Bcd2ToByte>
 800a674:	4603      	mov	r3, r0
 800a676:	461a      	mov	r2, r3
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a67c:	2300      	movs	r3, #0
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3718      	adds	r7, #24
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a686:	b580      	push	{r7, lr}
 800a688:	b086      	sub	sp, #24
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	60f8      	str	r0, [r7, #12]
 800a68e:	60b9      	str	r1, [r7, #8]
 800a690:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a69c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a6a0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	0c1b      	lsrs	r3, r3, #16
 800a6a6:	b2da      	uxtb	r2, r3
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	0a1b      	lsrs	r3, r3, #8
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	f003 031f 	and.w	r3, r3, #31
 800a6b6:	b2da      	uxtb	r2, r3
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	b2db      	uxtb	r3, r3
 800a6c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a6c4:	b2da      	uxtb	r2, r3
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	0b5b      	lsrs	r3, r3, #13
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	f003 0307 	and.w	r3, r3, #7
 800a6d4:	b2da      	uxtb	r2, r3
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d11a      	bne.n	800a716 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	78db      	ldrb	r3, [r3, #3]
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f000 f8d1 	bl	800a88c <RTC_Bcd2ToByte>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800a6f2:	68bb      	ldr	r3, [r7, #8]
 800a6f4:	785b      	ldrb	r3, [r3, #1]
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f000 f8c8 	bl	800a88c <RTC_Bcd2ToByte>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	461a      	mov	r2, r3
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	789b      	ldrb	r3, [r3, #2]
 800a708:	4618      	mov	r0, r3
 800a70a:	f000 f8bf 	bl	800a88c <RTC_Bcd2ToByte>
 800a70e:	4603      	mov	r3, r0
 800a710:	461a      	mov	r2, r3
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3718      	adds	r7, #24
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b084      	sub	sp, #16
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a0d      	ldr	r2, [pc, #52]	@ (800a764 <HAL_RTC_WaitForSynchro+0x44>)
 800a72e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800a730:	f7fa fc7a 	bl	8005028 <HAL_GetTick>
 800a734:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a736:	e009      	b.n	800a74c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a738:	f7fa fc76 	bl	8005028 <HAL_GetTick>
 800a73c:	4602      	mov	r2, r0
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a746:	d901      	bls.n	800a74c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800a748:	2303      	movs	r3, #3
 800a74a:	e007      	b.n	800a75c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	f003 0320 	and.w	r3, r3, #32
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0ee      	beq.n	800a738 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}
 800a764:	0003ff5f 	.word	0x0003ff5f

0800a768 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b084      	sub	sp, #16
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a770:	2300      	movs	r3, #0
 800a772:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	68db      	ldr	r3, [r3, #12]
 800a77a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d120      	bne.n	800a7c4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f04f 32ff 	mov.w	r2, #4294967295
 800a78a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800a78c:	f7fa fc4c 	bl	8005028 <HAL_GetTick>
 800a790:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a792:	e00d      	b.n	800a7b0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800a794:	f7fa fc48 	bl	8005028 <HAL_GetTick>
 800a798:	4602      	mov	r2, r0
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	1ad3      	subs	r3, r2, r3
 800a79e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a7a2:	d905      	bls.n	800a7b0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2203      	movs	r2, #3
 800a7ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	68db      	ldr	r3, [r3, #12]
 800a7b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d102      	bne.n	800a7c4 <RTC_EnterInitMode+0x5c>
 800a7be:	7bfb      	ldrb	r3, [r7, #15]
 800a7c0:	2b03      	cmp	r3, #3
 800a7c2:	d1e7      	bne.n	800a794 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800a7c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3710      	adds	r7, #16
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}
	...

0800a7d0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800a7dc:	4b1a      	ldr	r3, [pc, #104]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	4a19      	ldr	r2, [pc, #100]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a7e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7e6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800a7e8:	4b17      	ldr	r3, [pc, #92]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	f003 0320 	and.w	r3, r3, #32
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d10c      	bne.n	800a80e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f7ff ff93 	bl	800a720 <HAL_RTC_WaitForSynchro>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d01e      	beq.n	800a83e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2203      	movs	r2, #3
 800a804:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800a808:	2303      	movs	r3, #3
 800a80a:	73fb      	strb	r3, [r7, #15]
 800a80c:	e017      	b.n	800a83e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a80e:	4b0e      	ldr	r3, [pc, #56]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	4a0d      	ldr	r2, [pc, #52]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a814:	f023 0320 	bic.w	r3, r3, #32
 800a818:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	f7ff ff80 	bl	800a720 <HAL_RTC_WaitForSynchro>
 800a820:	4603      	mov	r3, r0
 800a822:	2b00      	cmp	r3, #0
 800a824:	d005      	beq.n	800a832 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2203      	movs	r2, #3
 800a82a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800a82e:	2303      	movs	r3, #3
 800a830:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a832:	4b05      	ldr	r3, [pc, #20]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	4a04      	ldr	r2, [pc, #16]	@ (800a848 <RTC_ExitInitMode+0x78>)
 800a838:	f043 0320 	orr.w	r3, r3, #32
 800a83c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800a83e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a840:	4618      	mov	r0, r3
 800a842:	3710      	adds	r7, #16
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}
 800a848:	40002800 	.word	0x40002800

0800a84c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b085      	sub	sp, #20
 800a850:	af00      	add	r7, sp, #0
 800a852:	4603      	mov	r3, r0
 800a854:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800a85a:	79fb      	ldrb	r3, [r7, #7]
 800a85c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800a85e:	e005      	b.n	800a86c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	3301      	adds	r3, #1
 800a864:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800a866:	7afb      	ldrb	r3, [r7, #11]
 800a868:	3b0a      	subs	r3, #10
 800a86a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800a86c:	7afb      	ldrb	r3, [r7, #11]
 800a86e:	2b09      	cmp	r3, #9
 800a870:	d8f6      	bhi.n	800a860 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	b2db      	uxtb	r3, r3
 800a876:	011b      	lsls	r3, r3, #4
 800a878:	b2da      	uxtb	r2, r3
 800a87a:	7afb      	ldrb	r3, [r7, #11]
 800a87c:	4313      	orrs	r3, r2
 800a87e:	b2db      	uxtb	r3, r3
}
 800a880:	4618      	mov	r0, r3
 800a882:	3714      	adds	r7, #20
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b085      	sub	sp, #20
 800a890:	af00      	add	r7, sp, #0
 800a892:	4603      	mov	r3, r0
 800a894:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800a896:	79fb      	ldrb	r3, [r7, #7]
 800a898:	091b      	lsrs	r3, r3, #4
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	461a      	mov	r2, r3
 800a89e:	0092      	lsls	r2, r2, #2
 800a8a0:	4413      	add	r3, r2
 800a8a2:	005b      	lsls	r3, r3, #1
 800a8a4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800a8a6:	79fb      	ldrb	r3, [r7, #7]
 800a8a8:	f003 030f 	and.w	r3, r3, #15
 800a8ac:	b2da      	uxtb	r2, r3
 800a8ae:	7bfb      	ldrb	r3, [r7, #15]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	b2db      	uxtb	r3, r3
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3714      	adds	r7, #20
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d101      	bne.n	800a8d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a8ce:	2301      	movs	r3, #1
 800a8d0:	e095      	b.n	800a9fe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d108      	bne.n	800a8ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a8e2:	d009      	beq.n	800a8f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	61da      	str	r2, [r3, #28]
 800a8ea:	e005      	b.n	800a8f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a904:	b2db      	uxtb	r3, r3
 800a906:	2b00      	cmp	r3, #0
 800a908:	d106      	bne.n	800a918 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2200      	movs	r2, #0
 800a90e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	f7f7 fb7c 	bl	8002010 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2202      	movs	r2, #2
 800a91c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	681a      	ldr	r2, [r3, #0]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a92e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a938:	d902      	bls.n	800a940 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a93a:	2300      	movs	r3, #0
 800a93c:	60fb      	str	r3, [r7, #12]
 800a93e:	e002      	b.n	800a946 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a940:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a944:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	68db      	ldr	r3, [r3, #12]
 800a94a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a94e:	d007      	beq.n	800a960 <HAL_SPI_Init+0xa0>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	68db      	ldr	r3, [r3, #12]
 800a954:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a958:	d002      	beq.n	800a960 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	685b      	ldr	r3, [r3, #4]
 800a964:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a970:	431a      	orrs	r2, r3
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	691b      	ldr	r3, [r3, #16]
 800a976:	f003 0302 	and.w	r3, r3, #2
 800a97a:	431a      	orrs	r2, r3
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	695b      	ldr	r3, [r3, #20]
 800a980:	f003 0301 	and.w	r3, r3, #1
 800a984:	431a      	orrs	r2, r3
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	699b      	ldr	r3, [r3, #24]
 800a98a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a98e:	431a      	orrs	r2, r3
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	69db      	ldr	r3, [r3, #28]
 800a994:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a998:	431a      	orrs	r2, r3
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6a1b      	ldr	r3, [r3, #32]
 800a99e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9a2:	ea42 0103 	orr.w	r1, r2, r3
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9aa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	430a      	orrs	r2, r1
 800a9b4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	699b      	ldr	r3, [r3, #24]
 800a9ba:	0c1b      	lsrs	r3, r3, #16
 800a9bc:	f003 0204 	and.w	r2, r3, #4
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9c4:	f003 0310 	and.w	r3, r3, #16
 800a9c8:	431a      	orrs	r2, r3
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9ce:	f003 0308 	and.w	r3, r3, #8
 800a9d2:	431a      	orrs	r2, r3
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68db      	ldr	r3, [r3, #12]
 800a9d8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a9dc:	ea42 0103 	orr.w	r1, r2, r3
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	430a      	orrs	r2, r1
 800a9ec:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a9fc:	2300      	movs	r3, #0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3710      	adds	r7, #16
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa06:	b580      	push	{r7, lr}
 800aa08:	b088      	sub	sp, #32
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	60f8      	str	r0, [r7, #12]
 800aa0e:	60b9      	str	r1, [r7, #8]
 800aa10:	603b      	str	r3, [r7, #0]
 800aa12:	4613      	mov	r3, r2
 800aa14:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa16:	f7fa fb07 	bl	8005028 <HAL_GetTick>
 800aa1a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800aa1c:	88fb      	ldrh	r3, [r7, #6]
 800aa1e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	2b01      	cmp	r3, #1
 800aa2a:	d001      	beq.n	800aa30 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800aa2c:	2302      	movs	r3, #2
 800aa2e:	e15c      	b.n	800acea <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d002      	beq.n	800aa3c <HAL_SPI_Transmit+0x36>
 800aa36:	88fb      	ldrh	r3, [r7, #6]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d101      	bne.n	800aa40 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	e154      	b.n	800acea <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	d101      	bne.n	800aa4e <HAL_SPI_Transmit+0x48>
 800aa4a:	2302      	movs	r3, #2
 800aa4c:	e14d      	b.n	800acea <HAL_SPI_Transmit+0x2e4>
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	2201      	movs	r2, #1
 800aa52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	2203      	movs	r2, #3
 800aa5a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2200      	movs	r2, #0
 800aa62:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	68ba      	ldr	r2, [r7, #8]
 800aa68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	88fa      	ldrh	r2, [r7, #6]
 800aa6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	88fa      	ldrh	r2, [r7, #6]
 800aa74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	689b      	ldr	r3, [r3, #8]
 800aa9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aaa0:	d10f      	bne.n	800aac2 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aab0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aac0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aacc:	2b40      	cmp	r3, #64	@ 0x40
 800aace:	d007      	beq.n	800aae0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	681a      	ldr	r2, [r3, #0]
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aade:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	68db      	ldr	r3, [r3, #12]
 800aae4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800aae8:	d952      	bls.n	800ab90 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	685b      	ldr	r3, [r3, #4]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d002      	beq.n	800aaf8 <HAL_SPI_Transmit+0xf2>
 800aaf2:	8b7b      	ldrh	r3, [r7, #26]
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	d145      	bne.n	800ab84 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aafc:	881a      	ldrh	r2, [r3, #0]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab08:	1c9a      	adds	r2, r3, #2
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	3b01      	subs	r3, #1
 800ab16:	b29a      	uxth	r2, r3
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ab1c:	e032      	b.n	800ab84 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	f003 0302 	and.w	r3, r3, #2
 800ab28:	2b02      	cmp	r3, #2
 800ab2a:	d112      	bne.n	800ab52 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab30:	881a      	ldrh	r2, [r3, #0]
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab3c:	1c9a      	adds	r2, r3, #2
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab46:	b29b      	uxth	r3, r3
 800ab48:	3b01      	subs	r3, #1
 800ab4a:	b29a      	uxth	r2, r3
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ab50:	e018      	b.n	800ab84 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab52:	f7fa fa69 	bl	8005028 <HAL_GetTick>
 800ab56:	4602      	mov	r2, r0
 800ab58:	69fb      	ldr	r3, [r7, #28]
 800ab5a:	1ad3      	subs	r3, r2, r3
 800ab5c:	683a      	ldr	r2, [r7, #0]
 800ab5e:	429a      	cmp	r2, r3
 800ab60:	d803      	bhi.n	800ab6a <HAL_SPI_Transmit+0x164>
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab68:	d102      	bne.n	800ab70 <HAL_SPI_Transmit+0x16a>
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d109      	bne.n	800ab84 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ab80:	2303      	movs	r3, #3
 800ab82:	e0b2      	b.n	800acea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d1c7      	bne.n	800ab1e <HAL_SPI_Transmit+0x118>
 800ab8e:	e083      	b.n	800ac98 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d002      	beq.n	800ab9e <HAL_SPI_Transmit+0x198>
 800ab98:	8b7b      	ldrh	r3, [r7, #26]
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d177      	bne.n	800ac8e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aba2:	b29b      	uxth	r3, r3
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d912      	bls.n	800abce <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abac:	881a      	ldrh	r2, [r3, #0]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abb8:	1c9a      	adds	r2, r3, #2
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abc2:	b29b      	uxth	r3, r3
 800abc4:	3b02      	subs	r3, #2
 800abc6:	b29a      	uxth	r2, r3
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800abcc:	e05f      	b.n	800ac8e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	330c      	adds	r3, #12
 800abd8:	7812      	ldrb	r2, [r2, #0]
 800abda:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abe0:	1c5a      	adds	r2, r3, #1
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abea:	b29b      	uxth	r3, r3
 800abec:	3b01      	subs	r3, #1
 800abee:	b29a      	uxth	r2, r3
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800abf4:	e04b      	b.n	800ac8e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	689b      	ldr	r3, [r3, #8]
 800abfc:	f003 0302 	and.w	r3, r3, #2
 800ac00:	2b02      	cmp	r3, #2
 800ac02:	d12b      	bne.n	800ac5c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac08:	b29b      	uxth	r3, r3
 800ac0a:	2b01      	cmp	r3, #1
 800ac0c:	d912      	bls.n	800ac34 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac12:	881a      	ldrh	r2, [r3, #0]
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac1e:	1c9a      	adds	r2, r3, #2
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	3b02      	subs	r3, #2
 800ac2c:	b29a      	uxth	r2, r3
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ac32:	e02c      	b.n	800ac8e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	330c      	adds	r3, #12
 800ac3e:	7812      	ldrb	r2, [r2, #0]
 800ac40:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac46:	1c5a      	adds	r2, r3, #1
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	3b01      	subs	r3, #1
 800ac54:	b29a      	uxth	r2, r3
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ac5a:	e018      	b.n	800ac8e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac5c:	f7fa f9e4 	bl	8005028 <HAL_GetTick>
 800ac60:	4602      	mov	r2, r0
 800ac62:	69fb      	ldr	r3, [r7, #28]
 800ac64:	1ad3      	subs	r3, r2, r3
 800ac66:	683a      	ldr	r2, [r7, #0]
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d803      	bhi.n	800ac74 <HAL_SPI_Transmit+0x26e>
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac72:	d102      	bne.n	800ac7a <HAL_SPI_Transmit+0x274>
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d109      	bne.n	800ac8e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2200      	movs	r2, #0
 800ac86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ac8a:	2303      	movs	r3, #3
 800ac8c:	e02d      	b.n	800acea <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1ae      	bne.n	800abf6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac98:	69fa      	ldr	r2, [r7, #28]
 800ac9a:	6839      	ldr	r1, [r7, #0]
 800ac9c:	68f8      	ldr	r0, [r7, #12]
 800ac9e:	f000 fcf5 	bl	800b68c <SPI_EndRxTxTransaction>
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d002      	beq.n	800acae <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2220      	movs	r2, #32
 800acac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	689b      	ldr	r3, [r3, #8]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d10a      	bne.n	800accc <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800acb6:	2300      	movs	r3, #0
 800acb8:	617b      	str	r3, [r7, #20]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	617b      	str	r3, [r7, #20]
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	617b      	str	r3, [r7, #20]
 800acca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	2201      	movs	r2, #1
 800acd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2200      	movs	r2, #0
 800acd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d001      	beq.n	800ace8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800ace4:	2301      	movs	r3, #1
 800ace6:	e000      	b.n	800acea <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800ace8:	2300      	movs	r3, #0
  }
}
 800acea:	4618      	mov	r0, r3
 800acec:	3720      	adds	r7, #32
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b088      	sub	sp, #32
 800acf6:	af02      	add	r7, sp, #8
 800acf8:	60f8      	str	r0, [r7, #12]
 800acfa:	60b9      	str	r1, [r7, #8]
 800acfc:	603b      	str	r3, [r7, #0]
 800acfe:	4613      	mov	r3, r2
 800ad00:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad08:	b2db      	uxtb	r3, r3
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d001      	beq.n	800ad12 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800ad0e:	2302      	movs	r3, #2
 800ad10:	e123      	b.n	800af5a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	685b      	ldr	r3, [r3, #4]
 800ad16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad1a:	d112      	bne.n	800ad42 <HAL_SPI_Receive+0x50>
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d10e      	bne.n	800ad42 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	2204      	movs	r2, #4
 800ad28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ad2c:	88fa      	ldrh	r2, [r7, #6]
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	9300      	str	r3, [sp, #0]
 800ad32:	4613      	mov	r3, r2
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	68b9      	ldr	r1, [r7, #8]
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f000 f912 	bl	800af62 <HAL_SPI_TransmitReceive>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	e10b      	b.n	800af5a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ad42:	f7fa f971 	bl	8005028 <HAL_GetTick>
 800ad46:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d002      	beq.n	800ad54 <HAL_SPI_Receive+0x62>
 800ad4e:	88fb      	ldrh	r3, [r7, #6]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d101      	bne.n	800ad58 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e100      	b.n	800af5a <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d101      	bne.n	800ad66 <HAL_SPI_Receive+0x74>
 800ad62:	2302      	movs	r3, #2
 800ad64:	e0f9      	b.n	800af5a <HAL_SPI_Receive+0x268>
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2201      	movs	r2, #1
 800ad6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	2204      	movs	r2, #4
 800ad72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	68ba      	ldr	r2, [r7, #8]
 800ad80:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	88fa      	ldrh	r2, [r7, #6]
 800ad86:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	88fa      	ldrh	r2, [r7, #6]
 800ad8e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	2200      	movs	r2, #0
 800ad96:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2200      	movs	r2, #0
 800ada2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2200      	movs	r2, #0
 800ada8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2200      	movs	r2, #0
 800adae:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	68db      	ldr	r3, [r3, #12]
 800adb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800adb8:	d908      	bls.n	800adcc <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	685a      	ldr	r2, [r3, #4]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800adc8:	605a      	str	r2, [r3, #4]
 800adca:	e007      	b.n	800addc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	685a      	ldr	r2, [r3, #4]
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800adda:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ade4:	d10f      	bne.n	800ae06 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800adf4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ae04:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae10:	2b40      	cmp	r3, #64	@ 0x40
 800ae12:	d007      	beq.n	800ae24 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	681a      	ldr	r2, [r3, #0]
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ae22:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ae2c:	d875      	bhi.n	800af1a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ae2e:	e037      	b.n	800aea0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	689b      	ldr	r3, [r3, #8]
 800ae36:	f003 0301 	and.w	r3, r3, #1
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d117      	bne.n	800ae6e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f103 020c 	add.w	r2, r3, #12
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae4a:	7812      	ldrb	r2, [r2, #0]
 800ae4c:	b2d2      	uxtb	r2, r2
 800ae4e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae54:	1c5a      	adds	r2, r3, #1
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ae60:	b29b      	uxth	r3, r3
 800ae62:	3b01      	subs	r3, #1
 800ae64:	b29a      	uxth	r2, r3
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ae6c:	e018      	b.n	800aea0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae6e:	f7fa f8db 	bl	8005028 <HAL_GetTick>
 800ae72:	4602      	mov	r2, r0
 800ae74:	697b      	ldr	r3, [r7, #20]
 800ae76:	1ad3      	subs	r3, r2, r3
 800ae78:	683a      	ldr	r2, [r7, #0]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d803      	bhi.n	800ae86 <HAL_SPI_Receive+0x194>
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae84:	d102      	bne.n	800ae8c <HAL_SPI_Receive+0x19a>
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d109      	bne.n	800aea0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2201      	movs	r2, #1
 800ae90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	2200      	movs	r2, #0
 800ae98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ae9c:	2303      	movs	r3, #3
 800ae9e:	e05c      	b.n	800af5a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aea6:	b29b      	uxth	r3, r3
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1c1      	bne.n	800ae30 <HAL_SPI_Receive+0x13e>
 800aeac:	e03b      	b.n	800af26 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	f003 0301 	and.w	r3, r3, #1
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d115      	bne.n	800aee8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	68da      	ldr	r2, [r3, #12]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aec6:	b292      	uxth	r2, r2
 800aec8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aece:	1c9a      	adds	r2, r3, #2
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800aeda:	b29b      	uxth	r3, r3
 800aedc:	3b01      	subs	r3, #1
 800aede:	b29a      	uxth	r2, r3
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800aee6:	e018      	b.n	800af1a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aee8:	f7fa f89e 	bl	8005028 <HAL_GetTick>
 800aeec:	4602      	mov	r2, r0
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	1ad3      	subs	r3, r2, r3
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d803      	bhi.n	800af00 <HAL_SPI_Receive+0x20e>
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aefe:	d102      	bne.n	800af06 <HAL_SPI_Receive+0x214>
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	2b00      	cmp	r3, #0
 800af04:	d109      	bne.n	800af1a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	2201      	movs	r2, #1
 800af0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	2200      	movs	r2, #0
 800af12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800af16:	2303      	movs	r3, #3
 800af18:	e01f      	b.n	800af5a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800af20:	b29b      	uxth	r3, r3
 800af22:	2b00      	cmp	r3, #0
 800af24:	d1c3      	bne.n	800aeae <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800af26:	697a      	ldr	r2, [r7, #20]
 800af28:	6839      	ldr	r1, [r7, #0]
 800af2a:	68f8      	ldr	r0, [r7, #12]
 800af2c:	f000 fb56 	bl	800b5dc <SPI_EndRxTransaction>
 800af30:	4603      	mov	r3, r0
 800af32:	2b00      	cmp	r3, #0
 800af34:	d002      	beq.n	800af3c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2220      	movs	r2, #32
 800af3a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2201      	movs	r2, #1
 800af40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2200      	movs	r2, #0
 800af48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800af50:	2b00      	cmp	r3, #0
 800af52:	d001      	beq.n	800af58 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800af54:	2301      	movs	r3, #1
 800af56:	e000      	b.n	800af5a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800af58:	2300      	movs	r3, #0
  }
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3718      	adds	r7, #24
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}

0800af62 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800af62:	b580      	push	{r7, lr}
 800af64:	b08a      	sub	sp, #40	@ 0x28
 800af66:	af00      	add	r7, sp, #0
 800af68:	60f8      	str	r0, [r7, #12]
 800af6a:	60b9      	str	r1, [r7, #8]
 800af6c:	607a      	str	r2, [r7, #4]
 800af6e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800af70:	2301      	movs	r3, #1
 800af72:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800af74:	f7fa f858 	bl	8005028 <HAL_GetTick>
 800af78:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800af80:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	685b      	ldr	r3, [r3, #4]
 800af86:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800af88:	887b      	ldrh	r3, [r7, #2]
 800af8a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800af8c:	887b      	ldrh	r3, [r7, #2]
 800af8e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800af90:	7ffb      	ldrb	r3, [r7, #31]
 800af92:	2b01      	cmp	r3, #1
 800af94:	d00c      	beq.n	800afb0 <HAL_SPI_TransmitReceive+0x4e>
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800af9c:	d106      	bne.n	800afac <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	689b      	ldr	r3, [r3, #8]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d102      	bne.n	800afac <HAL_SPI_TransmitReceive+0x4a>
 800afa6:	7ffb      	ldrb	r3, [r7, #31]
 800afa8:	2b04      	cmp	r3, #4
 800afaa:	d001      	beq.n	800afb0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800afac:	2302      	movs	r3, #2
 800afae:	e1f3      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800afb0:	68bb      	ldr	r3, [r7, #8]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d005      	beq.n	800afc2 <HAL_SPI_TransmitReceive+0x60>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d002      	beq.n	800afc2 <HAL_SPI_TransmitReceive+0x60>
 800afbc:	887b      	ldrh	r3, [r7, #2]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d101      	bne.n	800afc6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800afc2:	2301      	movs	r3, #1
 800afc4:	e1e8      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d101      	bne.n	800afd4 <HAL_SPI_TransmitReceive+0x72>
 800afd0:	2302      	movs	r3, #2
 800afd2:	e1e1      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2201      	movs	r2, #1
 800afd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	2b04      	cmp	r3, #4
 800afe6:	d003      	beq.n	800aff0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2205      	movs	r2, #5
 800afec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	2200      	movs	r2, #0
 800aff4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	887a      	ldrh	r2, [r7, #2]
 800b000:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	887a      	ldrh	r2, [r7, #2]
 800b008:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	68ba      	ldr	r2, [r7, #8]
 800b010:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	887a      	ldrh	r2, [r7, #2]
 800b016:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	887a      	ldrh	r2, [r7, #2]
 800b01c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2200      	movs	r2, #0
 800b022:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2200      	movs	r2, #0
 800b028:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	68db      	ldr	r3, [r3, #12]
 800b02e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b032:	d802      	bhi.n	800b03a <HAL_SPI_TransmitReceive+0xd8>
 800b034:	8abb      	ldrh	r3, [r7, #20]
 800b036:	2b01      	cmp	r3, #1
 800b038:	d908      	bls.n	800b04c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	685a      	ldr	r2, [r3, #4]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b048:	605a      	str	r2, [r3, #4]
 800b04a:	e007      	b.n	800b05c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	685a      	ldr	r2, [r3, #4]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b05a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b066:	2b40      	cmp	r3, #64	@ 0x40
 800b068:	d007      	beq.n	800b07a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	681a      	ldr	r2, [r3, #0]
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b078:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	68db      	ldr	r3, [r3, #12]
 800b07e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b082:	f240 8083 	bls.w	800b18c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d002      	beq.n	800b094 <HAL_SPI_TransmitReceive+0x132>
 800b08e:	8afb      	ldrh	r3, [r7, #22]
 800b090:	2b01      	cmp	r3, #1
 800b092:	d16f      	bne.n	800b174 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b098:	881a      	ldrh	r2, [r3, #0]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0a4:	1c9a      	adds	r2, r3, #2
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0ae:	b29b      	uxth	r3, r3
 800b0b0:	3b01      	subs	r3, #1
 800b0b2:	b29a      	uxth	r2, r3
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b0b8:	e05c      	b.n	800b174 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	689b      	ldr	r3, [r3, #8]
 800b0c0:	f003 0302 	and.w	r3, r3, #2
 800b0c4:	2b02      	cmp	r3, #2
 800b0c6:	d11b      	bne.n	800b100 <HAL_SPI_TransmitReceive+0x19e>
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d016      	beq.n	800b100 <HAL_SPI_TransmitReceive+0x19e>
 800b0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	d113      	bne.n	800b100 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0dc:	881a      	ldrh	r2, [r3, #0]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0e8:	1c9a      	adds	r2, r3, #2
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	3b01      	subs	r3, #1
 800b0f6:	b29a      	uxth	r2, r3
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	689b      	ldr	r3, [r3, #8]
 800b106:	f003 0301 	and.w	r3, r3, #1
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d11c      	bne.n	800b148 <HAL_SPI_TransmitReceive+0x1e6>
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b114:	b29b      	uxth	r3, r3
 800b116:	2b00      	cmp	r3, #0
 800b118:	d016      	beq.n	800b148 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	68da      	ldr	r2, [r3, #12]
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b124:	b292      	uxth	r2, r2
 800b126:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b12c:	1c9a      	adds	r2, r3, #2
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b138:	b29b      	uxth	r3, r3
 800b13a:	3b01      	subs	r3, #1
 800b13c:	b29a      	uxth	r2, r3
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b144:	2301      	movs	r3, #1
 800b146:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b148:	f7f9 ff6e 	bl	8005028 <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	6a3b      	ldr	r3, [r7, #32]
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b154:	429a      	cmp	r2, r3
 800b156:	d80d      	bhi.n	800b174 <HAL_SPI_TransmitReceive+0x212>
 800b158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b15a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b15e:	d009      	beq.n	800b174 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	2201      	movs	r2, #1
 800b164:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2200      	movs	r2, #0
 800b16c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b170:	2303      	movs	r3, #3
 800b172:	e111      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b178:	b29b      	uxth	r3, r3
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d19d      	bne.n	800b0ba <HAL_SPI_TransmitReceive+0x158>
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b184:	b29b      	uxth	r3, r3
 800b186:	2b00      	cmp	r3, #0
 800b188:	d197      	bne.n	800b0ba <HAL_SPI_TransmitReceive+0x158>
 800b18a:	e0e5      	b.n	800b358 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d003      	beq.n	800b19c <HAL_SPI_TransmitReceive+0x23a>
 800b194:	8afb      	ldrh	r3, [r7, #22]
 800b196:	2b01      	cmp	r3, #1
 800b198:	f040 80d1 	bne.w	800b33e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1a0:	b29b      	uxth	r3, r3
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d912      	bls.n	800b1cc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1aa:	881a      	ldrh	r2, [r3, #0]
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1b6:	1c9a      	adds	r2, r3, #2
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	3b02      	subs	r3, #2
 800b1c4:	b29a      	uxth	r2, r3
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b1ca:	e0b8      	b.n	800b33e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	330c      	adds	r3, #12
 800b1d6:	7812      	ldrb	r2, [r2, #0]
 800b1d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1de:	1c5a      	adds	r2, r3, #1
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	3b01      	subs	r3, #1
 800b1ec:	b29a      	uxth	r2, r3
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b1f2:	e0a4      	b.n	800b33e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	f003 0302 	and.w	r3, r3, #2
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d134      	bne.n	800b26c <HAL_SPI_TransmitReceive+0x30a>
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b206:	b29b      	uxth	r3, r3
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d02f      	beq.n	800b26c <HAL_SPI_TransmitReceive+0x30a>
 800b20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20e:	2b01      	cmp	r3, #1
 800b210:	d12c      	bne.n	800b26c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b216:	b29b      	uxth	r3, r3
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d912      	bls.n	800b242 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b220:	881a      	ldrh	r2, [r3, #0]
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b22c:	1c9a      	adds	r2, r3, #2
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b236:	b29b      	uxth	r3, r3
 800b238:	3b02      	subs	r3, #2
 800b23a:	b29a      	uxth	r2, r3
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b240:	e012      	b.n	800b268 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	330c      	adds	r3, #12
 800b24c:	7812      	ldrb	r2, [r2, #0]
 800b24e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b254:	1c5a      	adds	r2, r3, #1
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b25e:	b29b      	uxth	r3, r3
 800b260:	3b01      	subs	r3, #1
 800b262:	b29a      	uxth	r2, r3
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b268:	2300      	movs	r3, #0
 800b26a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	689b      	ldr	r3, [r3, #8]
 800b272:	f003 0301 	and.w	r3, r3, #1
 800b276:	2b01      	cmp	r3, #1
 800b278:	d148      	bne.n	800b30c <HAL_SPI_TransmitReceive+0x3aa>
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b280:	b29b      	uxth	r3, r3
 800b282:	2b00      	cmp	r3, #0
 800b284:	d042      	beq.n	800b30c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	2b01      	cmp	r3, #1
 800b290:	d923      	bls.n	800b2da <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68da      	ldr	r2, [r3, #12]
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b29c:	b292      	uxth	r2, r2
 800b29e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2a4:	1c9a      	adds	r2, r3, #2
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	3b02      	subs	r3, #2
 800b2b4:	b29a      	uxth	r2, r3
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	2b01      	cmp	r3, #1
 800b2c6:	d81f      	bhi.n	800b308 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	685a      	ldr	r2, [r3, #4]
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b2d6:	605a      	str	r2, [r3, #4]
 800b2d8:	e016      	b.n	800b308 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f103 020c 	add.w	r2, r3, #12
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2e6:	7812      	ldrb	r2, [r2, #0]
 800b2e8:	b2d2      	uxtb	r2, r2
 800b2ea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f0:	1c5a      	adds	r2, r3, #1
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b2fc:	b29b      	uxth	r3, r3
 800b2fe:	3b01      	subs	r3, #1
 800b300:	b29a      	uxth	r2, r3
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b308:	2301      	movs	r3, #1
 800b30a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b30c:	f7f9 fe8c 	bl	8005028 <HAL_GetTick>
 800b310:	4602      	mov	r2, r0
 800b312:	6a3b      	ldr	r3, [r7, #32]
 800b314:	1ad3      	subs	r3, r2, r3
 800b316:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b318:	429a      	cmp	r2, r3
 800b31a:	d803      	bhi.n	800b324 <HAL_SPI_TransmitReceive+0x3c2>
 800b31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b322:	d102      	bne.n	800b32a <HAL_SPI_TransmitReceive+0x3c8>
 800b324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b326:	2b00      	cmp	r3, #0
 800b328:	d109      	bne.n	800b33e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2201      	movs	r2, #1
 800b32e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2200      	movs	r2, #0
 800b336:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b33a:	2303      	movs	r3, #3
 800b33c:	e02c      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b342:	b29b      	uxth	r3, r3
 800b344:	2b00      	cmp	r3, #0
 800b346:	f47f af55 	bne.w	800b1f4 <HAL_SPI_TransmitReceive+0x292>
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b350:	b29b      	uxth	r3, r3
 800b352:	2b00      	cmp	r3, #0
 800b354:	f47f af4e 	bne.w	800b1f4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b358:	6a3a      	ldr	r2, [r7, #32]
 800b35a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f000 f995 	bl	800b68c <SPI_EndRxTxTransaction>
 800b362:	4603      	mov	r3, r0
 800b364:	2b00      	cmp	r3, #0
 800b366:	d008      	beq.n	800b37a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	2220      	movs	r2, #32
 800b36c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b376:	2301      	movs	r3, #1
 800b378:	e00e      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	2201      	movs	r2, #1
 800b37e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	2200      	movs	r2, #0
 800b386:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d001      	beq.n	800b396 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b392:	2301      	movs	r3, #1
 800b394:	e000      	b.n	800b398 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b396:	2300      	movs	r3, #0
  }
}
 800b398:	4618      	mov	r0, r3
 800b39a:	3728      	adds	r7, #40	@ 0x28
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b088      	sub	sp, #32
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	603b      	str	r3, [r7, #0]
 800b3ac:	4613      	mov	r3, r2
 800b3ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b3b0:	f7f9 fe3a 	bl	8005028 <HAL_GetTick>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3b8:	1a9b      	subs	r3, r3, r2
 800b3ba:	683a      	ldr	r2, [r7, #0]
 800b3bc:	4413      	add	r3, r2
 800b3be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b3c0:	f7f9 fe32 	bl	8005028 <HAL_GetTick>
 800b3c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b3c6:	4b39      	ldr	r3, [pc, #228]	@ (800b4ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	015b      	lsls	r3, r3, #5
 800b3cc:	0d1b      	lsrs	r3, r3, #20
 800b3ce:	69fa      	ldr	r2, [r7, #28]
 800b3d0:	fb02 f303 	mul.w	r3, r2, r3
 800b3d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b3d6:	e054      	b.n	800b482 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3de:	d050      	beq.n	800b482 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b3e0:	f7f9 fe22 	bl	8005028 <HAL_GetTick>
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	1ad3      	subs	r3, r2, r3
 800b3ea:	69fa      	ldr	r2, [r7, #28]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d902      	bls.n	800b3f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b3f0:	69fb      	ldr	r3, [r7, #28]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d13d      	bne.n	800b472 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	685a      	ldr	r2, [r3, #4]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b404:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	685b      	ldr	r3, [r3, #4]
 800b40a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b40e:	d111      	bne.n	800b434 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	689b      	ldr	r3, [r3, #8]
 800b414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b418:	d004      	beq.n	800b424 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	689b      	ldr	r3, [r3, #8]
 800b41e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b422:	d107      	bne.n	800b434 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	681a      	ldr	r2, [r3, #0]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b432:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b438:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b43c:	d10f      	bne.n	800b45e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	681a      	ldr	r2, [r3, #0]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b44c:	601a      	str	r2, [r3, #0]
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	681a      	ldr	r2, [r3, #0]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b45c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2201      	movs	r2, #1
 800b462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2200      	movs	r2, #0
 800b46a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b46e:	2303      	movs	r3, #3
 800b470:	e017      	b.n	800b4a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b478:	2300      	movs	r3, #0
 800b47a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	3b01      	subs	r3, #1
 800b480:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	689a      	ldr	r2, [r3, #8]
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	4013      	ands	r3, r2
 800b48c:	68ba      	ldr	r2, [r7, #8]
 800b48e:	429a      	cmp	r2, r3
 800b490:	bf0c      	ite	eq
 800b492:	2301      	moveq	r3, #1
 800b494:	2300      	movne	r3, #0
 800b496:	b2db      	uxtb	r3, r3
 800b498:	461a      	mov	r2, r3
 800b49a:	79fb      	ldrb	r3, [r7, #7]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d19b      	bne.n	800b3d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b4a0:	2300      	movs	r3, #0
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3720      	adds	r7, #32
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}
 800b4aa:	bf00      	nop
 800b4ac:	20000020 	.word	0x20000020

0800b4b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b08a      	sub	sp, #40	@ 0x28
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
 800b4bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b4c2:	f7f9 fdb1 	bl	8005028 <HAL_GetTick>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ca:	1a9b      	subs	r3, r3, r2
 800b4cc:	683a      	ldr	r2, [r7, #0]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b4d2:	f7f9 fda9 	bl	8005028 <HAL_GetTick>
 800b4d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	330c      	adds	r3, #12
 800b4de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b4e0:	4b3d      	ldr	r3, [pc, #244]	@ (800b5d8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	4613      	mov	r3, r2
 800b4e6:	009b      	lsls	r3, r3, #2
 800b4e8:	4413      	add	r3, r2
 800b4ea:	00da      	lsls	r2, r3, #3
 800b4ec:	1ad3      	subs	r3, r2, r3
 800b4ee:	0d1b      	lsrs	r3, r3, #20
 800b4f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4f2:	fb02 f303 	mul.w	r3, r2, r3
 800b4f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b4f8:	e060      	b.n	800b5bc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b4fa:	68bb      	ldr	r3, [r7, #8]
 800b4fc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b500:	d107      	bne.n	800b512 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d104      	bne.n	800b512 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b508:	69fb      	ldr	r3, [r7, #28]
 800b50a:	781b      	ldrb	r3, [r3, #0]
 800b50c:	b2db      	uxtb	r3, r3
 800b50e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b510:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b518:	d050      	beq.n	800b5bc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b51a:	f7f9 fd85 	bl	8005028 <HAL_GetTick>
 800b51e:	4602      	mov	r2, r0
 800b520:	6a3b      	ldr	r3, [r7, #32]
 800b522:	1ad3      	subs	r3, r2, r3
 800b524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b526:	429a      	cmp	r2, r3
 800b528:	d902      	bls.n	800b530 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d13d      	bne.n	800b5ac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	685a      	ldr	r2, [r3, #4]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b53e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	685b      	ldr	r3, [r3, #4]
 800b544:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b548:	d111      	bne.n	800b56e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	689b      	ldr	r3, [r3, #8]
 800b54e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b552:	d004      	beq.n	800b55e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b55c:	d107      	bne.n	800b56e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b56c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b576:	d10f      	bne.n	800b598 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	681a      	ldr	r2, [r3, #0]
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b586:	601a      	str	r2, [r3, #0]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	681a      	ldr	r2, [r3, #0]
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b596:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	2201      	movs	r2, #1
 800b59c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b5a8:	2303      	movs	r3, #3
 800b5aa:	e010      	b.n	800b5ce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b5ac:	69bb      	ldr	r3, [r7, #24]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d101      	bne.n	800b5b6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b5b6:	69bb      	ldr	r3, [r7, #24]
 800b5b8:	3b01      	subs	r3, #1
 800b5ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	689a      	ldr	r2, [r3, #8]
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	4013      	ands	r3, r2
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	429a      	cmp	r2, r3
 800b5ca:	d196      	bne.n	800b4fa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3728      	adds	r7, #40	@ 0x28
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	20000020 	.word	0x20000020

0800b5dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b086      	sub	sp, #24
 800b5e0:	af02      	add	r7, sp, #8
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	60b9      	str	r1, [r7, #8]
 800b5e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	685b      	ldr	r3, [r3, #4]
 800b5ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b5f0:	d111      	bne.n	800b616 <SPI_EndRxTransaction+0x3a>
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	689b      	ldr	r3, [r3, #8]
 800b5f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b5fa:	d004      	beq.n	800b606 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b604:	d107      	bne.n	800b616 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	681a      	ldr	r2, [r3, #0]
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b614:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	9300      	str	r3, [sp, #0]
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	2200      	movs	r2, #0
 800b61e:	2180      	movs	r1, #128	@ 0x80
 800b620:	68f8      	ldr	r0, [r7, #12]
 800b622:	f7ff febd 	bl	800b3a0 <SPI_WaitFlagStateUntilTimeout>
 800b626:	4603      	mov	r3, r0
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d007      	beq.n	800b63c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b630:	f043 0220 	orr.w	r2, r3, #32
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e023      	b.n	800b684 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b644:	d11d      	bne.n	800b682 <SPI_EndRxTransaction+0xa6>
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	689b      	ldr	r3, [r3, #8]
 800b64a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b64e:	d004      	beq.n	800b65a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b658:	d113      	bne.n	800b682 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	9300      	str	r3, [sp, #0]
 800b65e:	68bb      	ldr	r3, [r7, #8]
 800b660:	2200      	movs	r2, #0
 800b662:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b666:	68f8      	ldr	r0, [r7, #12]
 800b668:	f7ff ff22 	bl	800b4b0 <SPI_WaitFifoStateUntilTimeout>
 800b66c:	4603      	mov	r3, r0
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d007      	beq.n	800b682 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b676:	f043 0220 	orr.w	r2, r3, #32
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800b67e:	2303      	movs	r3, #3
 800b680:	e000      	b.n	800b684 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3710      	adds	r7, #16
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b086      	sub	sp, #24
 800b690:	af02      	add	r7, sp, #8
 800b692:	60f8      	str	r0, [r7, #12]
 800b694:	60b9      	str	r1, [r7, #8]
 800b696:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	9300      	str	r3, [sp, #0]
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f7ff ff03 	bl	800b4b0 <SPI_WaitFifoStateUntilTimeout>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d007      	beq.n	800b6c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6b4:	f043 0220 	orr.w	r2, r3, #32
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b6bc:	2303      	movs	r3, #3
 800b6be:	e027      	b.n	800b710 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	9300      	str	r3, [sp, #0]
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	2180      	movs	r1, #128	@ 0x80
 800b6ca:	68f8      	ldr	r0, [r7, #12]
 800b6cc:	f7ff fe68 	bl	800b3a0 <SPI_WaitFlagStateUntilTimeout>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d007      	beq.n	800b6e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b6da:	f043 0220 	orr.w	r2, r3, #32
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b6e2:	2303      	movs	r3, #3
 800b6e4:	e014      	b.n	800b710 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	9300      	str	r3, [sp, #0]
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800b6f2:	68f8      	ldr	r0, [r7, #12]
 800b6f4:	f7ff fedc 	bl	800b4b0 <SPI_WaitFifoStateUntilTimeout>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d007      	beq.n	800b70e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b702:	f043 0220 	orr.w	r2, r3, #32
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b70a:	2303      	movs	r3, #3
 800b70c:	e000      	b.n	800b710 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	3710      	adds	r7, #16
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}

0800b718 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b082      	sub	sp, #8
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d101      	bne.n	800b72a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b726:	2301      	movs	r3, #1
 800b728:	e049      	b.n	800b7be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b730:	b2db      	uxtb	r3, r3
 800b732:	2b00      	cmp	r3, #0
 800b734:	d106      	bne.n	800b744 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2200      	movs	r2, #0
 800b73a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f000 f841 	bl	800b7c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2202      	movs	r2, #2
 800b748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681a      	ldr	r2, [r3, #0]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	3304      	adds	r3, #4
 800b754:	4619      	mov	r1, r3
 800b756:	4610      	mov	r0, r2
 800b758:	f000 f9c4 	bl	800bae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2201      	movs	r2, #1
 800b760:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2201      	movs	r2, #1
 800b768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2201      	movs	r2, #1
 800b770:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2201      	movs	r2, #1
 800b778:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2201      	movs	r2, #1
 800b780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	2201      	movs	r2, #1
 800b788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2201      	movs	r2, #1
 800b790:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2201      	movs	r2, #1
 800b798:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b7bc:	2300      	movs	r3, #0
}
 800b7be:	4618      	mov	r0, r3
 800b7c0:	3708      	adds	r7, #8
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}

0800b7c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b083      	sub	sp, #12
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b7ce:	bf00      	nop
 800b7d0:	370c      	adds	r7, #12
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d8:	4770      	bx	lr
	...

0800b7dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b7dc:	b480      	push	{r7}
 800b7de:	b085      	sub	sp, #20
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7ea:	b2db      	uxtb	r3, r3
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	d001      	beq.n	800b7f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	e03b      	b.n	800b86c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2202      	movs	r2, #2
 800b7f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	68da      	ldr	r2, [r3, #12]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f042 0201 	orr.w	r2, r2, #1
 800b80a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	4a19      	ldr	r2, [pc, #100]	@ (800b878 <HAL_TIM_Base_Start_IT+0x9c>)
 800b812:	4293      	cmp	r3, r2
 800b814:	d009      	beq.n	800b82a <HAL_TIM_Base_Start_IT+0x4e>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b81e:	d004      	beq.n	800b82a <HAL_TIM_Base_Start_IT+0x4e>
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	4a15      	ldr	r2, [pc, #84]	@ (800b87c <HAL_TIM_Base_Start_IT+0xa0>)
 800b826:	4293      	cmp	r3, r2
 800b828:	d115      	bne.n	800b856 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	689a      	ldr	r2, [r3, #8]
 800b830:	4b13      	ldr	r3, [pc, #76]	@ (800b880 <HAL_TIM_Base_Start_IT+0xa4>)
 800b832:	4013      	ands	r3, r2
 800b834:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2b06      	cmp	r3, #6
 800b83a:	d015      	beq.n	800b868 <HAL_TIM_Base_Start_IT+0x8c>
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b842:	d011      	beq.n	800b868 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f042 0201 	orr.w	r2, r2, #1
 800b852:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b854:	e008      	b.n	800b868 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	681a      	ldr	r2, [r3, #0]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f042 0201 	orr.w	r2, r2, #1
 800b864:	601a      	str	r2, [r3, #0]
 800b866:	e000      	b.n	800b86a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b868:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b86a:	2300      	movs	r3, #0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	3714      	adds	r7, #20
 800b870:	46bd      	mov	sp, r7
 800b872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b876:	4770      	bx	lr
 800b878:	40012c00 	.word	0x40012c00
 800b87c:	40014000 	.word	0x40014000
 800b880:	00010007 	.word	0x00010007

0800b884 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b084      	sub	sp, #16
 800b888:	af00      	add	r7, sp, #0
 800b88a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	68db      	ldr	r3, [r3, #12]
 800b892:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	691b      	ldr	r3, [r3, #16]
 800b89a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	f003 0302 	and.w	r3, r3, #2
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d020      	beq.n	800b8e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f003 0302 	and.w	r3, r3, #2
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d01b      	beq.n	800b8e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f06f 0202 	mvn.w	r2, #2
 800b8b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2201      	movs	r2, #1
 800b8be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	699b      	ldr	r3, [r3, #24]
 800b8c6:	f003 0303 	and.w	r3, r3, #3
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d003      	beq.n	800b8d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f8e9 	bl	800baa6 <HAL_TIM_IC_CaptureCallback>
 800b8d4:	e005      	b.n	800b8e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f000 f8db 	bl	800ba92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 f8ec 	bl	800baba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b8e8:	68bb      	ldr	r3, [r7, #8]
 800b8ea:	f003 0304 	and.w	r3, r3, #4
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d020      	beq.n	800b934 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	f003 0304 	and.w	r3, r3, #4
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d01b      	beq.n	800b934 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f06f 0204 	mvn.w	r2, #4
 800b904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2202      	movs	r2, #2
 800b90a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	699b      	ldr	r3, [r3, #24]
 800b912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b916:	2b00      	cmp	r3, #0
 800b918:	d003      	beq.n	800b922 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f8c3 	bl	800baa6 <HAL_TIM_IC_CaptureCallback>
 800b920:	e005      	b.n	800b92e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f000 f8b5 	bl	800ba92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b928:	6878      	ldr	r0, [r7, #4]
 800b92a:	f000 f8c6 	bl	800baba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2200      	movs	r2, #0
 800b932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	f003 0308 	and.w	r3, r3, #8
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d020      	beq.n	800b980 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	f003 0308 	and.w	r3, r3, #8
 800b944:	2b00      	cmp	r3, #0
 800b946:	d01b      	beq.n	800b980 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f06f 0208 	mvn.w	r2, #8
 800b950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	2204      	movs	r2, #4
 800b956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	69db      	ldr	r3, [r3, #28]
 800b95e:	f003 0303 	and.w	r3, r3, #3
 800b962:	2b00      	cmp	r3, #0
 800b964:	d003      	beq.n	800b96e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f000 f89d 	bl	800baa6 <HAL_TIM_IC_CaptureCallback>
 800b96c:	e005      	b.n	800b97a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f000 f88f 	bl	800ba92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f000 f8a0 	bl	800baba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2200      	movs	r2, #0
 800b97e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b980:	68bb      	ldr	r3, [r7, #8]
 800b982:	f003 0310 	and.w	r3, r3, #16
 800b986:	2b00      	cmp	r3, #0
 800b988:	d020      	beq.n	800b9cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f003 0310 	and.w	r3, r3, #16
 800b990:	2b00      	cmp	r3, #0
 800b992:	d01b      	beq.n	800b9cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f06f 0210 	mvn.w	r2, #16
 800b99c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2208      	movs	r2, #8
 800b9a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	69db      	ldr	r3, [r3, #28]
 800b9aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d003      	beq.n	800b9ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f877 	bl	800baa6 <HAL_TIM_IC_CaptureCallback>
 800b9b8:	e005      	b.n	800b9c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f000 f869 	bl	800ba92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 f87a 	bl	800baba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b9cc:	68bb      	ldr	r3, [r7, #8]
 800b9ce:	f003 0301 	and.w	r3, r3, #1
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d00c      	beq.n	800b9f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f003 0301 	and.w	r3, r3, #1
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d007      	beq.n	800b9f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f06f 0201 	mvn.w	r2, #1
 800b9e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f7f6 fa62 	bl	8001eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d104      	bne.n	800ba04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b9fa:	68bb      	ldr	r3, [r7, #8]
 800b9fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d00c      	beq.n	800ba1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d007      	beq.n	800ba1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ba16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f000 f8dd 	bl	800bbd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ba1e:	68bb      	ldr	r3, [r7, #8]
 800ba20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d00c      	beq.n	800ba42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d007      	beq.n	800ba42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ba3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 f8d5 	bl	800bbec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d00c      	beq.n	800ba66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d007      	beq.n	800ba66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ba5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f000 f834 	bl	800bace <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	f003 0320 	and.w	r3, r3, #32
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d00c      	beq.n	800ba8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	f003 0320 	and.w	r3, r3, #32
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d007      	beq.n	800ba8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f06f 0220 	mvn.w	r2, #32
 800ba82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 f89d 	bl	800bbc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ba8a:	bf00      	nop
 800ba8c:	3710      	adds	r7, #16
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}

0800ba92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ba92:	b480      	push	{r7}
 800ba94:	b083      	sub	sp, #12
 800ba96:	af00      	add	r7, sp, #0
 800ba98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ba9a:	bf00      	nop
 800ba9c:	370c      	adds	r7, #12
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa4:	4770      	bx	lr

0800baa6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800baa6:	b480      	push	{r7}
 800baa8:	b083      	sub	sp, #12
 800baaa:	af00      	add	r7, sp, #0
 800baac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800baae:	bf00      	nop
 800bab0:	370c      	adds	r7, #12
 800bab2:	46bd      	mov	sp, r7
 800bab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab8:	4770      	bx	lr

0800baba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800baba:	b480      	push	{r7}
 800babc:	b083      	sub	sp, #12
 800babe:	af00      	add	r7, sp, #0
 800bac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bac2:	bf00      	nop
 800bac4:	370c      	adds	r7, #12
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr

0800bace <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bace:	b480      	push	{r7}
 800bad0:	b083      	sub	sp, #12
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bad6:	bf00      	nop
 800bad8:	370c      	adds	r7, #12
 800bada:	46bd      	mov	sp, r7
 800badc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae0:	4770      	bx	lr
	...

0800bae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b085      	sub	sp, #20
 800bae8:	af00      	add	r7, sp, #0
 800baea:	6078      	str	r0, [r7, #4]
 800baec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	4a30      	ldr	r2, [pc, #192]	@ (800bbb8 <TIM_Base_SetConfig+0xd4>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d003      	beq.n	800bb04 <TIM_Base_SetConfig+0x20>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb02:	d108      	bne.n	800bb16 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	68fa      	ldr	r2, [r7, #12]
 800bb12:	4313      	orrs	r3, r2
 800bb14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	4a27      	ldr	r2, [pc, #156]	@ (800bbb8 <TIM_Base_SetConfig+0xd4>)
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	d00b      	beq.n	800bb36 <TIM_Base_SetConfig+0x52>
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb24:	d007      	beq.n	800bb36 <TIM_Base_SetConfig+0x52>
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	4a24      	ldr	r2, [pc, #144]	@ (800bbbc <TIM_Base_SetConfig+0xd8>)
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	d003      	beq.n	800bb36 <TIM_Base_SetConfig+0x52>
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	4a23      	ldr	r2, [pc, #140]	@ (800bbc0 <TIM_Base_SetConfig+0xdc>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d108      	bne.n	800bb48 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	68fa      	ldr	r2, [r7, #12]
 800bb44:	4313      	orrs	r3, r2
 800bb46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	695b      	ldr	r3, [r3, #20]
 800bb52:	4313      	orrs	r3, r2
 800bb54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	68fa      	ldr	r2, [r7, #12]
 800bb5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	689a      	ldr	r2, [r3, #8]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	681a      	ldr	r2, [r3, #0]
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	4a12      	ldr	r2, [pc, #72]	@ (800bbb8 <TIM_Base_SetConfig+0xd4>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d007      	beq.n	800bb84 <TIM_Base_SetConfig+0xa0>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	4a11      	ldr	r2, [pc, #68]	@ (800bbbc <TIM_Base_SetConfig+0xd8>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d003      	beq.n	800bb84 <TIM_Base_SetConfig+0xa0>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	4a10      	ldr	r2, [pc, #64]	@ (800bbc0 <TIM_Base_SetConfig+0xdc>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d103      	bne.n	800bb8c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	691a      	ldr	r2, [r3, #16]
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	691b      	ldr	r3, [r3, #16]
 800bb96:	f003 0301 	and.w	r3, r3, #1
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	d105      	bne.n	800bbaa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	691b      	ldr	r3, [r3, #16]
 800bba2:	f023 0201 	bic.w	r2, r3, #1
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	611a      	str	r2, [r3, #16]
  }
}
 800bbaa:	bf00      	nop
 800bbac:	3714      	adds	r7, #20
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb4:	4770      	bx	lr
 800bbb6:	bf00      	nop
 800bbb8:	40012c00 	.word	0x40012c00
 800bbbc:	40014000 	.word	0x40014000
 800bbc0:	40014400 	.word	0x40014400

0800bbc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	b083      	sub	sp, #12
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bbcc:	bf00      	nop
 800bbce:	370c      	adds	r7, #12
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd6:	4770      	bx	lr

0800bbd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b083      	sub	sp, #12
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bbe0:	bf00      	nop
 800bbe2:	370c      	adds	r7, #12
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr

0800bbec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bbec:	b480      	push	{r7}
 800bbee:	b083      	sub	sp, #12
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bbf4:	bf00      	nop
 800bbf6:	370c      	adds	r7, #12
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr

0800bc00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b082      	sub	sp, #8
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d101      	bne.n	800bc12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bc0e:	2301      	movs	r3, #1
 800bc10:	e040      	b.n	800bc94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d106      	bne.n	800bc28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f7f8 fb6a 	bl	80042fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2224      	movs	r2, #36	@ 0x24
 800bc2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	681a      	ldr	r2, [r3, #0]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f022 0201 	bic.w	r2, r2, #1
 800bc3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d002      	beq.n	800bc4c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800bc46:	6878      	ldr	r0, [r7, #4]
 800bc48:	f000 fc4c 	bl	800c4e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bc4c:	6878      	ldr	r0, [r7, #4]
 800bc4e:	f000 fa1d 	bl	800c08c <UART_SetConfig>
 800bc52:	4603      	mov	r3, r0
 800bc54:	2b01      	cmp	r3, #1
 800bc56:	d101      	bne.n	800bc5c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e01b      	b.n	800bc94 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	685a      	ldr	r2, [r3, #4]
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bc6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	689a      	ldr	r2, [r3, #8]
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bc7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	681a      	ldr	r2, [r3, #0]
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	f042 0201 	orr.w	r2, r2, #1
 800bc8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f000 fccb 	bl	800c628 <UART_CheckIdleState>
 800bc92:	4603      	mov	r3, r0
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3708      	adds	r7, #8
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bc9c:	b580      	push	{r7, lr}
 800bc9e:	b08a      	sub	sp, #40	@ 0x28
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	60f8      	str	r0, [r7, #12]
 800bca4:	60b9      	str	r1, [r7, #8]
 800bca6:	4613      	mov	r3, r2
 800bca8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bcae:	2b20      	cmp	r3, #32
 800bcb0:	d165      	bne.n	800bd7e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d002      	beq.n	800bcbe <HAL_UART_Transmit_DMA+0x22>
 800bcb8:	88fb      	ldrh	r3, [r7, #6]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d101      	bne.n	800bcc2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	e05e      	b.n	800bd80 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	68ba      	ldr	r2, [r7, #8]
 800bcc6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	88fa      	ldrh	r2, [r7, #6]
 800bccc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	88fa      	ldrh	r2, [r7, #6]
 800bcd4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2200      	movs	r2, #0
 800bcdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	2221      	movs	r2, #33	@ 0x21
 800bce4:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d027      	beq.n	800bd3e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcf2:	4a25      	ldr	r2, [pc, #148]	@ (800bd88 <HAL_UART_Transmit_DMA+0xec>)
 800bcf4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcfa:	4a24      	ldr	r2, [pc, #144]	@ (800bd8c <HAL_UART_Transmit_DMA+0xf0>)
 800bcfc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd02:	4a23      	ldr	r2, [pc, #140]	@ (800bd90 <HAL_UART_Transmit_DMA+0xf4>)
 800bd04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd16:	4619      	mov	r1, r3
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	3328      	adds	r3, #40	@ 0x28
 800bd1e:	461a      	mov	r2, r3
 800bd20:	88fb      	ldrh	r3, [r7, #6]
 800bd22:	f7fa fbe9 	bl	80064f8 <HAL_DMA_Start_IT>
 800bd26:	4603      	mov	r3, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d008      	beq.n	800bd3e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2210      	movs	r2, #16
 800bd30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2220      	movs	r2, #32
 800bd38:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	e020      	b.n	800bd80 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2240      	movs	r2, #64	@ 0x40
 800bd44:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	3308      	adds	r3, #8
 800bd4c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	e853 3f00 	ldrex	r3, [r3]
 800bd54:	613b      	str	r3, [r7, #16]
   return(result);
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	3308      	adds	r3, #8
 800bd64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd66:	623a      	str	r2, [r7, #32]
 800bd68:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd6a:	69f9      	ldr	r1, [r7, #28]
 800bd6c:	6a3a      	ldr	r2, [r7, #32]
 800bd6e:	e841 2300 	strex	r3, r2, [r1]
 800bd72:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd74:	69bb      	ldr	r3, [r7, #24]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1e5      	bne.n	800bd46 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	e000      	b.n	800bd80 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800bd7e:	2302      	movs	r3, #2
  }
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3728      	adds	r7, #40	@ 0x28
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	0800caa9 	.word	0x0800caa9
 800bd8c:	0800cb43 	.word	0x0800cb43
 800bd90:	0800ccc9 	.word	0x0800ccc9

0800bd94 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b08a      	sub	sp, #40	@ 0x28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bda8:	2b20      	cmp	r3, #32
 800bdaa:	d137      	bne.n	800be1c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d002      	beq.n	800bdb8 <HAL_UART_Receive_DMA+0x24>
 800bdb2:	88fb      	ldrh	r3, [r7, #6]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d101      	bne.n	800bdbc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	e030      	b.n	800be1e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4a18      	ldr	r2, [pc, #96]	@ (800be28 <HAL_UART_Receive_DMA+0x94>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d01f      	beq.n	800be0c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	685b      	ldr	r3, [r3, #4]
 800bdd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d018      	beq.n	800be0c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	e853 3f00 	ldrex	r3, [r3]
 800bde6:	613b      	str	r3, [r7, #16]
   return(result);
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bdee:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdf8:	623b      	str	r3, [r7, #32]
 800bdfa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bdfc:	69f9      	ldr	r1, [r7, #28]
 800bdfe:	6a3a      	ldr	r2, [r7, #32]
 800be00:	e841 2300 	strex	r3, r2, [r1]
 800be04:	61bb      	str	r3, [r7, #24]
   return(result);
 800be06:	69bb      	ldr	r3, [r7, #24]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d1e6      	bne.n	800bdda <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800be0c:	88fb      	ldrh	r3, [r7, #6]
 800be0e:	461a      	mov	r2, r3
 800be10:	68b9      	ldr	r1, [r7, #8]
 800be12:	68f8      	ldr	r0, [r7, #12]
 800be14:	f000 fd1e 	bl	800c854 <UART_Start_Receive_DMA>
 800be18:	4603      	mov	r3, r0
 800be1a:	e000      	b.n	800be1e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800be1c:	2302      	movs	r3, #2
  }
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3728      	adds	r7, #40	@ 0x28
 800be22:	46bd      	mov	sp, r7
 800be24:	bd80      	pop	{r7, pc}
 800be26:	bf00      	nop
 800be28:	40008000 	.word	0x40008000

0800be2c <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b0a0      	sub	sp, #128	@ 0x80
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
#else
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be3c:	e853 3f00 	ldrex	r3, [r3]
 800be40:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800be42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be44:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800be48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	461a      	mov	r2, r3
 800be50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800be52:	66bb      	str	r3, [r7, #104]	@ 0x68
 800be54:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be56:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800be58:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800be5a:	e841 2300 	strex	r3, r2, [r1]
 800be5e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800be60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800be62:	2b00      	cmp	r3, #0
 800be64:	d1e6      	bne.n	800be34 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	3308      	adds	r3, #8
 800be6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be70:	e853 3f00 	ldrex	r3, [r3]
 800be74:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800be76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be78:	f023 0301 	bic.w	r3, r3, #1
 800be7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	3308      	adds	r3, #8
 800be84:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800be86:	657a      	str	r2, [r7, #84]	@ 0x54
 800be88:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800be8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be8e:	e841 2300 	strex	r3, r2, [r1]
 800be92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800be94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be96:	2b00      	cmp	r3, #0
 800be98:	d1e5      	bne.n	800be66 <HAL_UART_Abort+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d118      	bne.n	800bed4 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800beaa:	e853 3f00 	ldrex	r3, [r3]
 800beae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800beb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb2:	f023 0310 	bic.w	r3, r3, #16
 800beb6:	677b      	str	r3, [r7, #116]	@ 0x74
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	461a      	mov	r2, r3
 800bebe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bec0:	643b      	str	r3, [r7, #64]	@ 0x40
 800bec2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bec4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bec6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bec8:	e841 2300 	strex	r3, r2, [r1]
 800becc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d1e6      	bne.n	800bea2 <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	689b      	ldr	r3, [r3, #8]
 800beda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bede:	2b80      	cmp	r3, #128	@ 0x80
 800bee0:	d137      	bne.n	800bf52 <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	3308      	adds	r3, #8
 800bee8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800beea:	6a3b      	ldr	r3, [r7, #32]
 800beec:	e853 3f00 	ldrex	r3, [r3]
 800bef0:	61fb      	str	r3, [r7, #28]
   return(result);
 800bef2:	69fb      	ldr	r3, [r7, #28]
 800bef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bef8:	673b      	str	r3, [r7, #112]	@ 0x70
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	3308      	adds	r3, #8
 800bf00:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800bf02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bf04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf0a:	e841 2300 	strex	r3, r2, [r1]
 800bf0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d1e5      	bne.n	800bee2 <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d019      	beq.n	800bf52 <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf22:	2200      	movs	r2, #0
 800bf24:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f7fa fb44 	bl	80065b8 <HAL_DMA_Abort>
 800bf30:	4603      	mov	r3, r0
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d00d      	beq.n	800bf52 <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7fa fc29 	bl	8006792 <HAL_DMA_GetError>
 800bf40:	4603      	mov	r3, r0
 800bf42:	2b20      	cmp	r3, #32
 800bf44:	d105      	bne.n	800bf52 <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2210      	movs	r2, #16
 800bf4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bf4e:	2303      	movs	r3, #3
 800bf50:	e063      	b.n	800c01a <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	689b      	ldr	r3, [r3, #8]
 800bf58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf5c:	2b40      	cmp	r3, #64	@ 0x40
 800bf5e:	d137      	bne.n	800bfd0 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	3308      	adds	r3, #8
 800bf66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	e853 3f00 	ldrex	r3, [r3]
 800bf6e:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	3308      	adds	r3, #8
 800bf7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800bf80:	61ba      	str	r2, [r7, #24]
 800bf82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf84:	6979      	ldr	r1, [r7, #20]
 800bf86:	69ba      	ldr	r2, [r7, #24]
 800bf88:	e841 2300 	strex	r3, r2, [r1]
 800bf8c:	613b      	str	r3, [r7, #16]
   return(result);
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d1e5      	bne.n	800bf60 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d019      	beq.n	800bfd0 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f7fa fb05 	bl	80065b8 <HAL_DMA_Abort>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d00d      	beq.n	800bfd0 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f7fa fbea 	bl	8006792 <HAL_DMA_GetError>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	2b20      	cmp	r3, #32
 800bfc2:	d105      	bne.n	800bfd0 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2210      	movs	r2, #16
 800bfc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bfcc:	2303      	movs	r3, #3
 800bfce:	e024      	b.n	800c01a <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
  huart->RxXferCount = 0U;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	220f      	movs	r2, #15
 800bfe6:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	8b1b      	ldrh	r3, [r3, #24]
 800bfee:	b29a      	uxth	r2, r3
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	f042 0208 	orr.w	r2, r2, #8
 800bff8:	b292      	uxth	r2, r2
 800bffa:	831a      	strh	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2220      	movs	r2, #32
 800c000:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2220      	movs	r2, #32
 800c006:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	2200      	movs	r2, #0
 800c00e:	661a      	str	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2200      	movs	r2, #0
 800c014:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c018:	2300      	movs	r3, #0
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	3780      	adds	r7, #128	@ 0x80
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}

0800c022 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c022:	b480      	push	{r7}
 800c024:	b083      	sub	sp, #12
 800c026:	af00      	add	r7, sp, #0
 800c028:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c02a:	bf00      	nop
 800c02c:	370c      	adds	r7, #12
 800c02e:	46bd      	mov	sp, r7
 800c030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c034:	4770      	bx	lr

0800c036 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c036:	b480      	push	{r7}
 800c038:	b083      	sub	sp, #12
 800c03a:	af00      	add	r7, sp, #0
 800c03c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c03e:	bf00      	nop
 800c040:	370c      	adds	r7, #12
 800c042:	46bd      	mov	sp, r7
 800c044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c048:	4770      	bx	lr

0800c04a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c04a:	b480      	push	{r7}
 800c04c:	b083      	sub	sp, #12
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c052:	bf00      	nop
 800c054:	370c      	adds	r7, #12
 800c056:	46bd      	mov	sp, r7
 800c058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05c:	4770      	bx	lr

0800c05e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c05e:	b480      	push	{r7}
 800c060:	b083      	sub	sp, #12
 800c062:	af00      	add	r7, sp, #0
 800c064:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c066:	bf00      	nop
 800c068:	370c      	adds	r7, #12
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr

0800c072 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c072:	b480      	push	{r7}
 800c074:	b083      	sub	sp, #12
 800c076:	af00      	add	r7, sp, #0
 800c078:	6078      	str	r0, [r7, #4]
 800c07a:	460b      	mov	r3, r1
 800c07c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c07e:	bf00      	nop
 800c080:	370c      	adds	r7, #12
 800c082:	46bd      	mov	sp, r7
 800c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c088:	4770      	bx	lr
	...

0800c08c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c08c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c090:	b08a      	sub	sp, #40	@ 0x28
 800c092:	af00      	add	r7, sp, #0
 800c094:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c096:	2300      	movs	r3, #0
 800c098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	689a      	ldr	r2, [r3, #8]
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	691b      	ldr	r3, [r3, #16]
 800c0a4:	431a      	orrs	r2, r3
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	695b      	ldr	r3, [r3, #20]
 800c0aa:	431a      	orrs	r2, r3
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	69db      	ldr	r3, [r3, #28]
 800c0b0:	4313      	orrs	r3, r2
 800c0b2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	4bb4      	ldr	r3, [pc, #720]	@ (800c38c <UART_SetConfig+0x300>)
 800c0bc:	4013      	ands	r3, r2
 800c0be:	68fa      	ldr	r2, [r7, #12]
 800c0c0:	6812      	ldr	r2, [r2, #0]
 800c0c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c0c4:	430b      	orrs	r3, r1
 800c0c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	68da      	ldr	r2, [r3, #12]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	430a      	orrs	r2, r1
 800c0dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	699b      	ldr	r3, [r3, #24]
 800c0e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4aa9      	ldr	r2, [pc, #676]	@ (800c390 <UART_SetConfig+0x304>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d004      	beq.n	800c0f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	6a1b      	ldr	r3, [r3, #32]
 800c0f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	689b      	ldr	r3, [r3, #8]
 800c0fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c108:	430a      	orrs	r2, r1
 800c10a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	4aa0      	ldr	r2, [pc, #640]	@ (800c394 <UART_SetConfig+0x308>)
 800c112:	4293      	cmp	r3, r2
 800c114:	d126      	bne.n	800c164 <UART_SetConfig+0xd8>
 800c116:	4ba0      	ldr	r3, [pc, #640]	@ (800c398 <UART_SetConfig+0x30c>)
 800c118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c11c:	f003 0303 	and.w	r3, r3, #3
 800c120:	2b03      	cmp	r3, #3
 800c122:	d81b      	bhi.n	800c15c <UART_SetConfig+0xd0>
 800c124:	a201      	add	r2, pc, #4	@ (adr r2, 800c12c <UART_SetConfig+0xa0>)
 800c126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c12a:	bf00      	nop
 800c12c:	0800c13d 	.word	0x0800c13d
 800c130:	0800c14d 	.word	0x0800c14d
 800c134:	0800c145 	.word	0x0800c145
 800c138:	0800c155 	.word	0x0800c155
 800c13c:	2301      	movs	r3, #1
 800c13e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c142:	e080      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c144:	2302      	movs	r3, #2
 800c146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c14a:	e07c      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c14c:	2304      	movs	r3, #4
 800c14e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c152:	e078      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c154:	2308      	movs	r3, #8
 800c156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c15a:	e074      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c15c:	2310      	movs	r3, #16
 800c15e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c162:	e070      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	4a8c      	ldr	r2, [pc, #560]	@ (800c39c <UART_SetConfig+0x310>)
 800c16a:	4293      	cmp	r3, r2
 800c16c:	d138      	bne.n	800c1e0 <UART_SetConfig+0x154>
 800c16e:	4b8a      	ldr	r3, [pc, #552]	@ (800c398 <UART_SetConfig+0x30c>)
 800c170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c174:	f003 030c 	and.w	r3, r3, #12
 800c178:	2b0c      	cmp	r3, #12
 800c17a:	d82d      	bhi.n	800c1d8 <UART_SetConfig+0x14c>
 800c17c:	a201      	add	r2, pc, #4	@ (adr r2, 800c184 <UART_SetConfig+0xf8>)
 800c17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c182:	bf00      	nop
 800c184:	0800c1b9 	.word	0x0800c1b9
 800c188:	0800c1d9 	.word	0x0800c1d9
 800c18c:	0800c1d9 	.word	0x0800c1d9
 800c190:	0800c1d9 	.word	0x0800c1d9
 800c194:	0800c1c9 	.word	0x0800c1c9
 800c198:	0800c1d9 	.word	0x0800c1d9
 800c19c:	0800c1d9 	.word	0x0800c1d9
 800c1a0:	0800c1d9 	.word	0x0800c1d9
 800c1a4:	0800c1c1 	.word	0x0800c1c1
 800c1a8:	0800c1d9 	.word	0x0800c1d9
 800c1ac:	0800c1d9 	.word	0x0800c1d9
 800c1b0:	0800c1d9 	.word	0x0800c1d9
 800c1b4:	0800c1d1 	.word	0x0800c1d1
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c1be:	e042      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c1c0:	2302      	movs	r3, #2
 800c1c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c1c6:	e03e      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c1c8:	2304      	movs	r3, #4
 800c1ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c1ce:	e03a      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c1d0:	2308      	movs	r3, #8
 800c1d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c1d6:	e036      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c1d8:	2310      	movs	r3, #16
 800c1da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c1de:	e032      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4a6a      	ldr	r2, [pc, #424]	@ (800c390 <UART_SetConfig+0x304>)
 800c1e6:	4293      	cmp	r3, r2
 800c1e8:	d12a      	bne.n	800c240 <UART_SetConfig+0x1b4>
 800c1ea:	4b6b      	ldr	r3, [pc, #428]	@ (800c398 <UART_SetConfig+0x30c>)
 800c1ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c1f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c1f8:	d01a      	beq.n	800c230 <UART_SetConfig+0x1a4>
 800c1fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c1fe:	d81b      	bhi.n	800c238 <UART_SetConfig+0x1ac>
 800c200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c204:	d00c      	beq.n	800c220 <UART_SetConfig+0x194>
 800c206:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c20a:	d815      	bhi.n	800c238 <UART_SetConfig+0x1ac>
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d003      	beq.n	800c218 <UART_SetConfig+0x18c>
 800c210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c214:	d008      	beq.n	800c228 <UART_SetConfig+0x19c>
 800c216:	e00f      	b.n	800c238 <UART_SetConfig+0x1ac>
 800c218:	2300      	movs	r3, #0
 800c21a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c21e:	e012      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c220:	2302      	movs	r3, #2
 800c222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c226:	e00e      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c228:	2304      	movs	r3, #4
 800c22a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c22e:	e00a      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c230:	2308      	movs	r3, #8
 800c232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c236:	e006      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c238:	2310      	movs	r3, #16
 800c23a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c23e:	e002      	b.n	800c246 <UART_SetConfig+0x1ba>
 800c240:	2310      	movs	r3, #16
 800c242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a51      	ldr	r2, [pc, #324]	@ (800c390 <UART_SetConfig+0x304>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d17a      	bne.n	800c346 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c250:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c254:	2b08      	cmp	r3, #8
 800c256:	d824      	bhi.n	800c2a2 <UART_SetConfig+0x216>
 800c258:	a201      	add	r2, pc, #4	@ (adr r2, 800c260 <UART_SetConfig+0x1d4>)
 800c25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c25e:	bf00      	nop
 800c260:	0800c285 	.word	0x0800c285
 800c264:	0800c2a3 	.word	0x0800c2a3
 800c268:	0800c28d 	.word	0x0800c28d
 800c26c:	0800c2a3 	.word	0x0800c2a3
 800c270:	0800c293 	.word	0x0800c293
 800c274:	0800c2a3 	.word	0x0800c2a3
 800c278:	0800c2a3 	.word	0x0800c2a3
 800c27c:	0800c2a3 	.word	0x0800c2a3
 800c280:	0800c29b 	.word	0x0800c29b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c284:	f7fd fcd8 	bl	8009c38 <HAL_RCC_GetPCLK1Freq>
 800c288:	61f8      	str	r0, [r7, #28]
        break;
 800c28a:	e010      	b.n	800c2ae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c28c:	4b44      	ldr	r3, [pc, #272]	@ (800c3a0 <UART_SetConfig+0x314>)
 800c28e:	61fb      	str	r3, [r7, #28]
        break;
 800c290:	e00d      	b.n	800c2ae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c292:	f7fd fc39 	bl	8009b08 <HAL_RCC_GetSysClockFreq>
 800c296:	61f8      	str	r0, [r7, #28]
        break;
 800c298:	e009      	b.n	800c2ae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c29a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c29e:	61fb      	str	r3, [r7, #28]
        break;
 800c2a0:	e005      	b.n	800c2ae <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c2ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c2ae:	69fb      	ldr	r3, [r7, #28]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f000 8107 	beq.w	800c4c4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	685a      	ldr	r2, [r3, #4]
 800c2ba:	4613      	mov	r3, r2
 800c2bc:	005b      	lsls	r3, r3, #1
 800c2be:	4413      	add	r3, r2
 800c2c0:	69fa      	ldr	r2, [r7, #28]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	d305      	bcc.n	800c2d2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c2cc:	69fa      	ldr	r2, [r7, #28]
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d903      	bls.n	800c2da <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c2d8:	e0f4      	b.n	800c4c4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c2da:	69fb      	ldr	r3, [r7, #28]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	461c      	mov	r4, r3
 800c2e0:	4615      	mov	r5, r2
 800c2e2:	f04f 0200 	mov.w	r2, #0
 800c2e6:	f04f 0300 	mov.w	r3, #0
 800c2ea:	022b      	lsls	r3, r5, #8
 800c2ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800c2f0:	0222      	lsls	r2, r4, #8
 800c2f2:	68f9      	ldr	r1, [r7, #12]
 800c2f4:	6849      	ldr	r1, [r1, #4]
 800c2f6:	0849      	lsrs	r1, r1, #1
 800c2f8:	2000      	movs	r0, #0
 800c2fa:	4688      	mov	r8, r1
 800c2fc:	4681      	mov	r9, r0
 800c2fe:	eb12 0a08 	adds.w	sl, r2, r8
 800c302:	eb43 0b09 	adc.w	fp, r3, r9
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	685b      	ldr	r3, [r3, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	603b      	str	r3, [r7, #0]
 800c30e:	607a      	str	r2, [r7, #4]
 800c310:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c314:	4650      	mov	r0, sl
 800c316:	4659      	mov	r1, fp
 800c318:	f7f4 fcb6 	bl	8000c88 <__aeabi_uldivmod>
 800c31c:	4602      	mov	r2, r0
 800c31e:	460b      	mov	r3, r1
 800c320:	4613      	mov	r3, r2
 800c322:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c32a:	d308      	bcc.n	800c33e <UART_SetConfig+0x2b2>
 800c32c:	69bb      	ldr	r3, [r7, #24]
 800c32e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c332:	d204      	bcs.n	800c33e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	69ba      	ldr	r2, [r7, #24]
 800c33a:	60da      	str	r2, [r3, #12]
 800c33c:	e0c2      	b.n	800c4c4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800c33e:	2301      	movs	r3, #1
 800c340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c344:	e0be      	b.n	800c4c4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	69db      	ldr	r3, [r3, #28]
 800c34a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c34e:	d16a      	bne.n	800c426 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800c350:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c354:	2b08      	cmp	r3, #8
 800c356:	d834      	bhi.n	800c3c2 <UART_SetConfig+0x336>
 800c358:	a201      	add	r2, pc, #4	@ (adr r2, 800c360 <UART_SetConfig+0x2d4>)
 800c35a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c35e:	bf00      	nop
 800c360:	0800c385 	.word	0x0800c385
 800c364:	0800c3a5 	.word	0x0800c3a5
 800c368:	0800c3ad 	.word	0x0800c3ad
 800c36c:	0800c3c3 	.word	0x0800c3c3
 800c370:	0800c3b3 	.word	0x0800c3b3
 800c374:	0800c3c3 	.word	0x0800c3c3
 800c378:	0800c3c3 	.word	0x0800c3c3
 800c37c:	0800c3c3 	.word	0x0800c3c3
 800c380:	0800c3bb 	.word	0x0800c3bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c384:	f7fd fc58 	bl	8009c38 <HAL_RCC_GetPCLK1Freq>
 800c388:	61f8      	str	r0, [r7, #28]
        break;
 800c38a:	e020      	b.n	800c3ce <UART_SetConfig+0x342>
 800c38c:	efff69f3 	.word	0xefff69f3
 800c390:	40008000 	.word	0x40008000
 800c394:	40013800 	.word	0x40013800
 800c398:	40021000 	.word	0x40021000
 800c39c:	40004400 	.word	0x40004400
 800c3a0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c3a4:	f7fd fc5e 	bl	8009c64 <HAL_RCC_GetPCLK2Freq>
 800c3a8:	61f8      	str	r0, [r7, #28]
        break;
 800c3aa:	e010      	b.n	800c3ce <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c3ac:	4b4c      	ldr	r3, [pc, #304]	@ (800c4e0 <UART_SetConfig+0x454>)
 800c3ae:	61fb      	str	r3, [r7, #28]
        break;
 800c3b0:	e00d      	b.n	800c3ce <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c3b2:	f7fd fba9 	bl	8009b08 <HAL_RCC_GetSysClockFreq>
 800c3b6:	61f8      	str	r0, [r7, #28]
        break;
 800c3b8:	e009      	b.n	800c3ce <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c3ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c3be:	61fb      	str	r3, [r7, #28]
        break;
 800c3c0:	e005      	b.n	800c3ce <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c3cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d077      	beq.n	800c4c4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c3d4:	69fb      	ldr	r3, [r7, #28]
 800c3d6:	005a      	lsls	r2, r3, #1
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	685b      	ldr	r3, [r3, #4]
 800c3dc:	085b      	lsrs	r3, r3, #1
 800c3de:	441a      	add	r2, r3
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c3ea:	69bb      	ldr	r3, [r7, #24]
 800c3ec:	2b0f      	cmp	r3, #15
 800c3ee:	d916      	bls.n	800c41e <UART_SetConfig+0x392>
 800c3f0:	69bb      	ldr	r3, [r7, #24]
 800c3f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c3f6:	d212      	bcs.n	800c41e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c3f8:	69bb      	ldr	r3, [r7, #24]
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	f023 030f 	bic.w	r3, r3, #15
 800c400:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c402:	69bb      	ldr	r3, [r7, #24]
 800c404:	085b      	lsrs	r3, r3, #1
 800c406:	b29b      	uxth	r3, r3
 800c408:	f003 0307 	and.w	r3, r3, #7
 800c40c:	b29a      	uxth	r2, r3
 800c40e:	8afb      	ldrh	r3, [r7, #22]
 800c410:	4313      	orrs	r3, r2
 800c412:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	8afa      	ldrh	r2, [r7, #22]
 800c41a:	60da      	str	r2, [r3, #12]
 800c41c:	e052      	b.n	800c4c4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800c41e:	2301      	movs	r3, #1
 800c420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c424:	e04e      	b.n	800c4c4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c426:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c42a:	2b08      	cmp	r3, #8
 800c42c:	d827      	bhi.n	800c47e <UART_SetConfig+0x3f2>
 800c42e:	a201      	add	r2, pc, #4	@ (adr r2, 800c434 <UART_SetConfig+0x3a8>)
 800c430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c434:	0800c459 	.word	0x0800c459
 800c438:	0800c461 	.word	0x0800c461
 800c43c:	0800c469 	.word	0x0800c469
 800c440:	0800c47f 	.word	0x0800c47f
 800c444:	0800c46f 	.word	0x0800c46f
 800c448:	0800c47f 	.word	0x0800c47f
 800c44c:	0800c47f 	.word	0x0800c47f
 800c450:	0800c47f 	.word	0x0800c47f
 800c454:	0800c477 	.word	0x0800c477
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c458:	f7fd fbee 	bl	8009c38 <HAL_RCC_GetPCLK1Freq>
 800c45c:	61f8      	str	r0, [r7, #28]
        break;
 800c45e:	e014      	b.n	800c48a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c460:	f7fd fc00 	bl	8009c64 <HAL_RCC_GetPCLK2Freq>
 800c464:	61f8      	str	r0, [r7, #28]
        break;
 800c466:	e010      	b.n	800c48a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c468:	4b1d      	ldr	r3, [pc, #116]	@ (800c4e0 <UART_SetConfig+0x454>)
 800c46a:	61fb      	str	r3, [r7, #28]
        break;
 800c46c:	e00d      	b.n	800c48a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c46e:	f7fd fb4b 	bl	8009b08 <HAL_RCC_GetSysClockFreq>
 800c472:	61f8      	str	r0, [r7, #28]
        break;
 800c474:	e009      	b.n	800c48a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c47a:	61fb      	str	r3, [r7, #28]
        break;
 800c47c:	e005      	b.n	800c48a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800c47e:	2300      	movs	r3, #0
 800c480:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c482:	2301      	movs	r3, #1
 800c484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800c488:	bf00      	nop
    }

    if (pclk != 0U)
 800c48a:	69fb      	ldr	r3, [r7, #28]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d019      	beq.n	800c4c4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	085a      	lsrs	r2, r3, #1
 800c496:	69fb      	ldr	r3, [r7, #28]
 800c498:	441a      	add	r2, r3
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c4a4:	69bb      	ldr	r3, [r7, #24]
 800c4a6:	2b0f      	cmp	r3, #15
 800c4a8:	d909      	bls.n	800c4be <UART_SetConfig+0x432>
 800c4aa:	69bb      	ldr	r3, [r7, #24]
 800c4ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c4b0:	d205      	bcs.n	800c4be <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c4b2:	69bb      	ldr	r3, [r7, #24]
 800c4b4:	b29a      	uxth	r2, r3
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	60da      	str	r2, [r3, #12]
 800c4bc:	e002      	b.n	800c4c4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2200      	movs	r2, #0
 800c4c8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800c4d0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3728      	adds	r7, #40	@ 0x28
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c4de:	bf00      	nop
 800c4e0:	00f42400 	.word	0x00f42400

0800c4e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4f0:	f003 0308 	and.w	r3, r3, #8
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d00a      	beq.n	800c50e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	685b      	ldr	r3, [r3, #4]
 800c4fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	430a      	orrs	r2, r1
 800c50c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c512:	f003 0301 	and.w	r3, r3, #1
 800c516:	2b00      	cmp	r3, #0
 800c518:	d00a      	beq.n	800c530 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	685b      	ldr	r3, [r3, #4]
 800c520:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	430a      	orrs	r2, r1
 800c52e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c534:	f003 0302 	and.w	r3, r3, #2
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d00a      	beq.n	800c552 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	685b      	ldr	r3, [r3, #4]
 800c542:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	430a      	orrs	r2, r1
 800c550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c556:	f003 0304 	and.w	r3, r3, #4
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00a      	beq.n	800c574 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	685b      	ldr	r3, [r3, #4]
 800c564:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	430a      	orrs	r2, r1
 800c572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c578:	f003 0310 	and.w	r3, r3, #16
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d00a      	beq.n	800c596 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	689b      	ldr	r3, [r3, #8]
 800c586:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	430a      	orrs	r2, r1
 800c594:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c59a:	f003 0320 	and.w	r3, r3, #32
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d00a      	beq.n	800c5b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	689b      	ldr	r3, [r3, #8]
 800c5a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	430a      	orrs	r2, r1
 800c5b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d01a      	beq.n	800c5fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	685b      	ldr	r3, [r3, #4]
 800c5ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	430a      	orrs	r2, r1
 800c5d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5e2:	d10a      	bne.n	800c5fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	685b      	ldr	r3, [r3, #4]
 800c5ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	430a      	orrs	r2, r1
 800c5f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c602:	2b00      	cmp	r3, #0
 800c604:	d00a      	beq.n	800c61c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	685b      	ldr	r3, [r3, #4]
 800c60c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	430a      	orrs	r2, r1
 800c61a:	605a      	str	r2, [r3, #4]
  }
}
 800c61c:	bf00      	nop
 800c61e:	370c      	adds	r7, #12
 800c620:	46bd      	mov	sp, r7
 800c622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c626:	4770      	bx	lr

0800c628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b098      	sub	sp, #96	@ 0x60
 800c62c:	af02      	add	r7, sp, #8
 800c62e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2200      	movs	r2, #0
 800c634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c638:	f7f8 fcf6 	bl	8005028 <HAL_GetTick>
 800c63c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f003 0308 	and.w	r3, r3, #8
 800c648:	2b08      	cmp	r3, #8
 800c64a:	d12e      	bne.n	800c6aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c64c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c650:	9300      	str	r3, [sp, #0]
 800c652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c654:	2200      	movs	r2, #0
 800c656:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f000 f88c 	bl	800c778 <UART_WaitOnFlagUntilTimeout>
 800c660:	4603      	mov	r3, r0
 800c662:	2b00      	cmp	r3, #0
 800c664:	d021      	beq.n	800c6aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c66c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c66e:	e853 3f00 	ldrex	r3, [r3]
 800c672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c676:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c67a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	461a      	mov	r2, r3
 800c682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c684:	647b      	str	r3, [r7, #68]	@ 0x44
 800c686:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c688:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c68a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c68c:	e841 2300 	strex	r3, r2, [r1]
 800c690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c694:	2b00      	cmp	r3, #0
 800c696:	d1e6      	bne.n	800c666 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2220      	movs	r2, #32
 800c69c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6a6:	2303      	movs	r3, #3
 800c6a8:	e062      	b.n	800c770 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f003 0304 	and.w	r3, r3, #4
 800c6b4:	2b04      	cmp	r3, #4
 800c6b6:	d149      	bne.n	800c74c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c6b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c6c0:	2200      	movs	r2, #0
 800c6c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f000 f856 	bl	800c778 <UART_WaitOnFlagUntilTimeout>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d03c      	beq.n	800c74c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6da:	e853 3f00 	ldrex	r3, [r3]
 800c6de:	623b      	str	r3, [r7, #32]
   return(result);
 800c6e0:	6a3b      	ldr	r3, [r7, #32]
 800c6e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c6e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6f0:	633b      	str	r3, [r7, #48]	@ 0x30
 800c6f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c6f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6f8:	e841 2300 	strex	r3, r2, [r1]
 800c6fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c700:	2b00      	cmp	r3, #0
 800c702:	d1e6      	bne.n	800c6d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	3308      	adds	r3, #8
 800c70a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	e853 3f00 	ldrex	r3, [r3]
 800c712:	60fb      	str	r3, [r7, #12]
   return(result);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f023 0301 	bic.w	r3, r3, #1
 800c71a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	3308      	adds	r3, #8
 800c722:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c724:	61fa      	str	r2, [r7, #28]
 800c726:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c728:	69b9      	ldr	r1, [r7, #24]
 800c72a:	69fa      	ldr	r2, [r7, #28]
 800c72c:	e841 2300 	strex	r3, r2, [r1]
 800c730:	617b      	str	r3, [r7, #20]
   return(result);
 800c732:	697b      	ldr	r3, [r7, #20]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d1e5      	bne.n	800c704 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2220      	movs	r2, #32
 800c73c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	2200      	movs	r2, #0
 800c744:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c748:	2303      	movs	r3, #3
 800c74a:	e011      	b.n	800c770 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2220      	movs	r2, #32
 800c750:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	2220      	movs	r2, #32
 800c756:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	2200      	movs	r2, #0
 800c75e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2200      	movs	r2, #0
 800c764:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2200      	movs	r2, #0
 800c76a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800c76e:	2300      	movs	r3, #0
}
 800c770:	4618      	mov	r0, r3
 800c772:	3758      	adds	r7, #88	@ 0x58
 800c774:	46bd      	mov	sp, r7
 800c776:	bd80      	pop	{r7, pc}

0800c778 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	60f8      	str	r0, [r7, #12]
 800c780:	60b9      	str	r1, [r7, #8]
 800c782:	603b      	str	r3, [r7, #0]
 800c784:	4613      	mov	r3, r2
 800c786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c788:	e04f      	b.n	800c82a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c790:	d04b      	beq.n	800c82a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c792:	f7f8 fc49 	bl	8005028 <HAL_GetTick>
 800c796:	4602      	mov	r2, r0
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	1ad3      	subs	r3, r2, r3
 800c79c:	69ba      	ldr	r2, [r7, #24]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d302      	bcc.n	800c7a8 <UART_WaitOnFlagUntilTimeout+0x30>
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d101      	bne.n	800c7ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c7a8:	2303      	movs	r3, #3
 800c7aa:	e04e      	b.n	800c84a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f003 0304 	and.w	r3, r3, #4
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d037      	beq.n	800c82a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	2b80      	cmp	r3, #128	@ 0x80
 800c7be:	d034      	beq.n	800c82a <UART_WaitOnFlagUntilTimeout+0xb2>
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	2b40      	cmp	r3, #64	@ 0x40
 800c7c4:	d031      	beq.n	800c82a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	69db      	ldr	r3, [r3, #28]
 800c7cc:	f003 0308 	and.w	r3, r3, #8
 800c7d0:	2b08      	cmp	r3, #8
 800c7d2:	d110      	bne.n	800c7f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	2208      	movs	r2, #8
 800c7da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c7dc:	68f8      	ldr	r0, [r7, #12]
 800c7de:	f000 f8ff 	bl	800c9e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	2208      	movs	r2, #8
 800c7e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	e029      	b.n	800c84a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	69db      	ldr	r3, [r3, #28]
 800c7fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c804:	d111      	bne.n	800c82a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c80e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	f000 f8e5 	bl	800c9e0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	2220      	movs	r2, #32
 800c81a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	2200      	movs	r2, #0
 800c822:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800c826:	2303      	movs	r3, #3
 800c828:	e00f      	b.n	800c84a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	69da      	ldr	r2, [r3, #28]
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	4013      	ands	r3, r2
 800c834:	68ba      	ldr	r2, [r7, #8]
 800c836:	429a      	cmp	r2, r3
 800c838:	bf0c      	ite	eq
 800c83a:	2301      	moveq	r3, #1
 800c83c:	2300      	movne	r3, #0
 800c83e:	b2db      	uxtb	r3, r3
 800c840:	461a      	mov	r2, r3
 800c842:	79fb      	ldrb	r3, [r7, #7]
 800c844:	429a      	cmp	r2, r3
 800c846:	d0a0      	beq.n	800c78a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c848:	2300      	movs	r3, #0
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3710      	adds	r7, #16
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
	...

0800c854 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b096      	sub	sp, #88	@ 0x58
 800c858:	af00      	add	r7, sp, #0
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	4613      	mov	r3, r2
 800c860:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	68ba      	ldr	r2, [r7, #8]
 800c866:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	88fa      	ldrh	r2, [r7, #6]
 800c86c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	2200      	movs	r2, #0
 800c874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	2222      	movs	r2, #34	@ 0x22
 800c87c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c884:	2b00      	cmp	r3, #0
 800c886:	d028      	beq.n	800c8da <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c88c:	4a3e      	ldr	r2, [pc, #248]	@ (800c988 <UART_Start_Receive_DMA+0x134>)
 800c88e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c894:	4a3d      	ldr	r2, [pc, #244]	@ (800c98c <UART_Start_Receive_DMA+0x138>)
 800c896:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c89c:	4a3c      	ldr	r2, [pc, #240]	@ (800c990 <UART_Start_Receive_DMA+0x13c>)
 800c89e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	3324      	adds	r3, #36	@ 0x24
 800c8b2:	4619      	mov	r1, r3
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	88fb      	ldrh	r3, [r7, #6]
 800c8bc:	f7f9 fe1c 	bl	80064f8 <HAL_DMA_Start_IT>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d009      	beq.n	800c8da <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	2210      	movs	r2, #16
 800c8ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	2220      	movs	r2, #32
 800c8d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	e051      	b.n	800c97e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	691b      	ldr	r3, [r3, #16]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d018      	beq.n	800c914 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8ea:	e853 3f00 	ldrex	r3, [r3]
 800c8ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c8f6:	657b      	str	r3, [r7, #84]	@ 0x54
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	461a      	mov	r2, r3
 800c8fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c900:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c902:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c904:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c906:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c908:	e841 2300 	strex	r3, r2, [r1]
 800c90c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c90e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c910:	2b00      	cmp	r3, #0
 800c912:	d1e6      	bne.n	800c8e2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	3308      	adds	r3, #8
 800c91a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c91c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c91e:	e853 3f00 	ldrex	r3, [r3]
 800c922:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c926:	f043 0301 	orr.w	r3, r3, #1
 800c92a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	3308      	adds	r3, #8
 800c932:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c934:	637a      	str	r2, [r7, #52]	@ 0x34
 800c936:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c938:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c93a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c93c:	e841 2300 	strex	r3, r2, [r1]
 800c940:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c944:	2b00      	cmp	r3, #0
 800c946:	d1e5      	bne.n	800c914 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	3308      	adds	r3, #8
 800c94e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	e853 3f00 	ldrex	r3, [r3]
 800c956:	613b      	str	r3, [r7, #16]
   return(result);
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c95e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	3308      	adds	r3, #8
 800c966:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c968:	623a      	str	r2, [r7, #32]
 800c96a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c96c:	69f9      	ldr	r1, [r7, #28]
 800c96e:	6a3a      	ldr	r2, [r7, #32]
 800c970:	e841 2300 	strex	r3, r2, [r1]
 800c974:	61bb      	str	r3, [r7, #24]
   return(result);
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d1e5      	bne.n	800c948 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800c97c:	2300      	movs	r3, #0
}
 800c97e:	4618      	mov	r0, r3
 800c980:	3758      	adds	r7, #88	@ 0x58
 800c982:	46bd      	mov	sp, r7
 800c984:	bd80      	pop	{r7, pc}
 800c986:	bf00      	nop
 800c988:	0800cb5f 	.word	0x0800cb5f
 800c98c:	0800cc8b 	.word	0x0800cc8b
 800c990:	0800ccc9 	.word	0x0800ccc9

0800c994 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c994:	b480      	push	{r7}
 800c996:	b089      	sub	sp, #36	@ 0x24
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	e853 3f00 	ldrex	r3, [r3]
 800c9a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c9b0:	61fb      	str	r3, [r7, #28]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	461a      	mov	r2, r3
 800c9b8:	69fb      	ldr	r3, [r7, #28]
 800c9ba:	61bb      	str	r3, [r7, #24]
 800c9bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9be:	6979      	ldr	r1, [r7, #20]
 800c9c0:	69ba      	ldr	r2, [r7, #24]
 800c9c2:	e841 2300 	strex	r3, r2, [r1]
 800c9c6:	613b      	str	r3, [r7, #16]
   return(result);
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1e6      	bne.n	800c99c <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2220      	movs	r2, #32
 800c9d2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800c9d4:	bf00      	nop
 800c9d6:	3724      	adds	r7, #36	@ 0x24
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c9e0:	b480      	push	{r7}
 800c9e2:	b095      	sub	sp, #84	@ 0x54
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9f0:	e853 3f00 	ldrex	r3, [r3]
 800c9f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c9f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	461a      	mov	r2, r3
 800ca04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca06:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ca0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ca0e:	e841 2300 	strex	r3, r2, [r1]
 800ca12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ca14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d1e6      	bne.n	800c9e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	3308      	adds	r3, #8
 800ca20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca22:	6a3b      	ldr	r3, [r7, #32]
 800ca24:	e853 3f00 	ldrex	r3, [r3]
 800ca28:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca2a:	69fb      	ldr	r3, [r7, #28]
 800ca2c:	f023 0301 	bic.w	r3, r3, #1
 800ca30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	3308      	adds	r3, #8
 800ca38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ca3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca42:	e841 2300 	strex	r3, r2, [r1]
 800ca46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d1e5      	bne.n	800ca1a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca52:	2b01      	cmp	r3, #1
 800ca54:	d118      	bne.n	800ca88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	e853 3f00 	ldrex	r3, [r3]
 800ca62:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca64:	68bb      	ldr	r3, [r7, #8]
 800ca66:	f023 0310 	bic.w	r3, r3, #16
 800ca6a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	461a      	mov	r2, r3
 800ca72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca74:	61bb      	str	r3, [r7, #24]
 800ca76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca78:	6979      	ldr	r1, [r7, #20]
 800ca7a:	69ba      	ldr	r2, [r7, #24]
 800ca7c:	e841 2300 	strex	r3, r2, [r1]
 800ca80:	613b      	str	r3, [r7, #16]
   return(result);
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d1e6      	bne.n	800ca56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2220      	movs	r2, #32
 800ca8c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2200      	movs	r2, #0
 800ca94:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ca9c:	bf00      	nop
 800ca9e:	3754      	adds	r7, #84	@ 0x54
 800caa0:	46bd      	mov	sp, r7
 800caa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa6:	4770      	bx	lr

0800caa8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b090      	sub	sp, #64	@ 0x40
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cab4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f003 0320 	and.w	r3, r3, #32
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d137      	bne.n	800cb34 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800cac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cac6:	2200      	movs	r2, #0
 800cac8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800cacc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	3308      	adds	r3, #8
 800cad2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cad6:	e853 3f00 	ldrex	r3, [r3]
 800cada:	623b      	str	r3, [r7, #32]
   return(result);
 800cadc:	6a3b      	ldr	r3, [r7, #32]
 800cade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	3308      	adds	r3, #8
 800caea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800caec:	633a      	str	r2, [r7, #48]	@ 0x30
 800caee:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800caf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800caf4:	e841 2300 	strex	r3, r2, [r1]
 800caf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d1e5      	bne.n	800cacc <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cb00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	e853 3f00 	ldrex	r3, [r3]
 800cb0c:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb14:	637b      	str	r3, [r7, #52]	@ 0x34
 800cb16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb1e:	61fb      	str	r3, [r7, #28]
 800cb20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb22:	69b9      	ldr	r1, [r7, #24]
 800cb24:	69fa      	ldr	r2, [r7, #28]
 800cb26:	e841 2300 	strex	r3, r2, [r1]
 800cb2a:	617b      	str	r3, [r7, #20]
   return(result);
 800cb2c:	697b      	ldr	r3, [r7, #20]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d1e6      	bne.n	800cb00 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cb32:	e002      	b.n	800cb3a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800cb34:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cb36:	f7ff fa74 	bl	800c022 <HAL_UART_TxCpltCallback>
}
 800cb3a:	bf00      	nop
 800cb3c:	3740      	adds	r7, #64	@ 0x40
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd80      	pop	{r7, pc}

0800cb42 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cb42:	b580      	push	{r7, lr}
 800cb44:	b084      	sub	sp, #16
 800cb46:	af00      	add	r7, sp, #0
 800cb48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb4e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800cb50:	68f8      	ldr	r0, [r7, #12]
 800cb52:	f7ff fa70 	bl	800c036 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb56:	bf00      	nop
 800cb58:	3710      	adds	r7, #16
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}

0800cb5e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb5e:	b580      	push	{r7, lr}
 800cb60:	b09c      	sub	sp, #112	@ 0x70
 800cb62:	af00      	add	r7, sp, #0
 800cb64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb6a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f003 0320 	and.w	r3, r3, #32
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d171      	bne.n	800cc5e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800cb7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cb82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb8a:	e853 3f00 	ldrex	r3, [r3]
 800cb8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cb90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cb92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb96:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	461a      	mov	r2, r3
 800cb9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cba0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cba2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cba4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cba6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cba8:	e841 2300 	strex	r3, r2, [r1]
 800cbac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cbae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d1e6      	bne.n	800cb82 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	3308      	adds	r3, #8
 800cbba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbbe:	e853 3f00 	ldrex	r3, [r3]
 800cbc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cbc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbc6:	f023 0301 	bic.w	r3, r3, #1
 800cbca:	667b      	str	r3, [r7, #100]	@ 0x64
 800cbcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	3308      	adds	r3, #8
 800cbd2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cbd4:	647a      	str	r2, [r7, #68]	@ 0x44
 800cbd6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbd8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cbda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cbdc:	e841 2300 	strex	r3, r2, [r1]
 800cbe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cbe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d1e5      	bne.n	800cbb4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cbe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	3308      	adds	r3, #8
 800cbee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf2:	e853 3f00 	ldrex	r3, [r3]
 800cbf6:	623b      	str	r3, [r7, #32]
   return(result);
 800cbf8:	6a3b      	ldr	r3, [r7, #32]
 800cbfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cbfe:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	3308      	adds	r3, #8
 800cc06:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cc08:	633a      	str	r2, [r7, #48]	@ 0x30
 800cc0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc10:	e841 2300 	strex	r3, r2, [r1]
 800cc14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cc16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d1e5      	bne.n	800cbe8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cc1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc1e:	2220      	movs	r2, #32
 800cc20:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d118      	bne.n	800cc5e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc32:	693b      	ldr	r3, [r7, #16]
 800cc34:	e853 3f00 	ldrex	r3, [r3]
 800cc38:	60fb      	str	r3, [r7, #12]
   return(result);
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	f023 0310 	bic.w	r3, r3, #16
 800cc40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	461a      	mov	r2, r3
 800cc48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc4a:	61fb      	str	r3, [r7, #28]
 800cc4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc4e:	69b9      	ldr	r1, [r7, #24]
 800cc50:	69fa      	ldr	r2, [r7, #28]
 800cc52:	e841 2300 	strex	r3, r2, [r1]
 800cc56:	617b      	str	r3, [r7, #20]
   return(result);
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d1e6      	bne.n	800cc2c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc60:	2200      	movs	r2, #0
 800cc62:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d107      	bne.n	800cc7c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc6e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800cc72:	4619      	mov	r1, r3
 800cc74:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cc76:	f7ff f9fc 	bl	800c072 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800cc7a:	e002      	b.n	800cc82 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800cc7c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800cc7e:	f7f4 ffa3 	bl	8001bc8 <HAL_UART_RxCpltCallback>
}
 800cc82:	bf00      	nop
 800cc84:	3770      	adds	r7, #112	@ 0x70
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}

0800cc8a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800cc8a:	b580      	push	{r7, lr}
 800cc8c:	b084      	sub	sp, #16
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc96:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2201      	movs	r2, #1
 800cc9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cca2:	2b01      	cmp	r3, #1
 800cca4:	d109      	bne.n	800ccba <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ccac:	085b      	lsrs	r3, r3, #1
 800ccae:	b29b      	uxth	r3, r3
 800ccb0:	4619      	mov	r1, r3
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f7ff f9dd 	bl	800c072 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ccb8:	e002      	b.n	800ccc0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ccba:	68f8      	ldr	r0, [r7, #12]
 800ccbc:	f7ff f9c5 	bl	800c04a <HAL_UART_RxHalfCpltCallback>
}
 800ccc0:	bf00      	nop
 800ccc2:	3710      	adds	r7, #16
 800ccc4:	46bd      	mov	sp, r7
 800ccc6:	bd80      	pop	{r7, pc}

0800ccc8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b086      	sub	sp, #24
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccd4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ccd6:	697b      	ldr	r3, [r7, #20]
 800ccd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ccda:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cce2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	689b      	ldr	r3, [r3, #8]
 800ccea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ccee:	2b80      	cmp	r3, #128	@ 0x80
 800ccf0:	d109      	bne.n	800cd06 <UART_DMAError+0x3e>
 800ccf2:	693b      	ldr	r3, [r7, #16]
 800ccf4:	2b21      	cmp	r3, #33	@ 0x21
 800ccf6:	d106      	bne.n	800cd06 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800cd00:	6978      	ldr	r0, [r7, #20]
 800cd02:	f7ff fe47 	bl	800c994 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	689b      	ldr	r3, [r3, #8]
 800cd0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd10:	2b40      	cmp	r3, #64	@ 0x40
 800cd12:	d109      	bne.n	800cd28 <UART_DMAError+0x60>
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2b22      	cmp	r3, #34	@ 0x22
 800cd18:	d106      	bne.n	800cd28 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800cd22:	6978      	ldr	r0, [r7, #20]
 800cd24:	f7ff fe5c 	bl	800c9e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cd2e:	f043 0210 	orr.w	r2, r3, #16
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cd38:	6978      	ldr	r0, [r7, #20]
 800cd3a:	f7ff f990 	bl	800c05e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cd3e:	bf00      	nop
 800cd40:	3718      	adds	r7, #24
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}

0800cd46 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800cd46:	b480      	push	{r7}
 800cd48:	b085      	sub	sp, #20
 800cd4a:	af00      	add	r7, sp, #0
 800cd4c:	60f8      	str	r0, [r7, #12]
 800cd4e:	4638      	mov	r0, r7
 800cd50:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800cd54:	2300      	movs	r3, #0
}
 800cd56:	4618      	mov	r0, r3
 800cd58:	3714      	adds	r7, #20
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd60:	4770      	bx	lr

0800cd62 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800cd62:	b480      	push	{r7}
 800cd64:	b085      	sub	sp, #20
 800cd66:	af00      	add	r7, sp, #0
 800cd68:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800cd72:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800cd76:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	b29a      	uxth	r2, r3
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800cd82:	2300      	movs	r3, #0
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3714      	adds	r7, #20
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8e:	4770      	bx	lr

0800cd90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b085      	sub	sp, #20
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800cd98:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800cd9c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800cda4:	b29a      	uxth	r2, r3
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	43db      	mvns	r3, r3
 800cdac:	b29b      	uxth	r3, r3
 800cdae:	4013      	ands	r3, r2
 800cdb0:	b29a      	uxth	r2, r3
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800cdb8:	2300      	movs	r3, #0
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3714      	adds	r7, #20
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc4:	4770      	bx	lr

0800cdc6 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800cdc6:	b480      	push	{r7}
 800cdc8:	b083      	sub	sp, #12
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
 800cdce:	460b      	mov	r3, r1
 800cdd0:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800cdd2:	2300      	movs	r3, #0
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	370c      	adds	r7, #12
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr

0800cde0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800cde0:	b480      	push	{r7}
 800cde2:	b085      	sub	sp, #20
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	60f8      	str	r0, [r7, #12]
 800cde8:	4638      	mov	r0, r7
 800cdea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2200      	movs	r2, #0
 800ce02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800ce0e:	2300      	movs	r3, #0
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3714      	adds	r7, #20
 800ce14:	46bd      	mov	sp, r7
 800ce16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1a:	4770      	bx	lr

0800ce1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b083      	sub	sp, #12
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
 800ce24:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800ce26:	2300      	movs	r3, #0
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	370c      	adds	r7, #12
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b083      	sub	sp, #12
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800ce3c:	2300      	movs	r3, #0
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	370c      	adds	r7, #12
 800ce42:	46bd      	mov	sp, r7
 800ce44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce48:	4770      	bx	lr
	...

0800ce4c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b0a7      	sub	sp, #156	@ 0x9c
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
 800ce54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ce56:	2300      	movs	r3, #0
 800ce58:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ce5c:	687a      	ldr	r2, [r7, #4]
 800ce5e:	683b      	ldr	r3, [r7, #0]
 800ce60:	781b      	ldrb	r3, [r3, #0]
 800ce62:	009b      	lsls	r3, r3, #2
 800ce64:	4413      	add	r3, r2
 800ce66:	881b      	ldrh	r3, [r3, #0]
 800ce68:	b29b      	uxth	r3, r3
 800ce6a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800ce6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce72:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	78db      	ldrb	r3, [r3, #3]
 800ce7a:	2b03      	cmp	r3, #3
 800ce7c:	d81f      	bhi.n	800cebe <USB_ActivateEndpoint+0x72>
 800ce7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce84 <USB_ActivateEndpoint+0x38>)
 800ce80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce84:	0800ce95 	.word	0x0800ce95
 800ce88:	0800ceb1 	.word	0x0800ceb1
 800ce8c:	0800cec7 	.word	0x0800cec7
 800ce90:	0800cea3 	.word	0x0800cea3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800ce94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ce98:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ce9c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800cea0:	e012      	b.n	800cec8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800cea2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800cea6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800ceaa:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800ceae:	e00b      	b.n	800cec8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800ceb0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ceb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ceb8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800cebc:	e004      	b.n	800cec8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800cebe:	2301      	movs	r3, #1
 800cec0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800cec4:	e000      	b.n	800cec8 <USB_ActivateEndpoint+0x7c>
      break;
 800cec6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800cec8:	687a      	ldr	r2, [r7, #4]
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	781b      	ldrb	r3, [r3, #0]
 800cece:	009b      	lsls	r3, r3, #2
 800ced0:	441a      	add	r2, r3
 800ced2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ced6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ceda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cede:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cee6:	b29b      	uxth	r3, r3
 800cee8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ceea:	687a      	ldr	r2, [r7, #4]
 800ceec:	683b      	ldr	r3, [r7, #0]
 800ceee:	781b      	ldrb	r3, [r3, #0]
 800cef0:	009b      	lsls	r3, r3, #2
 800cef2:	4413      	add	r3, r2
 800cef4:	881b      	ldrh	r3, [r3, #0]
 800cef6:	b29b      	uxth	r3, r3
 800cef8:	b21b      	sxth	r3, r3
 800cefa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cefe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf02:	b21a      	sxth	r2, r3
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	b21b      	sxth	r3, r3
 800cf0a:	4313      	orrs	r3, r2
 800cf0c:	b21b      	sxth	r3, r3
 800cf0e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800cf12:	687a      	ldr	r2, [r7, #4]
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	009b      	lsls	r3, r3, #2
 800cf1a:	441a      	add	r2, r3
 800cf1c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800cf20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf30:	b29b      	uxth	r3, r3
 800cf32:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	7b1b      	ldrb	r3, [r3, #12]
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	f040 8180 	bne.w	800d23e <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	785b      	ldrb	r3, [r3, #1]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	f000 8084 	beq.w	800d050 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	61bb      	str	r3, [r7, #24]
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf52:	b29b      	uxth	r3, r3
 800cf54:	461a      	mov	r2, r3
 800cf56:	69bb      	ldr	r3, [r7, #24]
 800cf58:	4413      	add	r3, r2
 800cf5a:	61bb      	str	r3, [r7, #24]
 800cf5c:	683b      	ldr	r3, [r7, #0]
 800cf5e:	781b      	ldrb	r3, [r3, #0]
 800cf60:	00da      	lsls	r2, r3, #3
 800cf62:	69bb      	ldr	r3, [r7, #24]
 800cf64:	4413      	add	r3, r2
 800cf66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cf6a:	617b      	str	r3, [r7, #20]
 800cf6c:	683b      	ldr	r3, [r7, #0]
 800cf6e:	88db      	ldrh	r3, [r3, #6]
 800cf70:	085b      	lsrs	r3, r3, #1
 800cf72:	b29b      	uxth	r3, r3
 800cf74:	005b      	lsls	r3, r3, #1
 800cf76:	b29a      	uxth	r2, r3
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cf7c:	687a      	ldr	r2, [r7, #4]
 800cf7e:	683b      	ldr	r3, [r7, #0]
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	009b      	lsls	r3, r3, #2
 800cf84:	4413      	add	r3, r2
 800cf86:	881b      	ldrh	r3, [r3, #0]
 800cf88:	827b      	strh	r3, [r7, #18]
 800cf8a:	8a7b      	ldrh	r3, [r7, #18]
 800cf8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d01b      	beq.n	800cfcc <USB_ActivateEndpoint+0x180>
 800cf94:	687a      	ldr	r2, [r7, #4]
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	781b      	ldrb	r3, [r3, #0]
 800cf9a:	009b      	lsls	r3, r3, #2
 800cf9c:	4413      	add	r3, r2
 800cf9e:	881b      	ldrh	r3, [r3, #0]
 800cfa0:	b29b      	uxth	r3, r3
 800cfa2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfaa:	823b      	strh	r3, [r7, #16]
 800cfac:	687a      	ldr	r2, [r7, #4]
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	781b      	ldrb	r3, [r3, #0]
 800cfb2:	009b      	lsls	r3, r3, #2
 800cfb4:	441a      	add	r2, r3
 800cfb6:	8a3b      	ldrh	r3, [r7, #16]
 800cfb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cfc4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cfcc:	683b      	ldr	r3, [r7, #0]
 800cfce:	78db      	ldrb	r3, [r3, #3]
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d020      	beq.n	800d016 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cfd4:	687a      	ldr	r2, [r7, #4]
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	781b      	ldrb	r3, [r3, #0]
 800cfda:	009b      	lsls	r3, r3, #2
 800cfdc:	4413      	add	r3, r2
 800cfde:	881b      	ldrh	r3, [r3, #0]
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfe6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cfea:	81bb      	strh	r3, [r7, #12]
 800cfec:	89bb      	ldrh	r3, [r7, #12]
 800cfee:	f083 0320 	eor.w	r3, r3, #32
 800cff2:	81bb      	strh	r3, [r7, #12]
 800cff4:	687a      	ldr	r2, [r7, #4]
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	781b      	ldrb	r3, [r3, #0]
 800cffa:	009b      	lsls	r3, r3, #2
 800cffc:	441a      	add	r2, r3
 800cffe:	89bb      	ldrh	r3, [r7, #12]
 800d000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d008:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d00c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d010:	b29b      	uxth	r3, r3
 800d012:	8013      	strh	r3, [r2, #0]
 800d014:	e3f9      	b.n	800d80a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d016:	687a      	ldr	r2, [r7, #4]
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	781b      	ldrb	r3, [r3, #0]
 800d01c:	009b      	lsls	r3, r3, #2
 800d01e:	4413      	add	r3, r2
 800d020:	881b      	ldrh	r3, [r3, #0]
 800d022:	b29b      	uxth	r3, r3
 800d024:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d028:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d02c:	81fb      	strh	r3, [r7, #14]
 800d02e:	687a      	ldr	r2, [r7, #4]
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	781b      	ldrb	r3, [r3, #0]
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	441a      	add	r2, r3
 800d038:	89fb      	ldrh	r3, [r7, #14]
 800d03a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d03e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d042:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d046:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	8013      	strh	r3, [r2, #0]
 800d04e:	e3dc      	b.n	800d80a <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	633b      	str	r3, [r7, #48]	@ 0x30
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d05a:	b29b      	uxth	r3, r3
 800d05c:	461a      	mov	r2, r3
 800d05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d060:	4413      	add	r3, r2
 800d062:	633b      	str	r3, [r7, #48]	@ 0x30
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	00da      	lsls	r2, r3, #3
 800d06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d06c:	4413      	add	r3, r2
 800d06e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d072:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	88db      	ldrh	r3, [r3, #6]
 800d078:	085b      	lsrs	r3, r3, #1
 800d07a:	b29b      	uxth	r3, r3
 800d07c:	005b      	lsls	r3, r3, #1
 800d07e:	b29a      	uxth	r2, r3
 800d080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d082:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d08e:	b29b      	uxth	r3, r3
 800d090:	461a      	mov	r2, r3
 800d092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d094:	4413      	add	r3, r2
 800d096:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	781b      	ldrb	r3, [r3, #0]
 800d09c:	00da      	lsls	r2, r3, #3
 800d09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0a0:	4413      	add	r3, r2
 800d0a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d0a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0aa:	881b      	ldrh	r3, [r3, #0]
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0b2:	b29a      	uxth	r2, r3
 800d0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b6:	801a      	strh	r2, [r3, #0]
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	691b      	ldr	r3, [r3, #16]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d10a      	bne.n	800d0d6 <USB_ActivateEndpoint+0x28a>
 800d0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c2:	881b      	ldrh	r3, [r3, #0]
 800d0c4:	b29b      	uxth	r3, r3
 800d0c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d0ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d0ce:	b29a      	uxth	r2, r3
 800d0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0d2:	801a      	strh	r2, [r3, #0]
 800d0d4:	e041      	b.n	800d15a <USB_ActivateEndpoint+0x30e>
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	691b      	ldr	r3, [r3, #16]
 800d0da:	2b3e      	cmp	r3, #62	@ 0x3e
 800d0dc:	d81c      	bhi.n	800d118 <USB_ActivateEndpoint+0x2cc>
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	691b      	ldr	r3, [r3, #16]
 800d0e2:	085b      	lsrs	r3, r3, #1
 800d0e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	691b      	ldr	r3, [r3, #16]
 800d0ec:	f003 0301 	and.w	r3, r3, #1
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d004      	beq.n	800d0fe <USB_ActivateEndpoint+0x2b2>
 800d0f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d0f8:	3301      	adds	r3, #1
 800d0fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d100:	881b      	ldrh	r3, [r3, #0]
 800d102:	b29a      	uxth	r2, r3
 800d104:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d108:	b29b      	uxth	r3, r3
 800d10a:	029b      	lsls	r3, r3, #10
 800d10c:	b29b      	uxth	r3, r3
 800d10e:	4313      	orrs	r3, r2
 800d110:	b29a      	uxth	r2, r3
 800d112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d114:	801a      	strh	r2, [r3, #0]
 800d116:	e020      	b.n	800d15a <USB_ActivateEndpoint+0x30e>
 800d118:	683b      	ldr	r3, [r7, #0]
 800d11a:	691b      	ldr	r3, [r3, #16]
 800d11c:	095b      	lsrs	r3, r3, #5
 800d11e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d122:	683b      	ldr	r3, [r7, #0]
 800d124:	691b      	ldr	r3, [r3, #16]
 800d126:	f003 031f 	and.w	r3, r3, #31
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d104      	bne.n	800d138 <USB_ActivateEndpoint+0x2ec>
 800d12e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d132:	3b01      	subs	r3, #1
 800d134:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d13a:	881b      	ldrh	r3, [r3, #0]
 800d13c:	b29a      	uxth	r2, r3
 800d13e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d142:	b29b      	uxth	r3, r3
 800d144:	029b      	lsls	r3, r3, #10
 800d146:	b29b      	uxth	r3, r3
 800d148:	4313      	orrs	r3, r2
 800d14a:	b29b      	uxth	r3, r3
 800d14c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d150:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d154:	b29a      	uxth	r2, r3
 800d156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d158:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d15a:	687a      	ldr	r2, [r7, #4]
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	781b      	ldrb	r3, [r3, #0]
 800d160:	009b      	lsls	r3, r3, #2
 800d162:	4413      	add	r3, r2
 800d164:	881b      	ldrh	r3, [r3, #0]
 800d166:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d168:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d16a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d01b      	beq.n	800d1aa <USB_ActivateEndpoint+0x35e>
 800d172:	687a      	ldr	r2, [r7, #4]
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	781b      	ldrb	r3, [r3, #0]
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	4413      	add	r3, r2
 800d17c:	881b      	ldrh	r3, [r3, #0]
 800d17e:	b29b      	uxth	r3, r3
 800d180:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d188:	843b      	strh	r3, [r7, #32]
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	683b      	ldr	r3, [r7, #0]
 800d18e:	781b      	ldrb	r3, [r3, #0]
 800d190:	009b      	lsls	r3, r3, #2
 800d192:	441a      	add	r2, r3
 800d194:	8c3b      	ldrh	r3, [r7, #32]
 800d196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d19a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d19e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d1a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800d1aa:	683b      	ldr	r3, [r7, #0]
 800d1ac:	781b      	ldrb	r3, [r3, #0]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d124      	bne.n	800d1fc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d1b2:	687a      	ldr	r2, [r7, #4]
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	4413      	add	r3, r2
 800d1bc:	881b      	ldrh	r3, [r3, #0]
 800d1be:	b29b      	uxth	r3, r3
 800d1c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1c8:	83bb      	strh	r3, [r7, #28]
 800d1ca:	8bbb      	ldrh	r3, [r7, #28]
 800d1cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d1d0:	83bb      	strh	r3, [r7, #28]
 800d1d2:	8bbb      	ldrh	r3, [r7, #28]
 800d1d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d1d8:	83bb      	strh	r3, [r7, #28]
 800d1da:	687a      	ldr	r2, [r7, #4]
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	009b      	lsls	r3, r3, #2
 800d1e2:	441a      	add	r2, r3
 800d1e4:	8bbb      	ldrh	r3, [r7, #28]
 800d1e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1f6:	b29b      	uxth	r3, r3
 800d1f8:	8013      	strh	r3, [r2, #0]
 800d1fa:	e306      	b.n	800d80a <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d1fc:	687a      	ldr	r2, [r7, #4]
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	781b      	ldrb	r3, [r3, #0]
 800d202:	009b      	lsls	r3, r3, #2
 800d204:	4413      	add	r3, r2
 800d206:	881b      	ldrh	r3, [r3, #0]
 800d208:	b29b      	uxth	r3, r3
 800d20a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d20e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d212:	83fb      	strh	r3, [r7, #30]
 800d214:	8bfb      	ldrh	r3, [r7, #30]
 800d216:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d21a:	83fb      	strh	r3, [r7, #30]
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	683b      	ldr	r3, [r7, #0]
 800d220:	781b      	ldrb	r3, [r3, #0]
 800d222:	009b      	lsls	r3, r3, #2
 800d224:	441a      	add	r2, r3
 800d226:	8bfb      	ldrh	r3, [r7, #30]
 800d228:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d22c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d230:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d238:	b29b      	uxth	r3, r3
 800d23a:	8013      	strh	r3, [r2, #0]
 800d23c:	e2e5      	b.n	800d80a <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	78db      	ldrb	r3, [r3, #3]
 800d242:	2b02      	cmp	r3, #2
 800d244:	d11e      	bne.n	800d284 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d246:	687a      	ldr	r2, [r7, #4]
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	781b      	ldrb	r3, [r3, #0]
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	4413      	add	r3, r2
 800d250:	881b      	ldrh	r3, [r3, #0]
 800d252:	b29b      	uxth	r3, r3
 800d254:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d258:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d25c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800d260:	687a      	ldr	r2, [r7, #4]
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	781b      	ldrb	r3, [r3, #0]
 800d266:	009b      	lsls	r3, r3, #2
 800d268:	441a      	add	r2, r3
 800d26a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800d26e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d272:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d276:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d27a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d27e:	b29b      	uxth	r3, r3
 800d280:	8013      	strh	r3, [r2, #0]
 800d282:	e01d      	b.n	800d2c0 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d284:	687a      	ldr	r2, [r7, #4]
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	781b      	ldrb	r3, [r3, #0]
 800d28a:	009b      	lsls	r3, r3, #2
 800d28c:	4413      	add	r3, r2
 800d28e:	881b      	ldrh	r3, [r3, #0]
 800d290:	b29b      	uxth	r3, r3
 800d292:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d296:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d29a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	009b      	lsls	r3, r3, #2
 800d2a6:	441a      	add	r2, r3
 800d2a8:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800d2ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d2b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	461a      	mov	r2, r3
 800d2ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d2d0:	4413      	add	r3, r2
 800d2d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	781b      	ldrb	r3, [r3, #0]
 800d2d8:	00da      	lsls	r2, r3, #3
 800d2da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d2dc:	4413      	add	r3, r2
 800d2de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d2e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	891b      	ldrh	r3, [r3, #8]
 800d2e8:	085b      	lsrs	r3, r3, #1
 800d2ea:	b29b      	uxth	r3, r3
 800d2ec:	005b      	lsls	r3, r3, #1
 800d2ee:	b29a      	uxth	r2, r3
 800d2f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d2f2:	801a      	strh	r2, [r3, #0]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	677b      	str	r3, [r7, #116]	@ 0x74
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2fe:	b29b      	uxth	r3, r3
 800d300:	461a      	mov	r2, r3
 800d302:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d304:	4413      	add	r3, r2
 800d306:	677b      	str	r3, [r7, #116]	@ 0x74
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	781b      	ldrb	r3, [r3, #0]
 800d30c:	00da      	lsls	r2, r3, #3
 800d30e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d310:	4413      	add	r3, r2
 800d312:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d316:	673b      	str	r3, [r7, #112]	@ 0x70
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	895b      	ldrh	r3, [r3, #10]
 800d31c:	085b      	lsrs	r3, r3, #1
 800d31e:	b29b      	uxth	r3, r3
 800d320:	005b      	lsls	r3, r3, #1
 800d322:	b29a      	uxth	r2, r3
 800d324:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d326:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800d328:	683b      	ldr	r3, [r7, #0]
 800d32a:	785b      	ldrb	r3, [r3, #1]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	f040 81af 	bne.w	800d690 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d332:	687a      	ldr	r2, [r7, #4]
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	781b      	ldrb	r3, [r3, #0]
 800d338:	009b      	lsls	r3, r3, #2
 800d33a:	4413      	add	r3, r2
 800d33c:	881b      	ldrh	r3, [r3, #0]
 800d33e:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800d342:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800d346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d01d      	beq.n	800d38a <USB_ActivateEndpoint+0x53e>
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	781b      	ldrb	r3, [r3, #0]
 800d354:	009b      	lsls	r3, r3, #2
 800d356:	4413      	add	r3, r2
 800d358:	881b      	ldrh	r3, [r3, #0]
 800d35a:	b29b      	uxth	r3, r3
 800d35c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d360:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d364:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800d368:	687a      	ldr	r2, [r7, #4]
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	009b      	lsls	r3, r3, #2
 800d370:	441a      	add	r2, r3
 800d372:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800d376:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d37a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d37e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d386:	b29b      	uxth	r3, r3
 800d388:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d38a:	687a      	ldr	r2, [r7, #4]
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	009b      	lsls	r3, r3, #2
 800d392:	4413      	add	r3, r2
 800d394:	881b      	ldrh	r3, [r3, #0]
 800d396:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800d39a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800d39e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d01d      	beq.n	800d3e2 <USB_ActivateEndpoint+0x596>
 800d3a6:	687a      	ldr	r2, [r7, #4]
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	009b      	lsls	r3, r3, #2
 800d3ae:	4413      	add	r3, r2
 800d3b0:	881b      	ldrh	r3, [r3, #0]
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d3bc:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800d3c0:	687a      	ldr	r2, [r7, #4]
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	781b      	ldrb	r3, [r3, #0]
 800d3c6:	009b      	lsls	r3, r3, #2
 800d3c8:	441a      	add	r2, r3
 800d3ca:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d3de:	b29b      	uxth	r3, r3
 800d3e0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d3e2:	683b      	ldr	r3, [r7, #0]
 800d3e4:	785b      	ldrb	r3, [r3, #1]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d16b      	bne.n	800d4c2 <USB_ActivateEndpoint+0x676>
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3f4:	b29b      	uxth	r3, r3
 800d3f6:	461a      	mov	r2, r3
 800d3f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3fa:	4413      	add	r3, r2
 800d3fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	00da      	lsls	r2, r3, #3
 800d404:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d406:	4413      	add	r3, r2
 800d408:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d40c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d40e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d410:	881b      	ldrh	r3, [r3, #0]
 800d412:	b29b      	uxth	r3, r3
 800d414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d418:	b29a      	uxth	r2, r3
 800d41a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d41c:	801a      	strh	r2, [r3, #0]
 800d41e:	683b      	ldr	r3, [r7, #0]
 800d420:	691b      	ldr	r3, [r3, #16]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d10a      	bne.n	800d43c <USB_ActivateEndpoint+0x5f0>
 800d426:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d428:	881b      	ldrh	r3, [r3, #0]
 800d42a:	b29b      	uxth	r3, r3
 800d42c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d430:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d434:	b29a      	uxth	r2, r3
 800d436:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d438:	801a      	strh	r2, [r3, #0]
 800d43a:	e05d      	b.n	800d4f8 <USB_ActivateEndpoint+0x6ac>
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	691b      	ldr	r3, [r3, #16]
 800d440:	2b3e      	cmp	r3, #62	@ 0x3e
 800d442:	d81c      	bhi.n	800d47e <USB_ActivateEndpoint+0x632>
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	691b      	ldr	r3, [r3, #16]
 800d448:	085b      	lsrs	r3, r3, #1
 800d44a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	691b      	ldr	r3, [r3, #16]
 800d452:	f003 0301 	and.w	r3, r3, #1
 800d456:	2b00      	cmp	r3, #0
 800d458:	d004      	beq.n	800d464 <USB_ActivateEndpoint+0x618>
 800d45a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d45e:	3301      	adds	r3, #1
 800d460:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d466:	881b      	ldrh	r3, [r3, #0]
 800d468:	b29a      	uxth	r2, r3
 800d46a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d46e:	b29b      	uxth	r3, r3
 800d470:	029b      	lsls	r3, r3, #10
 800d472:	b29b      	uxth	r3, r3
 800d474:	4313      	orrs	r3, r2
 800d476:	b29a      	uxth	r2, r3
 800d478:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d47a:	801a      	strh	r2, [r3, #0]
 800d47c:	e03c      	b.n	800d4f8 <USB_ActivateEndpoint+0x6ac>
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	691b      	ldr	r3, [r3, #16]
 800d482:	095b      	lsrs	r3, r3, #5
 800d484:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	691b      	ldr	r3, [r3, #16]
 800d48c:	f003 031f 	and.w	r3, r3, #31
 800d490:	2b00      	cmp	r3, #0
 800d492:	d104      	bne.n	800d49e <USB_ActivateEndpoint+0x652>
 800d494:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d498:	3b01      	subs	r3, #1
 800d49a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d49e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4a0:	881b      	ldrh	r3, [r3, #0]
 800d4a2:	b29a      	uxth	r2, r3
 800d4a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d4a8:	b29b      	uxth	r3, r3
 800d4aa:	029b      	lsls	r3, r3, #10
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	4313      	orrs	r3, r2
 800d4b0:	b29b      	uxth	r3, r3
 800d4b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4ba:	b29a      	uxth	r2, r3
 800d4bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d4be:	801a      	strh	r2, [r3, #0]
 800d4c0:	e01a      	b.n	800d4f8 <USB_ActivateEndpoint+0x6ac>
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	785b      	ldrb	r3, [r3, #1]
 800d4c6:	2b01      	cmp	r3, #1
 800d4c8:	d116      	bne.n	800d4f8 <USB_ActivateEndpoint+0x6ac>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	657b      	str	r3, [r7, #84]	@ 0x54
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4da:	4413      	add	r3, r2
 800d4dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	781b      	ldrb	r3, [r3, #0]
 800d4e2:	00da      	lsls	r2, r3, #3
 800d4e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4e6:	4413      	add	r3, r2
 800d4e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d4ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	691b      	ldr	r3, [r3, #16]
 800d4f2:	b29a      	uxth	r2, r3
 800d4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4f6:	801a      	strh	r2, [r3, #0]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	785b      	ldrb	r3, [r3, #1]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d16b      	bne.n	800d5dc <USB_ActivateEndpoint+0x790>
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d50e:	b29b      	uxth	r3, r3
 800d510:	461a      	mov	r2, r3
 800d512:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d514:	4413      	add	r3, r2
 800d516:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	781b      	ldrb	r3, [r3, #0]
 800d51c:	00da      	lsls	r2, r3, #3
 800d51e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d520:	4413      	add	r3, r2
 800d522:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d526:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d52a:	881b      	ldrh	r3, [r3, #0]
 800d52c:	b29b      	uxth	r3, r3
 800d52e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d532:	b29a      	uxth	r2, r3
 800d534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d536:	801a      	strh	r2, [r3, #0]
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	691b      	ldr	r3, [r3, #16]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d10a      	bne.n	800d556 <USB_ActivateEndpoint+0x70a>
 800d540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d542:	881b      	ldrh	r3, [r3, #0]
 800d544:	b29b      	uxth	r3, r3
 800d546:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d54a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d54e:	b29a      	uxth	r2, r3
 800d550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d552:	801a      	strh	r2, [r3, #0]
 800d554:	e05b      	b.n	800d60e <USB_ActivateEndpoint+0x7c2>
 800d556:	683b      	ldr	r3, [r7, #0]
 800d558:	691b      	ldr	r3, [r3, #16]
 800d55a:	2b3e      	cmp	r3, #62	@ 0x3e
 800d55c:	d81c      	bhi.n	800d598 <USB_ActivateEndpoint+0x74c>
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	691b      	ldr	r3, [r3, #16]
 800d562:	085b      	lsrs	r3, r3, #1
 800d564:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d568:	683b      	ldr	r3, [r7, #0]
 800d56a:	691b      	ldr	r3, [r3, #16]
 800d56c:	f003 0301 	and.w	r3, r3, #1
 800d570:	2b00      	cmp	r3, #0
 800d572:	d004      	beq.n	800d57e <USB_ActivateEndpoint+0x732>
 800d574:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d578:	3301      	adds	r3, #1
 800d57a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d57e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d580:	881b      	ldrh	r3, [r3, #0]
 800d582:	b29a      	uxth	r2, r3
 800d584:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d588:	b29b      	uxth	r3, r3
 800d58a:	029b      	lsls	r3, r3, #10
 800d58c:	b29b      	uxth	r3, r3
 800d58e:	4313      	orrs	r3, r2
 800d590:	b29a      	uxth	r2, r3
 800d592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d594:	801a      	strh	r2, [r3, #0]
 800d596:	e03a      	b.n	800d60e <USB_ActivateEndpoint+0x7c2>
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	691b      	ldr	r3, [r3, #16]
 800d59c:	095b      	lsrs	r3, r3, #5
 800d59e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	691b      	ldr	r3, [r3, #16]
 800d5a6:	f003 031f 	and.w	r3, r3, #31
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d104      	bne.n	800d5b8 <USB_ActivateEndpoint+0x76c>
 800d5ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d5b2:	3b01      	subs	r3, #1
 800d5b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d5b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ba:	881b      	ldrh	r3, [r3, #0]
 800d5bc:	b29a      	uxth	r2, r3
 800d5be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d5c2:	b29b      	uxth	r3, r3
 800d5c4:	029b      	lsls	r3, r3, #10
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	4313      	orrs	r3, r2
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d5d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d5d4:	b29a      	uxth	r2, r3
 800d5d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d8:	801a      	strh	r2, [r3, #0]
 800d5da:	e018      	b.n	800d60e <USB_ActivateEndpoint+0x7c2>
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	785b      	ldrb	r3, [r3, #1]
 800d5e0:	2b01      	cmp	r3, #1
 800d5e2:	d114      	bne.n	800d60e <USB_ActivateEndpoint+0x7c2>
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5ea:	b29b      	uxth	r3, r3
 800d5ec:	461a      	mov	r2, r3
 800d5ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d5f0:	4413      	add	r3, r2
 800d5f2:	647b      	str	r3, [r7, #68]	@ 0x44
 800d5f4:	683b      	ldr	r3, [r7, #0]
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	00da      	lsls	r2, r3, #3
 800d5fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d5fc:	4413      	add	r3, r2
 800d5fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d602:	643b      	str	r3, [r7, #64]	@ 0x40
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	b29a      	uxth	r2, r3
 800d60a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d60c:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d60e:	687a      	ldr	r2, [r7, #4]
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	781b      	ldrb	r3, [r3, #0]
 800d614:	009b      	lsls	r3, r3, #2
 800d616:	4413      	add	r3, r2
 800d618:	881b      	ldrh	r3, [r3, #0]
 800d61a:	b29b      	uxth	r3, r3
 800d61c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d620:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d624:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d626:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d628:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d62c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d62e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d630:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d634:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d636:	687a      	ldr	r2, [r7, #4]
 800d638:	683b      	ldr	r3, [r7, #0]
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	009b      	lsls	r3, r3, #2
 800d63e:	441a      	add	r2, r3
 800d640:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d64a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d64e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d652:	b29b      	uxth	r3, r3
 800d654:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d656:	687a      	ldr	r2, [r7, #4]
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	781b      	ldrb	r3, [r3, #0]
 800d65c:	009b      	lsls	r3, r3, #2
 800d65e:	4413      	add	r3, r2
 800d660:	881b      	ldrh	r3, [r3, #0]
 800d662:	b29b      	uxth	r3, r3
 800d664:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d66c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d66e:	687a      	ldr	r2, [r7, #4]
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	781b      	ldrb	r3, [r3, #0]
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	441a      	add	r2, r3
 800d678:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d67a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d67e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d68a:	b29b      	uxth	r3, r3
 800d68c:	8013      	strh	r3, [r2, #0]
 800d68e:	e0bc      	b.n	800d80a <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d690:	687a      	ldr	r2, [r7, #4]
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	009b      	lsls	r3, r3, #2
 800d698:	4413      	add	r3, r2
 800d69a:	881b      	ldrh	r3, [r3, #0]
 800d69c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800d6a0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d6a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	d01d      	beq.n	800d6e8 <USB_ActivateEndpoint+0x89c>
 800d6ac:	687a      	ldr	r2, [r7, #4]
 800d6ae:	683b      	ldr	r3, [r7, #0]
 800d6b0:	781b      	ldrb	r3, [r3, #0]
 800d6b2:	009b      	lsls	r3, r3, #2
 800d6b4:	4413      	add	r3, r2
 800d6b6:	881b      	ldrh	r3, [r3, #0]
 800d6b8:	b29b      	uxth	r3, r3
 800d6ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6c2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800d6c6:	687a      	ldr	r2, [r7, #4]
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	441a      	add	r2, r3
 800d6d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d6d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d6e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6e4:	b29b      	uxth	r3, r3
 800d6e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d6e8:	687a      	ldr	r2, [r7, #4]
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	781b      	ldrb	r3, [r3, #0]
 800d6ee:	009b      	lsls	r3, r3, #2
 800d6f0:	4413      	add	r3, r2
 800d6f2:	881b      	ldrh	r3, [r3, #0]
 800d6f4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800d6f8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800d6fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d700:	2b00      	cmp	r3, #0
 800d702:	d01d      	beq.n	800d740 <USB_ActivateEndpoint+0x8f4>
 800d704:	687a      	ldr	r2, [r7, #4]
 800d706:	683b      	ldr	r3, [r7, #0]
 800d708:	781b      	ldrb	r3, [r3, #0]
 800d70a:	009b      	lsls	r3, r3, #2
 800d70c:	4413      	add	r3, r2
 800d70e:	881b      	ldrh	r3, [r3, #0]
 800d710:	b29b      	uxth	r3, r3
 800d712:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d716:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d71a:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800d71e:	687a      	ldr	r2, [r7, #4]
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	781b      	ldrb	r3, [r3, #0]
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	441a      	add	r2, r3
 800d728:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800d72c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d730:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d734:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d738:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d73c:	b29b      	uxth	r3, r3
 800d73e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	78db      	ldrb	r3, [r3, #3]
 800d744:	2b01      	cmp	r3, #1
 800d746:	d024      	beq.n	800d792 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d748:	687a      	ldr	r2, [r7, #4]
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	781b      	ldrb	r3, [r3, #0]
 800d74e:	009b      	lsls	r3, r3, #2
 800d750:	4413      	add	r3, r2
 800d752:	881b      	ldrh	r3, [r3, #0]
 800d754:	b29b      	uxth	r3, r3
 800d756:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d75a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d75e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d762:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d766:	f083 0320 	eor.w	r3, r3, #32
 800d76a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800d76e:	687a      	ldr	r2, [r7, #4]
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	781b      	ldrb	r3, [r3, #0]
 800d774:	009b      	lsls	r3, r3, #2
 800d776:	441a      	add	r2, r3
 800d778:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800d77c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d784:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	8013      	strh	r3, [r2, #0]
 800d790:	e01d      	b.n	800d7ce <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d792:	687a      	ldr	r2, [r7, #4]
 800d794:	683b      	ldr	r3, [r7, #0]
 800d796:	781b      	ldrb	r3, [r3, #0]
 800d798:	009b      	lsls	r3, r3, #2
 800d79a:	4413      	add	r3, r2
 800d79c:	881b      	ldrh	r3, [r3, #0]
 800d79e:	b29b      	uxth	r3, r3
 800d7a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d7a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d7a8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800d7ac:	687a      	ldr	r2, [r7, #4]
 800d7ae:	683b      	ldr	r3, [r7, #0]
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	009b      	lsls	r3, r3, #2
 800d7b4:	441a      	add	r2, r3
 800d7b6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800d7ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d7c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7ca:	b29b      	uxth	r3, r3
 800d7cc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d7ce:	687a      	ldr	r2, [r7, #4]
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	781b      	ldrb	r3, [r3, #0]
 800d7d4:	009b      	lsls	r3, r3, #2
 800d7d6:	4413      	add	r3, r2
 800d7d8:	881b      	ldrh	r3, [r3, #0]
 800d7da:	b29b      	uxth	r3, r3
 800d7dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d7e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7e4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d7e8:	687a      	ldr	r2, [r7, #4]
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	781b      	ldrb	r3, [r3, #0]
 800d7ee:	009b      	lsls	r3, r3, #2
 800d7f0:	441a      	add	r2, r3
 800d7f2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d7f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d806:	b29b      	uxth	r3, r3
 800d808:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800d80a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800d80e:	4618      	mov	r0, r3
 800d810:	379c      	adds	r7, #156	@ 0x9c
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr
 800d81a:	bf00      	nop

0800d81c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d81c:	b480      	push	{r7}
 800d81e:	b08d      	sub	sp, #52	@ 0x34
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	7b1b      	ldrb	r3, [r3, #12]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	f040 808e 	bne.w	800d94c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	785b      	ldrb	r3, [r3, #1]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d044      	beq.n	800d8c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d838:	687a      	ldr	r2, [r7, #4]
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	781b      	ldrb	r3, [r3, #0]
 800d83e:	009b      	lsls	r3, r3, #2
 800d840:	4413      	add	r3, r2
 800d842:	881b      	ldrh	r3, [r3, #0]
 800d844:	81bb      	strh	r3, [r7, #12]
 800d846:	89bb      	ldrh	r3, [r7, #12]
 800d848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d01b      	beq.n	800d888 <USB_DeactivateEndpoint+0x6c>
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	009b      	lsls	r3, r3, #2
 800d858:	4413      	add	r3, r2
 800d85a:	881b      	ldrh	r3, [r3, #0]
 800d85c:	b29b      	uxth	r3, r3
 800d85e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d862:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d866:	817b      	strh	r3, [r7, #10]
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	781b      	ldrb	r3, [r3, #0]
 800d86e:	009b      	lsls	r3, r3, #2
 800d870:	441a      	add	r2, r3
 800d872:	897b      	ldrh	r3, [r7, #10]
 800d874:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d878:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d87c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d880:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d884:	b29b      	uxth	r3, r3
 800d886:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d888:	687a      	ldr	r2, [r7, #4]
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	781b      	ldrb	r3, [r3, #0]
 800d88e:	009b      	lsls	r3, r3, #2
 800d890:	4413      	add	r3, r2
 800d892:	881b      	ldrh	r3, [r3, #0]
 800d894:	b29b      	uxth	r3, r3
 800d896:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d89a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d89e:	813b      	strh	r3, [r7, #8]
 800d8a0:	687a      	ldr	r2, [r7, #4]
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	781b      	ldrb	r3, [r3, #0]
 800d8a6:	009b      	lsls	r3, r3, #2
 800d8a8:	441a      	add	r2, r3
 800d8aa:	893b      	ldrh	r3, [r7, #8]
 800d8ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d8b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d8b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d8bc:	b29b      	uxth	r3, r3
 800d8be:	8013      	strh	r3, [r2, #0]
 800d8c0:	e192      	b.n	800dbe8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	683b      	ldr	r3, [r7, #0]
 800d8c6:	781b      	ldrb	r3, [r3, #0]
 800d8c8:	009b      	lsls	r3, r3, #2
 800d8ca:	4413      	add	r3, r2
 800d8cc:	881b      	ldrh	r3, [r3, #0]
 800d8ce:	827b      	strh	r3, [r7, #18]
 800d8d0:	8a7b      	ldrh	r3, [r7, #18]
 800d8d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d01b      	beq.n	800d912 <USB_DeactivateEndpoint+0xf6>
 800d8da:	687a      	ldr	r2, [r7, #4]
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	781b      	ldrb	r3, [r3, #0]
 800d8e0:	009b      	lsls	r3, r3, #2
 800d8e2:	4413      	add	r3, r2
 800d8e4:	881b      	ldrh	r3, [r3, #0]
 800d8e6:	b29b      	uxth	r3, r3
 800d8e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d8ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8f0:	823b      	strh	r3, [r7, #16]
 800d8f2:	687a      	ldr	r2, [r7, #4]
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	781b      	ldrb	r3, [r3, #0]
 800d8f8:	009b      	lsls	r3, r3, #2
 800d8fa:	441a      	add	r2, r3
 800d8fc:	8a3b      	ldrh	r3, [r7, #16]
 800d8fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d902:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d906:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d90a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d90e:	b29b      	uxth	r3, r3
 800d910:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d912:	687a      	ldr	r2, [r7, #4]
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	009b      	lsls	r3, r3, #2
 800d91a:	4413      	add	r3, r2
 800d91c:	881b      	ldrh	r3, [r3, #0]
 800d91e:	b29b      	uxth	r3, r3
 800d920:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d924:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d928:	81fb      	strh	r3, [r7, #14]
 800d92a:	687a      	ldr	r2, [r7, #4]
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	781b      	ldrb	r3, [r3, #0]
 800d930:	009b      	lsls	r3, r3, #2
 800d932:	441a      	add	r2, r3
 800d934:	89fb      	ldrh	r3, [r7, #14]
 800d936:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d93a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d93e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d942:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d946:	b29b      	uxth	r3, r3
 800d948:	8013      	strh	r3, [r2, #0]
 800d94a:	e14d      	b.n	800dbe8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800d94c:	683b      	ldr	r3, [r7, #0]
 800d94e:	785b      	ldrb	r3, [r3, #1]
 800d950:	2b00      	cmp	r3, #0
 800d952:	f040 80a5 	bne.w	800daa0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d956:	687a      	ldr	r2, [r7, #4]
 800d958:	683b      	ldr	r3, [r7, #0]
 800d95a:	781b      	ldrb	r3, [r3, #0]
 800d95c:	009b      	lsls	r3, r3, #2
 800d95e:	4413      	add	r3, r2
 800d960:	881b      	ldrh	r3, [r3, #0]
 800d962:	843b      	strh	r3, [r7, #32]
 800d964:	8c3b      	ldrh	r3, [r7, #32]
 800d966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d01b      	beq.n	800d9a6 <USB_DeactivateEndpoint+0x18a>
 800d96e:	687a      	ldr	r2, [r7, #4]
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	781b      	ldrb	r3, [r3, #0]
 800d974:	009b      	lsls	r3, r3, #2
 800d976:	4413      	add	r3, r2
 800d978:	881b      	ldrh	r3, [r3, #0]
 800d97a:	b29b      	uxth	r3, r3
 800d97c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d980:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d984:	83fb      	strh	r3, [r7, #30]
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	781b      	ldrb	r3, [r3, #0]
 800d98c:	009b      	lsls	r3, r3, #2
 800d98e:	441a      	add	r2, r3
 800d990:	8bfb      	ldrh	r3, [r7, #30]
 800d992:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d996:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d99a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d99e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9a2:	b29b      	uxth	r3, r3
 800d9a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d9a6:	687a      	ldr	r2, [r7, #4]
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	781b      	ldrb	r3, [r3, #0]
 800d9ac:	009b      	lsls	r3, r3, #2
 800d9ae:	4413      	add	r3, r2
 800d9b0:	881b      	ldrh	r3, [r3, #0]
 800d9b2:	83bb      	strh	r3, [r7, #28]
 800d9b4:	8bbb      	ldrh	r3, [r7, #28]
 800d9b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d01b      	beq.n	800d9f6 <USB_DeactivateEndpoint+0x1da>
 800d9be:	687a      	ldr	r2, [r7, #4]
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	781b      	ldrb	r3, [r3, #0]
 800d9c4:	009b      	lsls	r3, r3, #2
 800d9c6:	4413      	add	r3, r2
 800d9c8:	881b      	ldrh	r3, [r3, #0]
 800d9ca:	b29b      	uxth	r3, r3
 800d9cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d9d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9d4:	837b      	strh	r3, [r7, #26]
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	781b      	ldrb	r3, [r3, #0]
 800d9dc:	009b      	lsls	r3, r3, #2
 800d9de:	441a      	add	r2, r3
 800d9e0:	8b7b      	ldrh	r3, [r7, #26]
 800d9e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d9f2:	b29b      	uxth	r3, r3
 800d9f4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d9f6:	687a      	ldr	r2, [r7, #4]
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	009b      	lsls	r3, r3, #2
 800d9fe:	4413      	add	r3, r2
 800da00:	881b      	ldrh	r3, [r3, #0]
 800da02:	b29b      	uxth	r3, r3
 800da04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da0c:	833b      	strh	r3, [r7, #24]
 800da0e:	687a      	ldr	r2, [r7, #4]
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	781b      	ldrb	r3, [r3, #0]
 800da14:	009b      	lsls	r3, r3, #2
 800da16:	441a      	add	r2, r3
 800da18:	8b3b      	ldrh	r3, [r7, #24]
 800da1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da26:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800da2a:	b29b      	uxth	r3, r3
 800da2c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800da2e:	687a      	ldr	r2, [r7, #4]
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	4413      	add	r3, r2
 800da38:	881b      	ldrh	r3, [r3, #0]
 800da3a:	b29b      	uxth	r3, r3
 800da3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800da40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da44:	82fb      	strh	r3, [r7, #22]
 800da46:	687a      	ldr	r2, [r7, #4]
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	009b      	lsls	r3, r3, #2
 800da4e:	441a      	add	r2, r3
 800da50:	8afb      	ldrh	r3, [r7, #22]
 800da52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da62:	b29b      	uxth	r3, r3
 800da64:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800da66:	687a      	ldr	r2, [r7, #4]
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	781b      	ldrb	r3, [r3, #0]
 800da6c:	009b      	lsls	r3, r3, #2
 800da6e:	4413      	add	r3, r2
 800da70:	881b      	ldrh	r3, [r3, #0]
 800da72:	b29b      	uxth	r3, r3
 800da74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800da7c:	82bb      	strh	r3, [r7, #20]
 800da7e:	687a      	ldr	r2, [r7, #4]
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	781b      	ldrb	r3, [r3, #0]
 800da84:	009b      	lsls	r3, r3, #2
 800da86:	441a      	add	r2, r3
 800da88:	8abb      	ldrh	r3, [r7, #20]
 800da8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	8013      	strh	r3, [r2, #0]
 800da9e:	e0a3      	b.n	800dbe8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800daa0:	687a      	ldr	r2, [r7, #4]
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	781b      	ldrb	r3, [r3, #0]
 800daa6:	009b      	lsls	r3, r3, #2
 800daa8:	4413      	add	r3, r2
 800daaa:	881b      	ldrh	r3, [r3, #0]
 800daac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800daae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dab0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d01b      	beq.n	800daf0 <USB_DeactivateEndpoint+0x2d4>
 800dab8:	687a      	ldr	r2, [r7, #4]
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	781b      	ldrb	r3, [r3, #0]
 800dabe:	009b      	lsls	r3, r3, #2
 800dac0:	4413      	add	r3, r2
 800dac2:	881b      	ldrh	r3, [r3, #0]
 800dac4:	b29b      	uxth	r3, r3
 800dac6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800daca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dace:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dad0:	687a      	ldr	r2, [r7, #4]
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	009b      	lsls	r3, r3, #2
 800dad8:	441a      	add	r2, r3
 800dada:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800dadc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dae0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dae4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dae8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daec:	b29b      	uxth	r3, r3
 800daee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800daf0:	687a      	ldr	r2, [r7, #4]
 800daf2:	683b      	ldr	r3, [r7, #0]
 800daf4:	781b      	ldrb	r3, [r3, #0]
 800daf6:	009b      	lsls	r3, r3, #2
 800daf8:	4413      	add	r3, r2
 800dafa:	881b      	ldrh	r3, [r3, #0]
 800dafc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800dafe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800db00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db04:	2b00      	cmp	r3, #0
 800db06:	d01b      	beq.n	800db40 <USB_DeactivateEndpoint+0x324>
 800db08:	687a      	ldr	r2, [r7, #4]
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	781b      	ldrb	r3, [r3, #0]
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	4413      	add	r3, r2
 800db12:	881b      	ldrh	r3, [r3, #0]
 800db14:	b29b      	uxth	r3, r3
 800db16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db1e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800db20:	687a      	ldr	r2, [r7, #4]
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	441a      	add	r2, r3
 800db2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800db2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db38:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800db3c:	b29b      	uxth	r3, r3
 800db3e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800db40:	687a      	ldr	r2, [r7, #4]
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	009b      	lsls	r3, r3, #2
 800db48:	4413      	add	r3, r2
 800db4a:	881b      	ldrh	r3, [r3, #0]
 800db4c:	b29b      	uxth	r3, r3
 800db4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db56:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800db58:	687a      	ldr	r2, [r7, #4]
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	781b      	ldrb	r3, [r3, #0]
 800db5e:	009b      	lsls	r3, r3, #2
 800db60:	441a      	add	r2, r3
 800db62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800db64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800db70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db74:	b29b      	uxth	r3, r3
 800db76:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800db78:	687a      	ldr	r2, [r7, #4]
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	009b      	lsls	r3, r3, #2
 800db80:	4413      	add	r3, r2
 800db82:	881b      	ldrh	r3, [r3, #0]
 800db84:	b29b      	uxth	r3, r3
 800db86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db8e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800db90:	687a      	ldr	r2, [r7, #4]
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	781b      	ldrb	r3, [r3, #0]
 800db96:	009b      	lsls	r3, r3, #2
 800db98:	441a      	add	r2, r3
 800db9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800db9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dba0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dba4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dba8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbac:	b29b      	uxth	r3, r3
 800dbae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dbb0:	687a      	ldr	r2, [r7, #4]
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	781b      	ldrb	r3, [r3, #0]
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	4413      	add	r3, r2
 800dbba:	881b      	ldrh	r3, [r3, #0]
 800dbbc:	b29b      	uxth	r3, r3
 800dbbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dbc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbc6:	847b      	strh	r3, [r7, #34]	@ 0x22
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	781b      	ldrb	r3, [r3, #0]
 800dbce:	009b      	lsls	r3, r3, #2
 800dbd0:	441a      	add	r2, r3
 800dbd2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800dbd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbe4:	b29b      	uxth	r3, r3
 800dbe6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800dbe8:	2300      	movs	r3, #0
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3734      	adds	r7, #52	@ 0x34
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf4:	4770      	bx	lr

0800dbf6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800dbf6:	b580      	push	{r7, lr}
 800dbf8:	b0ac      	sub	sp, #176	@ 0xb0
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	6078      	str	r0, [r7, #4]
 800dbfe:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dc00:	683b      	ldr	r3, [r7, #0]
 800dc02:	785b      	ldrb	r3, [r3, #1]
 800dc04:	2b01      	cmp	r3, #1
 800dc06:	f040 84ca 	bne.w	800e59e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	699a      	ldr	r2, [r3, #24]
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	691b      	ldr	r3, [r3, #16]
 800dc12:	429a      	cmp	r2, r3
 800dc14:	d904      	bls.n	800dc20 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	691b      	ldr	r3, [r3, #16]
 800dc1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800dc1e:	e003      	b.n	800dc28 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	699b      	ldr	r3, [r3, #24]
 800dc24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800dc28:	683b      	ldr	r3, [r7, #0]
 800dc2a:	7b1b      	ldrb	r3, [r3, #12]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d122      	bne.n	800dc76 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800dc30:	683b      	ldr	r3, [r7, #0]
 800dc32:	6959      	ldr	r1, [r3, #20]
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	88da      	ldrh	r2, [r3, #6]
 800dc38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	6878      	ldr	r0, [r7, #4]
 800dc40:	f000 fede 	bl	800ea00 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	613b      	str	r3, [r7, #16]
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc4e:	b29b      	uxth	r3, r3
 800dc50:	461a      	mov	r2, r3
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	4413      	add	r3, r2
 800dc56:	613b      	str	r3, [r7, #16]
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	00da      	lsls	r2, r3, #3
 800dc5e:	693b      	ldr	r3, [r7, #16]
 800dc60:	4413      	add	r3, r2
 800dc62:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dc66:	60fb      	str	r3, [r7, #12]
 800dc68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dc6c:	b29a      	uxth	r2, r3
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	801a      	strh	r2, [r3, #0]
 800dc72:	f000 bc6f 	b.w	800e554 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	78db      	ldrb	r3, [r3, #3]
 800dc7a:	2b02      	cmp	r3, #2
 800dc7c:	f040 831e 	bne.w	800e2bc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	6a1a      	ldr	r2, [r3, #32]
 800dc84:	683b      	ldr	r3, [r7, #0]
 800dc86:	691b      	ldr	r3, [r3, #16]
 800dc88:	429a      	cmp	r2, r3
 800dc8a:	f240 82cf 	bls.w	800e22c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800dc8e:	687a      	ldr	r2, [r7, #4]
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	781b      	ldrb	r3, [r3, #0]
 800dc94:	009b      	lsls	r3, r3, #2
 800dc96:	4413      	add	r3, r2
 800dc98:	881b      	ldrh	r3, [r3, #0]
 800dc9a:	b29b      	uxth	r3, r3
 800dc9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dca0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dca4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800dca8:	687a      	ldr	r2, [r7, #4]
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	009b      	lsls	r3, r3, #2
 800dcb0:	441a      	add	r2, r3
 800dcb2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800dcb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcbe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800dcc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	6a1a      	ldr	r2, [r3, #32]
 800dcce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dcd2:	1ad2      	subs	r2, r2, r3
 800dcd4:	683b      	ldr	r3, [r7, #0]
 800dcd6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dcd8:	687a      	ldr	r2, [r7, #4]
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	009b      	lsls	r3, r3, #2
 800dce0:	4413      	add	r3, r2
 800dce2:	881b      	ldrh	r3, [r3, #0]
 800dce4:	b29b      	uxth	r3, r3
 800dce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	f000 814f 	beq.w	800df8e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	633b      	str	r3, [r7, #48]	@ 0x30
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	785b      	ldrb	r3, [r3, #1]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d16b      	bne.n	800ddd4 <USB_EPStartXfer+0x1de>
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd06:	b29b      	uxth	r3, r3
 800dd08:	461a      	mov	r2, r3
 800dd0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd0c:	4413      	add	r3, r2
 800dd0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	781b      	ldrb	r3, [r3, #0]
 800dd14:	00da      	lsls	r2, r3, #3
 800dd16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd18:	4413      	add	r3, r2
 800dd1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd22:	881b      	ldrh	r3, [r3, #0]
 800dd24:	b29b      	uxth	r3, r3
 800dd26:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dd2a:	b29a      	uxth	r2, r3
 800dd2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd2e:	801a      	strh	r2, [r3, #0]
 800dd30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d10a      	bne.n	800dd4e <USB_EPStartXfer+0x158>
 800dd38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd3a:	881b      	ldrh	r3, [r3, #0]
 800dd3c:	b29b      	uxth	r3, r3
 800dd3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd46:	b29a      	uxth	r2, r3
 800dd48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd4a:	801a      	strh	r2, [r3, #0]
 800dd4c:	e05b      	b.n	800de06 <USB_EPStartXfer+0x210>
 800dd4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd52:	2b3e      	cmp	r3, #62	@ 0x3e
 800dd54:	d81c      	bhi.n	800dd90 <USB_EPStartXfer+0x19a>
 800dd56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd5a:	085b      	lsrs	r3, r3, #1
 800dd5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dd60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd64:	f003 0301 	and.w	r3, r3, #1
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d004      	beq.n	800dd76 <USB_EPStartXfer+0x180>
 800dd6c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dd70:	3301      	adds	r3, #1
 800dd72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd78:	881b      	ldrh	r3, [r3, #0]
 800dd7a:	b29a      	uxth	r2, r3
 800dd7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dd80:	b29b      	uxth	r3, r3
 800dd82:	029b      	lsls	r3, r3, #10
 800dd84:	b29b      	uxth	r3, r3
 800dd86:	4313      	orrs	r3, r2
 800dd88:	b29a      	uxth	r2, r3
 800dd8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd8c:	801a      	strh	r2, [r3, #0]
 800dd8e:	e03a      	b.n	800de06 <USB_EPStartXfer+0x210>
 800dd90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd94:	095b      	lsrs	r3, r3, #5
 800dd96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800dd9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd9e:	f003 031f 	and.w	r3, r3, #31
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d104      	bne.n	800ddb0 <USB_EPStartXfer+0x1ba>
 800dda6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ddaa:	3b01      	subs	r3, #1
 800ddac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ddb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddb2:	881b      	ldrh	r3, [r3, #0]
 800ddb4:	b29a      	uxth	r2, r3
 800ddb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ddba:	b29b      	uxth	r3, r3
 800ddbc:	029b      	lsls	r3, r3, #10
 800ddbe:	b29b      	uxth	r3, r3
 800ddc0:	4313      	orrs	r3, r2
 800ddc2:	b29b      	uxth	r3, r3
 800ddc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ddc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ddcc:	b29a      	uxth	r2, r3
 800ddce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddd0:	801a      	strh	r2, [r3, #0]
 800ddd2:	e018      	b.n	800de06 <USB_EPStartXfer+0x210>
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	785b      	ldrb	r3, [r3, #1]
 800ddd8:	2b01      	cmp	r3, #1
 800ddda:	d114      	bne.n	800de06 <USB_EPStartXfer+0x210>
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dde2:	b29b      	uxth	r3, r3
 800dde4:	461a      	mov	r2, r3
 800dde6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dde8:	4413      	add	r3, r2
 800ddea:	633b      	str	r3, [r7, #48]	@ 0x30
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	781b      	ldrb	r3, [r3, #0]
 800ddf0:	00da      	lsls	r2, r3, #3
 800ddf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddf4:	4413      	add	r3, r2
 800ddf6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ddfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ddfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de00:	b29a      	uxth	r2, r3
 800de02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de04:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800de06:	683b      	ldr	r3, [r7, #0]
 800de08:	895b      	ldrh	r3, [r3, #10]
 800de0a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800de0e:	683b      	ldr	r3, [r7, #0]
 800de10:	6959      	ldr	r1, [r3, #20]
 800de12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de16:	b29b      	uxth	r3, r3
 800de18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800de1c:	6878      	ldr	r0, [r7, #4]
 800de1e:	f000 fdef 	bl	800ea00 <USB_WritePMA>
            ep->xfer_buff += len;
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	695a      	ldr	r2, [r3, #20]
 800de26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de2a:	441a      	add	r2, r3
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	6a1a      	ldr	r2, [r3, #32]
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	691b      	ldr	r3, [r3, #16]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d907      	bls.n	800de4c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	6a1a      	ldr	r2, [r3, #32]
 800de40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de44:	1ad2      	subs	r2, r2, r3
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	621a      	str	r2, [r3, #32]
 800de4a:	e006      	b.n	800de5a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	6a1b      	ldr	r3, [r3, #32]
 800de50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	2200      	movs	r2, #0
 800de58:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	785b      	ldrb	r3, [r3, #1]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d16b      	bne.n	800df3a <USB_EPStartXfer+0x344>
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	61bb      	str	r3, [r7, #24]
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	461a      	mov	r2, r3
 800de70:	69bb      	ldr	r3, [r7, #24]
 800de72:	4413      	add	r3, r2
 800de74:	61bb      	str	r3, [r7, #24]
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	00da      	lsls	r2, r3, #3
 800de7c:	69bb      	ldr	r3, [r7, #24]
 800de7e:	4413      	add	r3, r2
 800de80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800de84:	617b      	str	r3, [r7, #20]
 800de86:	697b      	ldr	r3, [r7, #20]
 800de88:	881b      	ldrh	r3, [r3, #0]
 800de8a:	b29b      	uxth	r3, r3
 800de8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800de90:	b29a      	uxth	r2, r3
 800de92:	697b      	ldr	r3, [r7, #20]
 800de94:	801a      	strh	r2, [r3, #0]
 800de96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d10a      	bne.n	800deb4 <USB_EPStartXfer+0x2be>
 800de9e:	697b      	ldr	r3, [r7, #20]
 800dea0:	881b      	ldrh	r3, [r3, #0]
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dea8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800deac:	b29a      	uxth	r2, r3
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	801a      	strh	r2, [r3, #0]
 800deb2:	e05d      	b.n	800df70 <USB_EPStartXfer+0x37a>
 800deb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800deb8:	2b3e      	cmp	r3, #62	@ 0x3e
 800deba:	d81c      	bhi.n	800def6 <USB_EPStartXfer+0x300>
 800debc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dec0:	085b      	lsrs	r3, r3, #1
 800dec2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800dec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800deca:	f003 0301 	and.w	r3, r3, #1
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d004      	beq.n	800dedc <USB_EPStartXfer+0x2e6>
 800ded2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ded6:	3301      	adds	r3, #1
 800ded8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800dedc:	697b      	ldr	r3, [r7, #20]
 800dede:	881b      	ldrh	r3, [r3, #0]
 800dee0:	b29a      	uxth	r2, r3
 800dee2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dee6:	b29b      	uxth	r3, r3
 800dee8:	029b      	lsls	r3, r3, #10
 800deea:	b29b      	uxth	r3, r3
 800deec:	4313      	orrs	r3, r2
 800deee:	b29a      	uxth	r2, r3
 800def0:	697b      	ldr	r3, [r7, #20]
 800def2:	801a      	strh	r2, [r3, #0]
 800def4:	e03c      	b.n	800df70 <USB_EPStartXfer+0x37a>
 800def6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800defa:	095b      	lsrs	r3, r3, #5
 800defc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800df00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df04:	f003 031f 	and.w	r3, r3, #31
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d104      	bne.n	800df16 <USB_EPStartXfer+0x320>
 800df0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df10:	3b01      	subs	r3, #1
 800df12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800df16:	697b      	ldr	r3, [r7, #20]
 800df18:	881b      	ldrh	r3, [r3, #0]
 800df1a:	b29a      	uxth	r2, r3
 800df1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df20:	b29b      	uxth	r3, r3
 800df22:	029b      	lsls	r3, r3, #10
 800df24:	b29b      	uxth	r3, r3
 800df26:	4313      	orrs	r3, r2
 800df28:	b29b      	uxth	r3, r3
 800df2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800df2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800df32:	b29a      	uxth	r2, r3
 800df34:	697b      	ldr	r3, [r7, #20]
 800df36:	801a      	strh	r2, [r3, #0]
 800df38:	e01a      	b.n	800df70 <USB_EPStartXfer+0x37a>
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	785b      	ldrb	r3, [r3, #1]
 800df3e:	2b01      	cmp	r3, #1
 800df40:	d116      	bne.n	800df70 <USB_EPStartXfer+0x37a>
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	623b      	str	r3, [r7, #32]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	461a      	mov	r2, r3
 800df50:	6a3b      	ldr	r3, [r7, #32]
 800df52:	4413      	add	r3, r2
 800df54:	623b      	str	r3, [r7, #32]
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	781b      	ldrb	r3, [r3, #0]
 800df5a:	00da      	lsls	r2, r3, #3
 800df5c:	6a3b      	ldr	r3, [r7, #32]
 800df5e:	4413      	add	r3, r2
 800df60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800df64:	61fb      	str	r3, [r7, #28]
 800df66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df6a:	b29a      	uxth	r2, r3
 800df6c:	69fb      	ldr	r3, [r7, #28]
 800df6e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800df70:	683b      	ldr	r3, [r7, #0]
 800df72:	891b      	ldrh	r3, [r3, #8]
 800df74:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	6959      	ldr	r1, [r3, #20]
 800df7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800df80:	b29b      	uxth	r3, r3
 800df82:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f000 fd3a 	bl	800ea00 <USB_WritePMA>
 800df8c:	e2e2      	b.n	800e554 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	785b      	ldrb	r3, [r3, #1]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d16b      	bne.n	800e06e <USB_EPStartXfer+0x478>
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	64bb      	str	r3, [r7, #72]	@ 0x48
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dfa0:	b29b      	uxth	r3, r3
 800dfa2:	461a      	mov	r2, r3
 800dfa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfa6:	4413      	add	r3, r2
 800dfa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dfaa:	683b      	ldr	r3, [r7, #0]
 800dfac:	781b      	ldrb	r3, [r3, #0]
 800dfae:	00da      	lsls	r2, r3, #3
 800dfb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dfb2:	4413      	add	r3, r2
 800dfb4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dfb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800dfba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dfbc:	881b      	ldrh	r3, [r3, #0]
 800dfbe:	b29b      	uxth	r3, r3
 800dfc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dfc4:	b29a      	uxth	r2, r3
 800dfc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dfc8:	801a      	strh	r2, [r3, #0]
 800dfca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d10a      	bne.n	800dfe8 <USB_EPStartXfer+0x3f2>
 800dfd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dfd4:	881b      	ldrh	r3, [r3, #0]
 800dfd6:	b29b      	uxth	r3, r3
 800dfd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dfdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dfe0:	b29a      	uxth	r2, r3
 800dfe2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dfe4:	801a      	strh	r2, [r3, #0]
 800dfe6:	e05d      	b.n	800e0a4 <USB_EPStartXfer+0x4ae>
 800dfe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfec:	2b3e      	cmp	r3, #62	@ 0x3e
 800dfee:	d81c      	bhi.n	800e02a <USB_EPStartXfer+0x434>
 800dff0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dff4:	085b      	lsrs	r3, r3, #1
 800dff6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800dffa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dffe:	f003 0301 	and.w	r3, r3, #1
 800e002:	2b00      	cmp	r3, #0
 800e004:	d004      	beq.n	800e010 <USB_EPStartXfer+0x41a>
 800e006:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e00a:	3301      	adds	r3, #1
 800e00c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e012:	881b      	ldrh	r3, [r3, #0]
 800e014:	b29a      	uxth	r2, r3
 800e016:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	029b      	lsls	r3, r3, #10
 800e01e:	b29b      	uxth	r3, r3
 800e020:	4313      	orrs	r3, r2
 800e022:	b29a      	uxth	r2, r3
 800e024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e026:	801a      	strh	r2, [r3, #0]
 800e028:	e03c      	b.n	800e0a4 <USB_EPStartXfer+0x4ae>
 800e02a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e02e:	095b      	lsrs	r3, r3, #5
 800e030:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e038:	f003 031f 	and.w	r3, r3, #31
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d104      	bne.n	800e04a <USB_EPStartXfer+0x454>
 800e040:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e044:	3b01      	subs	r3, #1
 800e046:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e04a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e04c:	881b      	ldrh	r3, [r3, #0]
 800e04e:	b29a      	uxth	r2, r3
 800e050:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e054:	b29b      	uxth	r3, r3
 800e056:	029b      	lsls	r3, r3, #10
 800e058:	b29b      	uxth	r3, r3
 800e05a:	4313      	orrs	r3, r2
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e062:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e066:	b29a      	uxth	r2, r3
 800e068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e06a:	801a      	strh	r2, [r3, #0]
 800e06c:	e01a      	b.n	800e0a4 <USB_EPStartXfer+0x4ae>
 800e06e:	683b      	ldr	r3, [r7, #0]
 800e070:	785b      	ldrb	r3, [r3, #1]
 800e072:	2b01      	cmp	r3, #1
 800e074:	d116      	bne.n	800e0a4 <USB_EPStartXfer+0x4ae>
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	653b      	str	r3, [r7, #80]	@ 0x50
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e080:	b29b      	uxth	r3, r3
 800e082:	461a      	mov	r2, r3
 800e084:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e086:	4413      	add	r3, r2
 800e088:	653b      	str	r3, [r7, #80]	@ 0x50
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	781b      	ldrb	r3, [r3, #0]
 800e08e:	00da      	lsls	r2, r3, #3
 800e090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e092:	4413      	add	r3, r2
 800e094:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e098:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e09a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e09e:	b29a      	uxth	r2, r3
 800e0a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e0a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	891b      	ldrh	r3, [r3, #8]
 800e0a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	6959      	ldr	r1, [r3, #20]
 800e0b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0b4:	b29b      	uxth	r3, r3
 800e0b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	f000 fca0 	bl	800ea00 <USB_WritePMA>
            ep->xfer_buff += len;
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	695a      	ldr	r2, [r3, #20]
 800e0c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0c8:	441a      	add	r2, r3
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e0ce:	683b      	ldr	r3, [r7, #0]
 800e0d0:	6a1a      	ldr	r2, [r3, #32]
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	691b      	ldr	r3, [r3, #16]
 800e0d6:	429a      	cmp	r2, r3
 800e0d8:	d907      	bls.n	800e0ea <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	6a1a      	ldr	r2, [r3, #32]
 800e0de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0e2:	1ad2      	subs	r2, r2, r3
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	621a      	str	r2, [r3, #32]
 800e0e8:	e006      	b.n	800e0f8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800e0ea:	683b      	ldr	r3, [r7, #0]
 800e0ec:	6a1b      	ldr	r3, [r3, #32]
 800e0ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e0f2:	683b      	ldr	r3, [r7, #0]
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	785b      	ldrb	r3, [r3, #1]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d16b      	bne.n	800e1dc <USB_EPStartXfer+0x5e6>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e10e:	b29b      	uxth	r3, r3
 800e110:	461a      	mov	r2, r3
 800e112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e114:	4413      	add	r3, r2
 800e116:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	781b      	ldrb	r3, [r3, #0]
 800e11c:	00da      	lsls	r2, r3, #3
 800e11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e120:	4413      	add	r3, r2
 800e122:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e126:	637b      	str	r3, [r7, #52]	@ 0x34
 800e128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e12a:	881b      	ldrh	r3, [r3, #0]
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e132:	b29a      	uxth	r2, r3
 800e134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e136:	801a      	strh	r2, [r3, #0]
 800e138:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d10a      	bne.n	800e156 <USB_EPStartXfer+0x560>
 800e140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e142:	881b      	ldrh	r3, [r3, #0]
 800e144:	b29b      	uxth	r3, r3
 800e146:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e14a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e14e:	b29a      	uxth	r2, r3
 800e150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e152:	801a      	strh	r2, [r3, #0]
 800e154:	e05b      	b.n	800e20e <USB_EPStartXfer+0x618>
 800e156:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e15a:	2b3e      	cmp	r3, #62	@ 0x3e
 800e15c:	d81c      	bhi.n	800e198 <USB_EPStartXfer+0x5a2>
 800e15e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e162:	085b      	lsrs	r3, r3, #1
 800e164:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e16c:	f003 0301 	and.w	r3, r3, #1
 800e170:	2b00      	cmp	r3, #0
 800e172:	d004      	beq.n	800e17e <USB_EPStartXfer+0x588>
 800e174:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e178:	3301      	adds	r3, #1
 800e17a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e17e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e180:	881b      	ldrh	r3, [r3, #0]
 800e182:	b29a      	uxth	r2, r3
 800e184:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e188:	b29b      	uxth	r3, r3
 800e18a:	029b      	lsls	r3, r3, #10
 800e18c:	b29b      	uxth	r3, r3
 800e18e:	4313      	orrs	r3, r2
 800e190:	b29a      	uxth	r2, r3
 800e192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e194:	801a      	strh	r2, [r3, #0]
 800e196:	e03a      	b.n	800e20e <USB_EPStartXfer+0x618>
 800e198:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e19c:	095b      	lsrs	r3, r3, #5
 800e19e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e1a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1a6:	f003 031f 	and.w	r3, r3, #31
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d104      	bne.n	800e1b8 <USB_EPStartXfer+0x5c2>
 800e1ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e1b2:	3b01      	subs	r3, #1
 800e1b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e1b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ba:	881b      	ldrh	r3, [r3, #0]
 800e1bc:	b29a      	uxth	r2, r3
 800e1be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e1c2:	b29b      	uxth	r3, r3
 800e1c4:	029b      	lsls	r3, r3, #10
 800e1c6:	b29b      	uxth	r3, r3
 800e1c8:	4313      	orrs	r3, r2
 800e1ca:	b29b      	uxth	r3, r3
 800e1cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e1d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e1d4:	b29a      	uxth	r2, r3
 800e1d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1d8:	801a      	strh	r2, [r3, #0]
 800e1da:	e018      	b.n	800e20e <USB_EPStartXfer+0x618>
 800e1dc:	683b      	ldr	r3, [r7, #0]
 800e1de:	785b      	ldrb	r3, [r3, #1]
 800e1e0:	2b01      	cmp	r3, #1
 800e1e2:	d114      	bne.n	800e20e <USB_EPStartXfer+0x618>
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1ea:	b29b      	uxth	r3, r3
 800e1ec:	461a      	mov	r2, r3
 800e1ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1f0:	4413      	add	r3, r2
 800e1f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	00da      	lsls	r2, r3, #3
 800e1fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1fc:	4413      	add	r3, r2
 800e1fe:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e208:	b29a      	uxth	r2, r3
 800e20a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e20c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	895b      	ldrh	r3, [r3, #10]
 800e212:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	6959      	ldr	r1, [r3, #20]
 800e21a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e21e:	b29b      	uxth	r3, r3
 800e220:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f000 fbeb 	bl	800ea00 <USB_WritePMA>
 800e22a:	e193      	b.n	800e554 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	6a1b      	ldr	r3, [r3, #32]
 800e230:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	009b      	lsls	r3, r3, #2
 800e23c:	4413      	add	r3, r2
 800e23e:	881b      	ldrh	r3, [r3, #0]
 800e240:	b29b      	uxth	r3, r3
 800e242:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e24a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e24e:	687a      	ldr	r2, [r7, #4]
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	781b      	ldrb	r3, [r3, #0]
 800e254:	009b      	lsls	r3, r3, #2
 800e256:	441a      	add	r2, r3
 800e258:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e25c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e260:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e264:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e26c:	b29b      	uxth	r3, r3
 800e26e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e27a:	b29b      	uxth	r3, r3
 800e27c:	461a      	mov	r2, r3
 800e27e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e280:	4413      	add	r3, r2
 800e282:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e284:	683b      	ldr	r3, [r7, #0]
 800e286:	781b      	ldrb	r3, [r3, #0]
 800e288:	00da      	lsls	r2, r3, #3
 800e28a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e28c:	4413      	add	r3, r2
 800e28e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e292:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e294:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e298:	b29a      	uxth	r2, r3
 800e29a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e29c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	891b      	ldrh	r3, [r3, #8]
 800e2a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	6959      	ldr	r1, [r3, #20]
 800e2aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 fba3 	bl	800ea00 <USB_WritePMA>
 800e2ba:	e14b      	b.n	800e554 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	6a1a      	ldr	r2, [r3, #32]
 800e2c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2c4:	1ad2      	subs	r2, r2, r3
 800e2c6:	683b      	ldr	r3, [r7, #0]
 800e2c8:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e2ca:	687a      	ldr	r2, [r7, #4]
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	781b      	ldrb	r3, [r3, #0]
 800e2d0:	009b      	lsls	r3, r3, #2
 800e2d2:	4413      	add	r3, r2
 800e2d4:	881b      	ldrh	r3, [r3, #0]
 800e2d6:	b29b      	uxth	r3, r3
 800e2d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	f000 809a 	beq.w	800e416 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	673b      	str	r3, [r7, #112]	@ 0x70
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	785b      	ldrb	r3, [r3, #1]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d16b      	bne.n	800e3c6 <USB_EPStartXfer+0x7d0>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2f8:	b29b      	uxth	r3, r3
 800e2fa:	461a      	mov	r2, r3
 800e2fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e2fe:	4413      	add	r3, r2
 800e300:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	781b      	ldrb	r3, [r3, #0]
 800e306:	00da      	lsls	r2, r3, #3
 800e308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e30a:	4413      	add	r3, r2
 800e30c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e310:	667b      	str	r3, [r7, #100]	@ 0x64
 800e312:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e314:	881b      	ldrh	r3, [r3, #0]
 800e316:	b29b      	uxth	r3, r3
 800e318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e31c:	b29a      	uxth	r2, r3
 800e31e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e320:	801a      	strh	r2, [r3, #0]
 800e322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e326:	2b00      	cmp	r3, #0
 800e328:	d10a      	bne.n	800e340 <USB_EPStartXfer+0x74a>
 800e32a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e32c:	881b      	ldrh	r3, [r3, #0]
 800e32e:	b29b      	uxth	r3, r3
 800e330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e338:	b29a      	uxth	r2, r3
 800e33a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e33c:	801a      	strh	r2, [r3, #0]
 800e33e:	e05b      	b.n	800e3f8 <USB_EPStartXfer+0x802>
 800e340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e344:	2b3e      	cmp	r3, #62	@ 0x3e
 800e346:	d81c      	bhi.n	800e382 <USB_EPStartXfer+0x78c>
 800e348:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e34c:	085b      	lsrs	r3, r3, #1
 800e34e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e356:	f003 0301 	and.w	r3, r3, #1
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d004      	beq.n	800e368 <USB_EPStartXfer+0x772>
 800e35e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e362:	3301      	adds	r3, #1
 800e364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e368:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e36a:	881b      	ldrh	r3, [r3, #0]
 800e36c:	b29a      	uxth	r2, r3
 800e36e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e372:	b29b      	uxth	r3, r3
 800e374:	029b      	lsls	r3, r3, #10
 800e376:	b29b      	uxth	r3, r3
 800e378:	4313      	orrs	r3, r2
 800e37a:	b29a      	uxth	r2, r3
 800e37c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e37e:	801a      	strh	r2, [r3, #0]
 800e380:	e03a      	b.n	800e3f8 <USB_EPStartXfer+0x802>
 800e382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e386:	095b      	lsrs	r3, r3, #5
 800e388:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e38c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e390:	f003 031f 	and.w	r3, r3, #31
 800e394:	2b00      	cmp	r3, #0
 800e396:	d104      	bne.n	800e3a2 <USB_EPStartXfer+0x7ac>
 800e398:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e39c:	3b01      	subs	r3, #1
 800e39e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e3a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e3a4:	881b      	ldrh	r3, [r3, #0]
 800e3a6:	b29a      	uxth	r2, r3
 800e3a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	029b      	lsls	r3, r3, #10
 800e3b0:	b29b      	uxth	r3, r3
 800e3b2:	4313      	orrs	r3, r2
 800e3b4:	b29b      	uxth	r3, r3
 800e3b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3be:	b29a      	uxth	r2, r3
 800e3c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e3c2:	801a      	strh	r2, [r3, #0]
 800e3c4:	e018      	b.n	800e3f8 <USB_EPStartXfer+0x802>
 800e3c6:	683b      	ldr	r3, [r7, #0]
 800e3c8:	785b      	ldrb	r3, [r3, #1]
 800e3ca:	2b01      	cmp	r3, #1
 800e3cc:	d114      	bne.n	800e3f8 <USB_EPStartXfer+0x802>
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3d4:	b29b      	uxth	r3, r3
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e3da:	4413      	add	r3, r2
 800e3dc:	673b      	str	r3, [r7, #112]	@ 0x70
 800e3de:	683b      	ldr	r3, [r7, #0]
 800e3e0:	781b      	ldrb	r3, [r3, #0]
 800e3e2:	00da      	lsls	r2, r3, #3
 800e3e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e3e6:	4413      	add	r3, r2
 800e3e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e3ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e3ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3f2:	b29a      	uxth	r2, r3
 800e3f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800e3f8:	683b      	ldr	r3, [r7, #0]
 800e3fa:	895b      	ldrh	r3, [r3, #10]
 800e3fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e400:	683b      	ldr	r3, [r7, #0]
 800e402:	6959      	ldr	r1, [r3, #20]
 800e404:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e408:	b29b      	uxth	r3, r3
 800e40a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e40e:	6878      	ldr	r0, [r7, #4]
 800e410:	f000 faf6 	bl	800ea00 <USB_WritePMA>
 800e414:	e09e      	b.n	800e554 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	785b      	ldrb	r3, [r3, #1]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d16b      	bne.n	800e4f6 <USB_EPStartXfer+0x900>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e428:	b29b      	uxth	r3, r3
 800e42a:	461a      	mov	r2, r3
 800e42c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e42e:	4413      	add	r3, r2
 800e430:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	781b      	ldrb	r3, [r3, #0]
 800e436:	00da      	lsls	r2, r3, #3
 800e438:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e43a:	4413      	add	r3, r2
 800e43c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e440:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e442:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e444:	881b      	ldrh	r3, [r3, #0]
 800e446:	b29b      	uxth	r3, r3
 800e448:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e44c:	b29a      	uxth	r2, r3
 800e44e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e450:	801a      	strh	r2, [r3, #0]
 800e452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e456:	2b00      	cmp	r3, #0
 800e458:	d10a      	bne.n	800e470 <USB_EPStartXfer+0x87a>
 800e45a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e45c:	881b      	ldrh	r3, [r3, #0]
 800e45e:	b29b      	uxth	r3, r3
 800e460:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e464:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e468:	b29a      	uxth	r2, r3
 800e46a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e46c:	801a      	strh	r2, [r3, #0]
 800e46e:	e063      	b.n	800e538 <USB_EPStartXfer+0x942>
 800e470:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e474:	2b3e      	cmp	r3, #62	@ 0x3e
 800e476:	d81c      	bhi.n	800e4b2 <USB_EPStartXfer+0x8bc>
 800e478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e47c:	085b      	lsrs	r3, r3, #1
 800e47e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e486:	f003 0301 	and.w	r3, r3, #1
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d004      	beq.n	800e498 <USB_EPStartXfer+0x8a2>
 800e48e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e492:	3301      	adds	r3, #1
 800e494:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e498:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e49a:	881b      	ldrh	r3, [r3, #0]
 800e49c:	b29a      	uxth	r2, r3
 800e49e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e4a2:	b29b      	uxth	r3, r3
 800e4a4:	029b      	lsls	r3, r3, #10
 800e4a6:	b29b      	uxth	r3, r3
 800e4a8:	4313      	orrs	r3, r2
 800e4aa:	b29a      	uxth	r2, r3
 800e4ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e4ae:	801a      	strh	r2, [r3, #0]
 800e4b0:	e042      	b.n	800e538 <USB_EPStartXfer+0x942>
 800e4b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4b6:	095b      	lsrs	r3, r3, #5
 800e4b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e4bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4c0:	f003 031f 	and.w	r3, r3, #31
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d104      	bne.n	800e4d2 <USB_EPStartXfer+0x8dc>
 800e4c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e4cc:	3b01      	subs	r3, #1
 800e4ce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e4d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e4d4:	881b      	ldrh	r3, [r3, #0]
 800e4d6:	b29a      	uxth	r2, r3
 800e4d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e4dc:	b29b      	uxth	r3, r3
 800e4de:	029b      	lsls	r3, r3, #10
 800e4e0:	b29b      	uxth	r3, r3
 800e4e2:	4313      	orrs	r3, r2
 800e4e4:	b29b      	uxth	r3, r3
 800e4e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4ee:	b29a      	uxth	r2, r3
 800e4f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e4f2:	801a      	strh	r2, [r3, #0]
 800e4f4:	e020      	b.n	800e538 <USB_EPStartXfer+0x942>
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	785b      	ldrb	r3, [r3, #1]
 800e4fa:	2b01      	cmp	r3, #1
 800e4fc:	d11c      	bne.n	800e538 <USB_EPStartXfer+0x942>
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	461a      	mov	r2, r3
 800e50e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e512:	4413      	add	r3, r2
 800e514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	781b      	ldrb	r3, [r3, #0]
 800e51c:	00da      	lsls	r2, r3, #3
 800e51e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e522:	4413      	add	r3, r2
 800e524:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e528:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e52c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e530:	b29a      	uxth	r2, r3
 800e532:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e536:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	891b      	ldrh	r3, [r3, #8]
 800e53c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	6959      	ldr	r1, [r3, #20]
 800e544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e548:	b29b      	uxth	r3, r3
 800e54a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 fa56 	bl	800ea00 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e554:	687a      	ldr	r2, [r7, #4]
 800e556:	683b      	ldr	r3, [r7, #0]
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	4413      	add	r3, r2
 800e55e:	881b      	ldrh	r3, [r3, #0]
 800e560:	b29b      	uxth	r3, r3
 800e562:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e56a:	817b      	strh	r3, [r7, #10]
 800e56c:	897b      	ldrh	r3, [r7, #10]
 800e56e:	f083 0310 	eor.w	r3, r3, #16
 800e572:	817b      	strh	r3, [r7, #10]
 800e574:	897b      	ldrh	r3, [r7, #10]
 800e576:	f083 0320 	eor.w	r3, r3, #32
 800e57a:	817b      	strh	r3, [r7, #10]
 800e57c:	687a      	ldr	r2, [r7, #4]
 800e57e:	683b      	ldr	r3, [r7, #0]
 800e580:	781b      	ldrb	r3, [r3, #0]
 800e582:	009b      	lsls	r3, r3, #2
 800e584:	441a      	add	r2, r3
 800e586:	897b      	ldrh	r3, [r7, #10]
 800e588:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e58c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e590:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e598:	b29b      	uxth	r3, r3
 800e59a:	8013      	strh	r3, [r2, #0]
 800e59c:	e0d5      	b.n	800e74a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	7b1b      	ldrb	r3, [r3, #12]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d156      	bne.n	800e654 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800e5a6:	683b      	ldr	r3, [r7, #0]
 800e5a8:	699b      	ldr	r3, [r3, #24]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d122      	bne.n	800e5f4 <USB_EPStartXfer+0x9fe>
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	78db      	ldrb	r3, [r3, #3]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d11e      	bne.n	800e5f4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800e5b6:	687a      	ldr	r2, [r7, #4]
 800e5b8:	683b      	ldr	r3, [r7, #0]
 800e5ba:	781b      	ldrb	r3, [r3, #0]
 800e5bc:	009b      	lsls	r3, r3, #2
 800e5be:	4413      	add	r3, r2
 800e5c0:	881b      	ldrh	r3, [r3, #0]
 800e5c2:	b29b      	uxth	r3, r3
 800e5c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e5c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5cc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e5d0:	687a      	ldr	r2, [r7, #4]
 800e5d2:	683b      	ldr	r3, [r7, #0]
 800e5d4:	781b      	ldrb	r3, [r3, #0]
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	441a      	add	r2, r3
 800e5da:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e5de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5e6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e5ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5ee:	b29b      	uxth	r3, r3
 800e5f0:	8013      	strh	r3, [r2, #0]
 800e5f2:	e01d      	b.n	800e630 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e5f4:	687a      	ldr	r2, [r7, #4]
 800e5f6:	683b      	ldr	r3, [r7, #0]
 800e5f8:	781b      	ldrb	r3, [r3, #0]
 800e5fa:	009b      	lsls	r3, r3, #2
 800e5fc:	4413      	add	r3, r2
 800e5fe:	881b      	ldrh	r3, [r3, #0]
 800e600:	b29b      	uxth	r3, r3
 800e602:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e60a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e60e:	687a      	ldr	r2, [r7, #4]
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	781b      	ldrb	r3, [r3, #0]
 800e614:	009b      	lsls	r3, r3, #2
 800e616:	441a      	add	r2, r3
 800e618:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e61c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e620:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e62c:	b29b      	uxth	r3, r3
 800e62e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	699a      	ldr	r2, [r3, #24]
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	691b      	ldr	r3, [r3, #16]
 800e638:	429a      	cmp	r2, r3
 800e63a:	d907      	bls.n	800e64c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	699a      	ldr	r2, [r3, #24]
 800e640:	683b      	ldr	r3, [r7, #0]
 800e642:	691b      	ldr	r3, [r3, #16]
 800e644:	1ad2      	subs	r2, r2, r3
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	619a      	str	r2, [r3, #24]
 800e64a:	e054      	b.n	800e6f6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	2200      	movs	r2, #0
 800e650:	619a      	str	r2, [r3, #24]
 800e652:	e050      	b.n	800e6f6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e654:	683b      	ldr	r3, [r7, #0]
 800e656:	78db      	ldrb	r3, [r3, #3]
 800e658:	2b02      	cmp	r3, #2
 800e65a:	d142      	bne.n	800e6e2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e65c:	683b      	ldr	r3, [r7, #0]
 800e65e:	69db      	ldr	r3, [r3, #28]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d048      	beq.n	800e6f6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e664:	687a      	ldr	r2, [r7, #4]
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	781b      	ldrb	r3, [r3, #0]
 800e66a:	009b      	lsls	r3, r3, #2
 800e66c:	4413      	add	r3, r2
 800e66e:	881b      	ldrh	r3, [r3, #0]
 800e670:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e674:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e678:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d005      	beq.n	800e68c <USB_EPStartXfer+0xa96>
 800e680:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d10b      	bne.n	800e6a4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e68c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e690:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e694:	2b00      	cmp	r3, #0
 800e696:	d12e      	bne.n	800e6f6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e698:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e69c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d128      	bne.n	800e6f6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e6a4:	687a      	ldr	r2, [r7, #4]
 800e6a6:	683b      	ldr	r3, [r7, #0]
 800e6a8:	781b      	ldrb	r3, [r3, #0]
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	4413      	add	r3, r2
 800e6ae:	881b      	ldrh	r3, [r3, #0]
 800e6b0:	b29b      	uxth	r3, r3
 800e6b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e6b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e6ba:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800e6be:	687a      	ldr	r2, [r7, #4]
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	781b      	ldrb	r3, [r3, #0]
 800e6c4:	009b      	lsls	r3, r3, #2
 800e6c6:	441a      	add	r2, r3
 800e6c8:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800e6cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e6d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e6d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e6d8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e6dc:	b29b      	uxth	r3, r3
 800e6de:	8013      	strh	r3, [r2, #0]
 800e6e0:	e009      	b.n	800e6f6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	78db      	ldrb	r3, [r3, #3]
 800e6e6:	2b01      	cmp	r3, #1
 800e6e8:	d103      	bne.n	800e6f2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	619a      	str	r2, [r3, #24]
 800e6f0:	e001      	b.n	800e6f6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800e6f2:	2301      	movs	r3, #1
 800e6f4:	e02a      	b.n	800e74c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e6f6:	687a      	ldr	r2, [r7, #4]
 800e6f8:	683b      	ldr	r3, [r7, #0]
 800e6fa:	781b      	ldrb	r3, [r3, #0]
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	881b      	ldrh	r3, [r3, #0]
 800e702:	b29b      	uxth	r3, r3
 800e704:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e708:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e70c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e710:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e714:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e718:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e71c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e720:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e724:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e728:	687a      	ldr	r2, [r7, #4]
 800e72a:	683b      	ldr	r3, [r7, #0]
 800e72c:	781b      	ldrb	r3, [r3, #0]
 800e72e:	009b      	lsls	r3, r3, #2
 800e730:	441a      	add	r2, r3
 800e732:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e736:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e73a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e73e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e746:	b29b      	uxth	r3, r3
 800e748:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e74a:	2300      	movs	r3, #0
}
 800e74c:	4618      	mov	r0, r3
 800e74e:	37b0      	adds	r7, #176	@ 0xb0
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}

0800e754 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e754:	b480      	push	{r7}
 800e756:	b085      	sub	sp, #20
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
 800e75c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	785b      	ldrb	r3, [r3, #1]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d020      	beq.n	800e7a8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e766:	687a      	ldr	r2, [r7, #4]
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	781b      	ldrb	r3, [r3, #0]
 800e76c:	009b      	lsls	r3, r3, #2
 800e76e:	4413      	add	r3, r2
 800e770:	881b      	ldrh	r3, [r3, #0]
 800e772:	b29b      	uxth	r3, r3
 800e774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e778:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e77c:	81bb      	strh	r3, [r7, #12]
 800e77e:	89bb      	ldrh	r3, [r7, #12]
 800e780:	f083 0310 	eor.w	r3, r3, #16
 800e784:	81bb      	strh	r3, [r7, #12]
 800e786:	687a      	ldr	r2, [r7, #4]
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	781b      	ldrb	r3, [r3, #0]
 800e78c:	009b      	lsls	r3, r3, #2
 800e78e:	441a      	add	r2, r3
 800e790:	89bb      	ldrh	r3, [r7, #12]
 800e792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e79a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e79e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7a2:	b29b      	uxth	r3, r3
 800e7a4:	8013      	strh	r3, [r2, #0]
 800e7a6:	e01f      	b.n	800e7e8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e7a8:	687a      	ldr	r2, [r7, #4]
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	781b      	ldrb	r3, [r3, #0]
 800e7ae:	009b      	lsls	r3, r3, #2
 800e7b0:	4413      	add	r3, r2
 800e7b2:	881b      	ldrh	r3, [r3, #0]
 800e7b4:	b29b      	uxth	r3, r3
 800e7b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e7ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7be:	81fb      	strh	r3, [r7, #14]
 800e7c0:	89fb      	ldrh	r3, [r7, #14]
 800e7c2:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e7c6:	81fb      	strh	r3, [r7, #14]
 800e7c8:	687a      	ldr	r2, [r7, #4]
 800e7ca:	683b      	ldr	r3, [r7, #0]
 800e7cc:	781b      	ldrb	r3, [r3, #0]
 800e7ce:	009b      	lsls	r3, r3, #2
 800e7d0:	441a      	add	r2, r3
 800e7d2:	89fb      	ldrh	r3, [r7, #14]
 800e7d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e7d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e7dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e7e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e7e4:	b29b      	uxth	r3, r3
 800e7e6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e7e8:	2300      	movs	r3, #0
}
 800e7ea:	4618      	mov	r0, r3
 800e7ec:	3714      	adds	r7, #20
 800e7ee:	46bd      	mov	sp, r7
 800e7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f4:	4770      	bx	lr

0800e7f6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e7f6:	b480      	push	{r7}
 800e7f8:	b087      	sub	sp, #28
 800e7fa:	af00      	add	r7, sp, #0
 800e7fc:	6078      	str	r0, [r7, #4]
 800e7fe:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	785b      	ldrb	r3, [r3, #1]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d04c      	beq.n	800e8a2 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e808:	687a      	ldr	r2, [r7, #4]
 800e80a:	683b      	ldr	r3, [r7, #0]
 800e80c:	781b      	ldrb	r3, [r3, #0]
 800e80e:	009b      	lsls	r3, r3, #2
 800e810:	4413      	add	r3, r2
 800e812:	881b      	ldrh	r3, [r3, #0]
 800e814:	823b      	strh	r3, [r7, #16]
 800e816:	8a3b      	ldrh	r3, [r7, #16]
 800e818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d01b      	beq.n	800e858 <USB_EPClearStall+0x62>
 800e820:	687a      	ldr	r2, [r7, #4]
 800e822:	683b      	ldr	r3, [r7, #0]
 800e824:	781b      	ldrb	r3, [r3, #0]
 800e826:	009b      	lsls	r3, r3, #2
 800e828:	4413      	add	r3, r2
 800e82a:	881b      	ldrh	r3, [r3, #0]
 800e82c:	b29b      	uxth	r3, r3
 800e82e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e832:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e836:	81fb      	strh	r3, [r7, #14]
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	009b      	lsls	r3, r3, #2
 800e840:	441a      	add	r2, r3
 800e842:	89fb      	ldrh	r3, [r7, #14]
 800e844:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e848:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e84c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e850:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e854:	b29b      	uxth	r3, r3
 800e856:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	78db      	ldrb	r3, [r3, #3]
 800e85c:	2b01      	cmp	r3, #1
 800e85e:	d06c      	beq.n	800e93a <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800e860:	687a      	ldr	r2, [r7, #4]
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	009b      	lsls	r3, r3, #2
 800e868:	4413      	add	r3, r2
 800e86a:	881b      	ldrh	r3, [r3, #0]
 800e86c:	b29b      	uxth	r3, r3
 800e86e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e872:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e876:	81bb      	strh	r3, [r7, #12]
 800e878:	89bb      	ldrh	r3, [r7, #12]
 800e87a:	f083 0320 	eor.w	r3, r3, #32
 800e87e:	81bb      	strh	r3, [r7, #12]
 800e880:	687a      	ldr	r2, [r7, #4]
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	009b      	lsls	r3, r3, #2
 800e888:	441a      	add	r2, r3
 800e88a:	89bb      	ldrh	r3, [r7, #12]
 800e88c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e890:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e894:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e898:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e89c:	b29b      	uxth	r3, r3
 800e89e:	8013      	strh	r3, [r2, #0]
 800e8a0:	e04b      	b.n	800e93a <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800e8a2:	687a      	ldr	r2, [r7, #4]
 800e8a4:	683b      	ldr	r3, [r7, #0]
 800e8a6:	781b      	ldrb	r3, [r3, #0]
 800e8a8:	009b      	lsls	r3, r3, #2
 800e8aa:	4413      	add	r3, r2
 800e8ac:	881b      	ldrh	r3, [r3, #0]
 800e8ae:	82fb      	strh	r3, [r7, #22]
 800e8b0:	8afb      	ldrh	r3, [r7, #22]
 800e8b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d01b      	beq.n	800e8f2 <USB_EPClearStall+0xfc>
 800e8ba:	687a      	ldr	r2, [r7, #4]
 800e8bc:	683b      	ldr	r3, [r7, #0]
 800e8be:	781b      	ldrb	r3, [r3, #0]
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4413      	add	r3, r2
 800e8c4:	881b      	ldrh	r3, [r3, #0]
 800e8c6:	b29b      	uxth	r3, r3
 800e8c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8d0:	82bb      	strh	r3, [r7, #20]
 800e8d2:	687a      	ldr	r2, [r7, #4]
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	781b      	ldrb	r3, [r3, #0]
 800e8d8:	009b      	lsls	r3, r3, #2
 800e8da:	441a      	add	r2, r3
 800e8dc:	8abb      	ldrh	r3, [r7, #20]
 800e8de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e8e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e8e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800e8ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e8ee:	b29b      	uxth	r3, r3
 800e8f0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e8f2:	687a      	ldr	r2, [r7, #4]
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	781b      	ldrb	r3, [r3, #0]
 800e8f8:	009b      	lsls	r3, r3, #2
 800e8fa:	4413      	add	r3, r2
 800e8fc:	881b      	ldrh	r3, [r3, #0]
 800e8fe:	b29b      	uxth	r3, r3
 800e900:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e904:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e908:	827b      	strh	r3, [r7, #18]
 800e90a:	8a7b      	ldrh	r3, [r7, #18]
 800e90c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e910:	827b      	strh	r3, [r7, #18]
 800e912:	8a7b      	ldrh	r3, [r7, #18]
 800e914:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e918:	827b      	strh	r3, [r7, #18]
 800e91a:	687a      	ldr	r2, [r7, #4]
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	781b      	ldrb	r3, [r3, #0]
 800e920:	009b      	lsls	r3, r3, #2
 800e922:	441a      	add	r2, r3
 800e924:	8a7b      	ldrh	r3, [r7, #18]
 800e926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e92a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e92e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e936:	b29b      	uxth	r3, r3
 800e938:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e93a:	2300      	movs	r3, #0
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	371c      	adds	r7, #28
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr

0800e948 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800e948:	b480      	push	{r7}
 800e94a:	b083      	sub	sp, #12
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
 800e950:	460b      	mov	r3, r1
 800e952:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800e954:	78fb      	ldrb	r3, [r7, #3]
 800e956:	2b00      	cmp	r3, #0
 800e958:	d103      	bne.n	800e962 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	2280      	movs	r2, #128	@ 0x80
 800e95e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800e962:	2300      	movs	r3, #0
}
 800e964:	4618      	mov	r0, r3
 800e966:	370c      	adds	r7, #12
 800e968:	46bd      	mov	sp, r7
 800e96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96e:	4770      	bx	lr

0800e970 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800e970:	b480      	push	{r7}
 800e972:	b083      	sub	sp, #12
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e97e:	b29b      	uxth	r3, r3
 800e980:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e984:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e988:	b29a      	uxth	r2, r3
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e990:	2300      	movs	r3, #0
}
 800e992:	4618      	mov	r0, r3
 800e994:	370c      	adds	r7, #12
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr

0800e99e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800e99e:	b480      	push	{r7}
 800e9a0:	b083      	sub	sp, #12
 800e9a2:	af00      	add	r7, sp, #0
 800e9a4:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800e9ac:	b29b      	uxth	r3, r3
 800e9ae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800e9b2:	b29a      	uxth	r2, r3
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800e9ba:	2300      	movs	r3, #0
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	370c      	adds	r7, #12
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr

0800e9c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b085      	sub	sp, #20
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800e9d6:	b29b      	uxth	r3, r3
 800e9d8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800e9da:	68fb      	ldr	r3, [r7, #12]
}
 800e9dc:	4618      	mov	r0, r3
 800e9de:	3714      	adds	r7, #20
 800e9e0:	46bd      	mov	sp, r7
 800e9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9e6:	4770      	bx	lr

0800e9e8 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800e9e8:	b480      	push	{r7}
 800e9ea:	b083      	sub	sp, #12
 800e9ec:	af00      	add	r7, sp, #0
 800e9ee:	6078      	str	r0, [r7, #4]
 800e9f0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800e9f2:	2300      	movs	r3, #0
}
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	370c      	adds	r7, #12
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fe:	4770      	bx	lr

0800ea00 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b08b      	sub	sp, #44	@ 0x2c
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	60f8      	str	r0, [r7, #12]
 800ea08:	60b9      	str	r1, [r7, #8]
 800ea0a:	4611      	mov	r1, r2
 800ea0c:	461a      	mov	r2, r3
 800ea0e:	460b      	mov	r3, r1
 800ea10:	80fb      	strh	r3, [r7, #6]
 800ea12:	4613      	mov	r3, r2
 800ea14:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ea16:	88bb      	ldrh	r3, [r7, #4]
 800ea18:	3301      	adds	r3, #1
 800ea1a:	085b      	lsrs	r3, r3, #1
 800ea1c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ea22:	68bb      	ldr	r3, [r7, #8]
 800ea24:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ea26:	88fa      	ldrh	r2, [r7, #6]
 800ea28:	697b      	ldr	r3, [r7, #20]
 800ea2a:	4413      	add	r3, r2
 800ea2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ea30:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ea32:	69bb      	ldr	r3, [r7, #24]
 800ea34:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea36:	e01c      	b.n	800ea72 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800ea38:	69fb      	ldr	r3, [r7, #28]
 800ea3a:	781b      	ldrb	r3, [r3, #0]
 800ea3c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ea3e:	69fb      	ldr	r3, [r7, #28]
 800ea40:	3301      	adds	r3, #1
 800ea42:	781b      	ldrb	r3, [r3, #0]
 800ea44:	b21b      	sxth	r3, r3
 800ea46:	021b      	lsls	r3, r3, #8
 800ea48:	b21a      	sxth	r2, r3
 800ea4a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	b21b      	sxth	r3, r3
 800ea52:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800ea54:	6a3b      	ldr	r3, [r7, #32]
 800ea56:	8a7a      	ldrh	r2, [r7, #18]
 800ea58:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ea5a:	6a3b      	ldr	r3, [r7, #32]
 800ea5c:	3302      	adds	r3, #2
 800ea5e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ea60:	69fb      	ldr	r3, [r7, #28]
 800ea62:	3301      	adds	r3, #1
 800ea64:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ea66:	69fb      	ldr	r3, [r7, #28]
 800ea68:	3301      	adds	r3, #1
 800ea6a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ea6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea6e:	3b01      	subs	r3, #1
 800ea70:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d1df      	bne.n	800ea38 <USB_WritePMA+0x38>
  }
}
 800ea78:	bf00      	nop
 800ea7a:	bf00      	nop
 800ea7c:	372c      	adds	r7, #44	@ 0x2c
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea84:	4770      	bx	lr

0800ea86 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ea86:	b480      	push	{r7}
 800ea88:	b08b      	sub	sp, #44	@ 0x2c
 800ea8a:	af00      	add	r7, sp, #0
 800ea8c:	60f8      	str	r0, [r7, #12]
 800ea8e:	60b9      	str	r1, [r7, #8]
 800ea90:	4611      	mov	r1, r2
 800ea92:	461a      	mov	r2, r3
 800ea94:	460b      	mov	r3, r1
 800ea96:	80fb      	strh	r3, [r7, #6]
 800ea98:	4613      	mov	r3, r2
 800ea9a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ea9c:	88bb      	ldrh	r3, [r7, #4]
 800ea9e:	085b      	lsrs	r3, r3, #1
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800eaa8:	68bb      	ldr	r3, [r7, #8]
 800eaaa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800eaac:	88fa      	ldrh	r2, [r7, #6]
 800eaae:	697b      	ldr	r3, [r7, #20]
 800eab0:	4413      	add	r3, r2
 800eab2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800eab6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800eab8:	69bb      	ldr	r3, [r7, #24]
 800eaba:	627b      	str	r3, [r7, #36]	@ 0x24
 800eabc:	e018      	b.n	800eaf0 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800eabe:	6a3b      	ldr	r3, [r7, #32]
 800eac0:	881b      	ldrh	r3, [r3, #0]
 800eac2:	b29b      	uxth	r3, r3
 800eac4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800eac6:	6a3b      	ldr	r3, [r7, #32]
 800eac8:	3302      	adds	r3, #2
 800eaca:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800eacc:	693b      	ldr	r3, [r7, #16]
 800eace:	b2da      	uxtb	r2, r3
 800ead0:	69fb      	ldr	r3, [r7, #28]
 800ead2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ead4:	69fb      	ldr	r3, [r7, #28]
 800ead6:	3301      	adds	r3, #1
 800ead8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800eada:	693b      	ldr	r3, [r7, #16]
 800eadc:	0a1b      	lsrs	r3, r3, #8
 800eade:	b2da      	uxtb	r2, r3
 800eae0:	69fb      	ldr	r3, [r7, #28]
 800eae2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800eae4:	69fb      	ldr	r3, [r7, #28]
 800eae6:	3301      	adds	r3, #1
 800eae8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800eaea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaec:	3b01      	subs	r3, #1
 800eaee:	627b      	str	r3, [r7, #36]	@ 0x24
 800eaf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d1e3      	bne.n	800eabe <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800eaf6:	88bb      	ldrh	r3, [r7, #4]
 800eaf8:	f003 0301 	and.w	r3, r3, #1
 800eafc:	b29b      	uxth	r3, r3
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d007      	beq.n	800eb12 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800eb02:	6a3b      	ldr	r3, [r7, #32]
 800eb04:	881b      	ldrh	r3, [r3, #0]
 800eb06:	b29b      	uxth	r3, r3
 800eb08:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800eb0a:	693b      	ldr	r3, [r7, #16]
 800eb0c:	b2da      	uxtb	r2, r3
 800eb0e:	69fb      	ldr	r3, [r7, #28]
 800eb10:	701a      	strb	r2, [r3, #0]
  }
}
 800eb12:	bf00      	nop
 800eb14:	372c      	adds	r7, #44	@ 0x2c
 800eb16:	46bd      	mov	sp, r7
 800eb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1c:	4770      	bx	lr
	...

0800eb20 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800eb24:	4904      	ldr	r1, [pc, #16]	@ (800eb38 <MX_FATFS_Init+0x18>)
 800eb26:	4805      	ldr	r0, [pc, #20]	@ (800eb3c <MX_FATFS_Init+0x1c>)
 800eb28:	f003 fb10 	bl	801214c <FATFS_LinkDriver>
 800eb2c:	4603      	mov	r3, r0
 800eb2e:	461a      	mov	r2, r3
 800eb30:	4b03      	ldr	r3, [pc, #12]	@ (800eb40 <MX_FATFS_Init+0x20>)
 800eb32:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800eb34:	bf00      	nop
 800eb36:	bd80      	pop	{r7, pc}
 800eb38:	20000ebc 	.word	0x20000ebc
 800eb3c:	2000002c 	.word	0x2000002c
 800eb40:	20000eb8 	.word	0x20000eb8

0800eb44 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800eb44:	b480      	push	{r7}
 800eb46:	b083      	sub	sp, #12
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	4603      	mov	r3, r0
 800eb4c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800eb4e:	4b06      	ldr	r3, [pc, #24]	@ (800eb68 <USER_initialize+0x24>)
 800eb50:	2201      	movs	r2, #1
 800eb52:	701a      	strb	r2, [r3, #0]
    return Stat;
 800eb54:	4b04      	ldr	r3, [pc, #16]	@ (800eb68 <USER_initialize+0x24>)
 800eb56:	781b      	ldrb	r3, [r3, #0]
 800eb58:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	370c      	adds	r7, #12
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr
 800eb66:	bf00      	nop
 800eb68:	20000029 	.word	0x20000029

0800eb6c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800eb6c:	b480      	push	{r7}
 800eb6e:	b083      	sub	sp, #12
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	4603      	mov	r3, r0
 800eb74:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800eb76:	4b06      	ldr	r3, [pc, #24]	@ (800eb90 <USER_status+0x24>)
 800eb78:	2201      	movs	r2, #1
 800eb7a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800eb7c:	4b04      	ldr	r3, [pc, #16]	@ (800eb90 <USER_status+0x24>)
 800eb7e:	781b      	ldrb	r3, [r3, #0]
 800eb80:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	370c      	adds	r7, #12
 800eb86:	46bd      	mov	sp, r7
 800eb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8c:	4770      	bx	lr
 800eb8e:	bf00      	nop
 800eb90:	20000029 	.word	0x20000029

0800eb94 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800eb94:	b480      	push	{r7}
 800eb96:	b085      	sub	sp, #20
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	60b9      	str	r1, [r7, #8]
 800eb9c:	607a      	str	r2, [r7, #4]
 800eb9e:	603b      	str	r3, [r7, #0]
 800eba0:	4603      	mov	r3, r0
 800eba2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800eba4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3714      	adds	r7, #20
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr

0800ebb2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ebb2:	b480      	push	{r7}
 800ebb4:	b085      	sub	sp, #20
 800ebb6:	af00      	add	r7, sp, #0
 800ebb8:	60b9      	str	r1, [r7, #8]
 800ebba:	607a      	str	r2, [r7, #4]
 800ebbc:	603b      	str	r3, [r7, #0]
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800ebc2:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800ebc4:	4618      	mov	r0, r3
 800ebc6:	3714      	adds	r7, #20
 800ebc8:	46bd      	mov	sp, r7
 800ebca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebce:	4770      	bx	lr

0800ebd0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b085      	sub	sp, #20
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	4603      	mov	r3, r0
 800ebd8:	603a      	str	r2, [r7, #0]
 800ebda:	71fb      	strb	r3, [r7, #7]
 800ebdc:	460b      	mov	r3, r1
 800ebde:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	73fb      	strb	r3, [r7, #15]
    return res;
 800ebe4:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	3714      	adds	r7, #20
 800ebea:	46bd      	mov	sp, r7
 800ebec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf0:	4770      	bx	lr
	...

0800ebf4 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b084      	sub	sp, #16
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	460b      	mov	r3, r1
 800ebfe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800ec00:	f44f 701d 	mov.w	r0, #628	@ 0x274
 800ec04:	f005 fbd2 	bl	80143ac <USBD_static_malloc>
 800ec08:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d109      	bne.n	800ec24 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	32b0      	adds	r2, #176	@ 0xb0
 800ec1a:	2100      	movs	r1, #0
 800ec1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800ec20:	2302      	movs	r3, #2
 800ec22:	e06e      	b.n	800ed02 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	32b0      	adds	r2, #176	@ 0xb0
 800ec2e:	68f9      	ldr	r1, [r7, #12]
 800ec30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	32b0      	adds	r2, #176	@ 0xb0
 800ec3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	7c1b      	ldrb	r3, [r3, #16]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d12b      	bne.n	800eca8 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800ec50:	4b2e      	ldr	r3, [pc, #184]	@ (800ed0c <USBD_MSC_Init+0x118>)
 800ec52:	7819      	ldrb	r1, [r3, #0]
 800ec54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ec58:	2202      	movs	r2, #2
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f005 f974 	bl	8013f48 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800ec60:	4b2a      	ldr	r3, [pc, #168]	@ (800ed0c <USBD_MSC_Init+0x118>)
 800ec62:	781b      	ldrb	r3, [r3, #0]
 800ec64:	f003 020f 	and.w	r2, r3, #15
 800ec68:	6879      	ldr	r1, [r7, #4]
 800ec6a:	4613      	mov	r3, r2
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	4413      	add	r3, r2
 800ec70:	009b      	lsls	r3, r3, #2
 800ec72:	440b      	add	r3, r1
 800ec74:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ec78:	2201      	movs	r2, #1
 800ec7a:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800ec7c:	4b24      	ldr	r3, [pc, #144]	@ (800ed10 <USBD_MSC_Init+0x11c>)
 800ec7e:	7819      	ldrb	r1, [r3, #0]
 800ec80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ec84:	2202      	movs	r2, #2
 800ec86:	6878      	ldr	r0, [r7, #4]
 800ec88:	f005 f95e 	bl	8013f48 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800ec8c:	4b20      	ldr	r3, [pc, #128]	@ (800ed10 <USBD_MSC_Init+0x11c>)
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	f003 020f 	and.w	r2, r3, #15
 800ec94:	6879      	ldr	r1, [r7, #4]
 800ec96:	4613      	mov	r3, r2
 800ec98:	009b      	lsls	r3, r3, #2
 800ec9a:	4413      	add	r3, r2
 800ec9c:	009b      	lsls	r3, r3, #2
 800ec9e:	440b      	add	r3, r1
 800eca0:	3324      	adds	r3, #36	@ 0x24
 800eca2:	2201      	movs	r2, #1
 800eca4:	801a      	strh	r2, [r3, #0]
 800eca6:	e028      	b.n	800ecfa <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800eca8:	4b18      	ldr	r3, [pc, #96]	@ (800ed0c <USBD_MSC_Init+0x118>)
 800ecaa:	7819      	ldrb	r1, [r3, #0]
 800ecac:	2340      	movs	r3, #64	@ 0x40
 800ecae:	2202      	movs	r2, #2
 800ecb0:	6878      	ldr	r0, [r7, #4]
 800ecb2:	f005 f949 	bl	8013f48 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800ecb6:	4b15      	ldr	r3, [pc, #84]	@ (800ed0c <USBD_MSC_Init+0x118>)
 800ecb8:	781b      	ldrb	r3, [r3, #0]
 800ecba:	f003 020f 	and.w	r2, r3, #15
 800ecbe:	6879      	ldr	r1, [r7, #4]
 800ecc0:	4613      	mov	r3, r2
 800ecc2:	009b      	lsls	r3, r3, #2
 800ecc4:	4413      	add	r3, r2
 800ecc6:	009b      	lsls	r3, r3, #2
 800ecc8:	440b      	add	r3, r1
 800ecca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ecce:	2201      	movs	r2, #1
 800ecd0:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800ecd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ed10 <USBD_MSC_Init+0x11c>)
 800ecd4:	7819      	ldrb	r1, [r3, #0]
 800ecd6:	2340      	movs	r3, #64	@ 0x40
 800ecd8:	2202      	movs	r2, #2
 800ecda:	6878      	ldr	r0, [r7, #4]
 800ecdc:	f005 f934 	bl	8013f48 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800ece0:	4b0b      	ldr	r3, [pc, #44]	@ (800ed10 <USBD_MSC_Init+0x11c>)
 800ece2:	781b      	ldrb	r3, [r3, #0]
 800ece4:	f003 020f 	and.w	r2, r3, #15
 800ece8:	6879      	ldr	r1, [r7, #4]
 800ecea:	4613      	mov	r3, r2
 800ecec:	009b      	lsls	r3, r3, #2
 800ecee:	4413      	add	r3, r2
 800ecf0:	009b      	lsls	r3, r3, #2
 800ecf2:	440b      	add	r3, r1
 800ecf4:	3324      	adds	r3, #36	@ 0x24
 800ecf6:	2201      	movs	r2, #1
 800ecf8:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800ecfa:	6878      	ldr	r0, [r7, #4]
 800ecfc:	f000 fa2c 	bl	800f158 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800ed00:	2300      	movs	r3, #0
}
 800ed02:	4618      	mov	r0, r3
 800ed04:	3710      	adds	r7, #16
 800ed06:	46bd      	mov	sp, r7
 800ed08:	bd80      	pop	{r7, pc}
 800ed0a:	bf00      	nop
 800ed0c:	200000a3 	.word	0x200000a3
 800ed10:	200000a2 	.word	0x200000a2

0800ed14 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b082      	sub	sp, #8
 800ed18:	af00      	add	r7, sp, #0
 800ed1a:	6078      	str	r0, [r7, #4]
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800ed20:	4b26      	ldr	r3, [pc, #152]	@ (800edbc <USBD_MSC_DeInit+0xa8>)
 800ed22:	781b      	ldrb	r3, [r3, #0]
 800ed24:	4619      	mov	r1, r3
 800ed26:	6878      	ldr	r0, [r7, #4]
 800ed28:	f005 f94c 	bl	8013fc4 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800ed2c:	4b23      	ldr	r3, [pc, #140]	@ (800edbc <USBD_MSC_DeInit+0xa8>)
 800ed2e:	781b      	ldrb	r3, [r3, #0]
 800ed30:	f003 020f 	and.w	r2, r3, #15
 800ed34:	6879      	ldr	r1, [r7, #4]
 800ed36:	4613      	mov	r3, r2
 800ed38:	009b      	lsls	r3, r3, #2
 800ed3a:	4413      	add	r3, r2
 800ed3c:	009b      	lsls	r3, r3, #2
 800ed3e:	440b      	add	r3, r1
 800ed40:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ed44:	2200      	movs	r2, #0
 800ed46:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800ed48:	4b1d      	ldr	r3, [pc, #116]	@ (800edc0 <USBD_MSC_DeInit+0xac>)
 800ed4a:	781b      	ldrb	r3, [r3, #0]
 800ed4c:	4619      	mov	r1, r3
 800ed4e:	6878      	ldr	r0, [r7, #4]
 800ed50:	f005 f938 	bl	8013fc4 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800ed54:	4b1a      	ldr	r3, [pc, #104]	@ (800edc0 <USBD_MSC_DeInit+0xac>)
 800ed56:	781b      	ldrb	r3, [r3, #0]
 800ed58:	f003 020f 	and.w	r2, r3, #15
 800ed5c:	6879      	ldr	r1, [r7, #4]
 800ed5e:	4613      	mov	r3, r2
 800ed60:	009b      	lsls	r3, r3, #2
 800ed62:	4413      	add	r3, r2
 800ed64:	009b      	lsls	r3, r3, #2
 800ed66:	440b      	add	r3, r1
 800ed68:	3324      	adds	r3, #36	@ 0x24
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	32b0      	adds	r2, #176	@ 0xb0
 800ed78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d018      	beq.n	800edb2 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f000 fa67 	bl	800f254 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	32b0      	adds	r2, #176	@ 0xb0
 800ed90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed94:	4618      	mov	r0, r3
 800ed96:	f005 fb17 	bl	80143c8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	32b0      	adds	r2, #176	@ 0xb0
 800eda4:	2100      	movs	r1, #0
 800eda6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	2200      	movs	r2, #0
 800edae:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800edb2:	2300      	movs	r3, #0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3708      	adds	r7, #8
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	200000a3 	.word	0x200000a3
 800edc0:	200000a2 	.word	0x200000a2

0800edc4 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b086      	sub	sp, #24
 800edc8:	af00      	add	r7, sp, #0
 800edca:	6078      	str	r0, [r7, #4]
 800edcc:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	32b0      	adds	r2, #176	@ 0xb0
 800edd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eddc:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800edde:	2300      	movs	r3, #0
 800ede0:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800ede2:	2300      	movs	r3, #0
 800ede4:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ede6:	693b      	ldr	r3, [r7, #16]
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d101      	bne.n	800edf0 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800edec:	2303      	movs	r3, #3
 800edee:	e0e1      	b.n	800efb4 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800edf0:	683b      	ldr	r3, [r7, #0]
 800edf2:	781b      	ldrb	r3, [r3, #0]
 800edf4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d053      	beq.n	800eea4 <USBD_MSC_Setup+0xe0>
 800edfc:	2b20      	cmp	r3, #32
 800edfe:	f040 80d1 	bne.w	800efa4 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	785b      	ldrb	r3, [r3, #1]
 800ee06:	2bfe      	cmp	r3, #254	@ 0xfe
 800ee08:	d002      	beq.n	800ee10 <USBD_MSC_Setup+0x4c>
 800ee0a:	2bff      	cmp	r3, #255	@ 0xff
 800ee0c:	d02a      	beq.n	800ee64 <USBD_MSC_Setup+0xa0>
 800ee0e:	e041      	b.n	800ee94 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	885b      	ldrh	r3, [r3, #2]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d11e      	bne.n	800ee56 <USBD_MSC_Setup+0x92>
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	88db      	ldrh	r3, [r3, #6]
 800ee1c:	2b01      	cmp	r3, #1
 800ee1e:	d11a      	bne.n	800ee56 <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 800ee20:	683b      	ldr	r3, [r7, #0]
 800ee22:	781b      	ldrb	r3, [r3, #0]
 800ee24:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	da15      	bge.n	800ee56 <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ee30:	687a      	ldr	r2, [r7, #4]
 800ee32:	33b0      	adds	r3, #176	@ 0xb0
 800ee34:	009b      	lsls	r3, r3, #2
 800ee36:	4413      	add	r3, r2
 800ee38:	685b      	ldr	r3, [r3, #4]
 800ee3a:	699b      	ldr	r3, [r3, #24]
 800ee3c:	4798      	blx	r3
 800ee3e:	4603      	mov	r3, r0
 800ee40:	461a      	mov	r2, r3
 800ee42:	693b      	ldr	r3, [r7, #16]
 800ee44:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800ee46:	693b      	ldr	r3, [r7, #16]
 800ee48:	2201      	movs	r2, #1
 800ee4a:	4619      	mov	r1, r3
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	f003 f8cd 	bl	8011fec <USBD_CtlSendData>
 800ee52:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ee54:	e025      	b.n	800eea2 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800ee56:	6839      	ldr	r1, [r7, #0]
 800ee58:	6878      	ldr	r0, [r7, #4]
 800ee5a:	f003 f84a 	bl	8011ef2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ee5e:	2303      	movs	r3, #3
 800ee60:	75fb      	strb	r3, [r7, #23]
          break;
 800ee62:	e01e      	b.n	800eea2 <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800ee64:	683b      	ldr	r3, [r7, #0]
 800ee66:	885b      	ldrh	r3, [r3, #2]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d10c      	bne.n	800ee86 <USBD_MSC_Setup+0xc2>
 800ee6c:	683b      	ldr	r3, [r7, #0]
 800ee6e:	88db      	ldrh	r3, [r3, #6]
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d108      	bne.n	800ee86 <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	db03      	blt.n	800ee86 <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 800ee7e:	6878      	ldr	r0, [r7, #4]
 800ee80:	f000 f9b4 	bl	800f1ec <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ee84:	e00d      	b.n	800eea2 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 800ee86:	6839      	ldr	r1, [r7, #0]
 800ee88:	6878      	ldr	r0, [r7, #4]
 800ee8a:	f003 f832 	bl	8011ef2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ee8e:	2303      	movs	r3, #3
 800ee90:	75fb      	strb	r3, [r7, #23]
          break;
 800ee92:	e006      	b.n	800eea2 <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 800ee94:	6839      	ldr	r1, [r7, #0]
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	f003 f82b 	bl	8011ef2 <USBD_CtlError>
          ret = USBD_FAIL;
 800ee9c:	2303      	movs	r3, #3
 800ee9e:	75fb      	strb	r3, [r7, #23]
          break;
 800eea0:	bf00      	nop
      }
      break;
 800eea2:	e086      	b.n	800efb2 <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	785b      	ldrb	r3, [r3, #1]
 800eea8:	2b0b      	cmp	r3, #11
 800eeaa:	d872      	bhi.n	800ef92 <USBD_MSC_Setup+0x1ce>
 800eeac:	a201      	add	r2, pc, #4	@ (adr r2, 800eeb4 <USBD_MSC_Setup+0xf0>)
 800eeae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeb2:	bf00      	nop
 800eeb4:	0800eee5 	.word	0x0800eee5
 800eeb8:	0800ef61 	.word	0x0800ef61
 800eebc:	0800ef93 	.word	0x0800ef93
 800eec0:	0800ef93 	.word	0x0800ef93
 800eec4:	0800ef93 	.word	0x0800ef93
 800eec8:	0800ef93 	.word	0x0800ef93
 800eecc:	0800ef93 	.word	0x0800ef93
 800eed0:	0800ef93 	.word	0x0800ef93
 800eed4:	0800ef93 	.word	0x0800ef93
 800eed8:	0800ef93 	.word	0x0800ef93
 800eedc:	0800ef0f 	.word	0x0800ef0f
 800eee0:	0800ef39 	.word	0x0800ef39
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eeea:	b2db      	uxtb	r3, r3
 800eeec:	2b03      	cmp	r3, #3
 800eeee:	d107      	bne.n	800ef00 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800eef0:	f107 030e 	add.w	r3, r7, #14
 800eef4:	2202      	movs	r2, #2
 800eef6:	4619      	mov	r1, r3
 800eef8:	6878      	ldr	r0, [r7, #4]
 800eefa:	f003 f877 	bl	8011fec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800eefe:	e050      	b.n	800efa2 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800ef00:	6839      	ldr	r1, [r7, #0]
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f002 fff5 	bl	8011ef2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef08:	2303      	movs	r3, #3
 800ef0a:	75fb      	strb	r3, [r7, #23]
          break;
 800ef0c:	e049      	b.n	800efa2 <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef14:	b2db      	uxtb	r3, r3
 800ef16:	2b03      	cmp	r3, #3
 800ef18:	d107      	bne.n	800ef2a <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800ef1a:	693b      	ldr	r3, [r7, #16]
 800ef1c:	3304      	adds	r3, #4
 800ef1e:	2201      	movs	r2, #1
 800ef20:	4619      	mov	r1, r3
 800ef22:	6878      	ldr	r0, [r7, #4]
 800ef24:	f003 f862 	bl	8011fec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ef28:	e03b      	b.n	800efa2 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800ef2a:	6839      	ldr	r1, [r7, #0]
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f002 ffe0 	bl	8011ef2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef32:	2303      	movs	r3, #3
 800ef34:	75fb      	strb	r3, [r7, #23]
          break;
 800ef36:	e034      	b.n	800efa2 <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef3e:	b2db      	uxtb	r3, r3
 800ef40:	2b03      	cmp	r3, #3
 800ef42:	d106      	bne.n	800ef52 <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	885b      	ldrh	r3, [r3, #2]
 800ef48:	b2db      	uxtb	r3, r3
 800ef4a:	461a      	mov	r2, r3
 800ef4c:	693b      	ldr	r3, [r7, #16]
 800ef4e:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ef50:	e027      	b.n	800efa2 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 800ef52:	6839      	ldr	r1, [r7, #0]
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	f002 ffcc 	bl	8011ef2 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef5a:	2303      	movs	r3, #3
 800ef5c:	75fb      	strb	r3, [r7, #23]
          break;
 800ef5e:	e020      	b.n	800efa2 <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef66:	b2db      	uxtb	r3, r3
 800ef68:	2b03      	cmp	r3, #3
 800ef6a:	d119      	bne.n	800efa0 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800ef6c:	683b      	ldr	r3, [r7, #0]
 800ef6e:	885b      	ldrh	r3, [r3, #2]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d115      	bne.n	800efa0 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	889b      	ldrh	r3, [r3, #4]
 800ef78:	b2db      	uxtb	r3, r3
 800ef7a:	4619      	mov	r1, r3
 800ef7c:	6878      	ldr	r0, [r7, #4]
 800ef7e:	f005 f857 	bl	8014030 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	889b      	ldrh	r3, [r3, #4]
 800ef86:	b2db      	uxtb	r3, r3
 800ef88:	4619      	mov	r1, r3
 800ef8a:	6878      	ldr	r0, [r7, #4]
 800ef8c:	f000 fb2e 	bl	800f5ec <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800ef90:	e006      	b.n	800efa0 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 800ef92:	6839      	ldr	r1, [r7, #0]
 800ef94:	6878      	ldr	r0, [r7, #4]
 800ef96:	f002 ffac 	bl	8011ef2 <USBD_CtlError>
          ret = USBD_FAIL;
 800ef9a:	2303      	movs	r3, #3
 800ef9c:	75fb      	strb	r3, [r7, #23]
          break;
 800ef9e:	e000      	b.n	800efa2 <USBD_MSC_Setup+0x1de>
          break;
 800efa0:	bf00      	nop
      }
      break;
 800efa2:	e006      	b.n	800efb2 <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 800efa4:	6839      	ldr	r1, [r7, #0]
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f002 ffa3 	bl	8011ef2 <USBD_CtlError>
      ret = USBD_FAIL;
 800efac:	2303      	movs	r3, #3
 800efae:	75fb      	strb	r3, [r7, #23]
      break;
 800efb0:	bf00      	nop
  }

  return (uint8_t)ret;
 800efb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800efb4:	4618      	mov	r0, r3
 800efb6:	3718      	adds	r7, #24
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}

0800efbc <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b082      	sub	sp, #8
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
 800efc4:	460b      	mov	r3, r1
 800efc6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800efc8:	78fb      	ldrb	r3, [r7, #3]
 800efca:	4619      	mov	r1, r3
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f000 f959 	bl	800f284 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800efd2:	2300      	movs	r3, #0
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	3708      	adds	r7, #8
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}

0800efdc <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b082      	sub	sp, #8
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
 800efe4:	460b      	mov	r3, r1
 800efe6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800efe8:	78fb      	ldrb	r3, [r7, #3]
 800efea:	4619      	mov	r1, r3
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f000 f983 	bl	800f2f8 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800eff2:	2300      	movs	r3, #0
}
 800eff4:	4618      	mov	r0, r3
 800eff6:	3708      	adds	r7, #8
 800eff8:	46bd      	mov	sp, r7
 800effa:	bd80      	pop	{r7, pc}

0800effc <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b084      	sub	sp, #16
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800f004:	2181      	movs	r1, #129	@ 0x81
 800f006:	4812      	ldr	r0, [pc, #72]	@ (800f050 <USBD_MSC_GetHSCfgDesc+0x54>)
 800f008:	f002 f912 	bl	8011230 <USBD_GetEpDesc>
 800f00c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800f00e:	2101      	movs	r1, #1
 800f010:	480f      	ldr	r0, [pc, #60]	@ (800f050 <USBD_MSC_GetHSCfgDesc+0x54>)
 800f012:	f002 f90d 	bl	8011230 <USBD_GetEpDesc>
 800f016:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d006      	beq.n	800f02c <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	2200      	movs	r2, #0
 800f022:	711a      	strb	r2, [r3, #4]
 800f024:	2200      	movs	r2, #0
 800f026:	f042 0202 	orr.w	r2, r2, #2
 800f02a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800f02c:	68bb      	ldr	r3, [r7, #8]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d006      	beq.n	800f040 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800f032:	68bb      	ldr	r3, [r7, #8]
 800f034:	2200      	movs	r2, #0
 800f036:	711a      	strb	r2, [r3, #4]
 800f038:	2200      	movs	r2, #0
 800f03a:	f042 0202 	orr.w	r2, r2, #2
 800f03e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	2220      	movs	r2, #32
 800f044:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800f046:	4b02      	ldr	r3, [pc, #8]	@ (800f050 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3710      	adds	r7, #16
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}
 800f050:	20000078 	.word	0x20000078

0800f054 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b084      	sub	sp, #16
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800f05c:	2181      	movs	r1, #129	@ 0x81
 800f05e:	4812      	ldr	r0, [pc, #72]	@ (800f0a8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800f060:	f002 f8e6 	bl	8011230 <USBD_GetEpDesc>
 800f064:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800f066:	2101      	movs	r1, #1
 800f068:	480f      	ldr	r0, [pc, #60]	@ (800f0a8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800f06a:	f002 f8e1 	bl	8011230 <USBD_GetEpDesc>
 800f06e:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d006      	beq.n	800f084 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	2200      	movs	r2, #0
 800f07a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f07e:	711a      	strb	r2, [r3, #4]
 800f080:	2200      	movs	r2, #0
 800f082:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d006      	beq.n	800f098 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	2200      	movs	r2, #0
 800f08e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f092:	711a      	strb	r2, [r3, #4]
 800f094:	2200      	movs	r2, #0
 800f096:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	2220      	movs	r2, #32
 800f09c:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800f09e:	4b02      	ldr	r3, [pc, #8]	@ (800f0a8 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	3710      	adds	r7, #16
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	bd80      	pop	{r7, pc}
 800f0a8:	20000078 	.word	0x20000078

0800f0ac <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800f0b4:	2181      	movs	r1, #129	@ 0x81
 800f0b6:	4812      	ldr	r0, [pc, #72]	@ (800f100 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800f0b8:	f002 f8ba 	bl	8011230 <USBD_GetEpDesc>
 800f0bc:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800f0be:	2101      	movs	r1, #1
 800f0c0:	480f      	ldr	r0, [pc, #60]	@ (800f100 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800f0c2:	f002 f8b5 	bl	8011230 <USBD_GetEpDesc>
 800f0c6:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d006      	beq.n	800f0dc <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f0d6:	711a      	strb	r2, [r3, #4]
 800f0d8:	2200      	movs	r2, #0
 800f0da:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800f0dc:	68bb      	ldr	r3, [r7, #8]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d006      	beq.n	800f0f0 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f0ea:	711a      	strb	r2, [r3, #4]
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2220      	movs	r2, #32
 800f0f4:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800f0f6:	4b02      	ldr	r3, [pc, #8]	@ (800f100 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3710      	adds	r7, #16
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	20000078 	.word	0x20000078

0800f104 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f104:	b480      	push	{r7}
 800f106:	b083      	sub	sp, #12
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	220a      	movs	r2, #10
 800f110:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800f112:	4b03      	ldr	r3, [pc, #12]	@ (800f120 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f114:	4618      	mov	r0, r3
 800f116:	370c      	adds	r7, #12
 800f118:	46bd      	mov	sp, r7
 800f11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11e:	4770      	bx	lr
 800f120:	20000098 	.word	0x20000098

0800f124 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800f124:	b480      	push	{r7}
 800f126:	b083      	sub	sp, #12
 800f128:	af00      	add	r7, sp, #0
 800f12a:	6078      	str	r0, [r7, #4]
 800f12c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	2b00      	cmp	r3, #0
 800f132:	d101      	bne.n	800f138 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f134:	2303      	movs	r3, #3
 800f136:	e009      	b.n	800f14c <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f13e:	687a      	ldr	r2, [r7, #4]
 800f140:	33b0      	adds	r3, #176	@ 0xb0
 800f142:	009b      	lsls	r3, r3, #2
 800f144:	4413      	add	r3, r2
 800f146:	683a      	ldr	r2, [r7, #0]
 800f148:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800f14a:	2300      	movs	r3, #0
}
 800f14c:	4618      	mov	r0, r3
 800f14e:	370c      	adds	r7, #12
 800f150:	46bd      	mov	sp, r7
 800f152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f156:	4770      	bx	lr

0800f158 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b084      	sub	sp, #16
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	32b0      	adds	r2, #176	@ 0xb0
 800f16a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f16e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	2b00      	cmp	r3, #0
 800f174:	d032      	beq.n	800f1dc <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	2200      	movs	r2, #0
 800f17a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	2200      	movs	r2, #0
 800f180:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	2200      	movs	r2, #0
 800f186:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	2200      	movs	r2, #0
 800f18e:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	2200      	movs	r2, #0
 800f196:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f1a0:	687a      	ldr	r2, [r7, #4]
 800f1a2:	33b0      	adds	r3, #176	@ 0xb0
 800f1a4:	009b      	lsls	r3, r3, #2
 800f1a6:	4413      	add	r3, r2
 800f1a8:	685b      	ldr	r3, [r3, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	2000      	movs	r0, #0
 800f1ae:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800f1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800f1e4 <MSC_BOT_Init+0x8c>)
 800f1b2:	781b      	ldrb	r3, [r3, #0]
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	6878      	ldr	r0, [r7, #4]
 800f1b8:	f004 ff3a 	bl	8014030 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800f1bc:	4b0a      	ldr	r3, [pc, #40]	@ (800f1e8 <MSC_BOT_Init+0x90>)
 800f1be:	781b      	ldrb	r3, [r3, #0]
 800f1c0:	4619      	mov	r1, r3
 800f1c2:	6878      	ldr	r0, [r7, #4]
 800f1c4:	f004 ff34 	bl	8014030 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f1c8:	4b06      	ldr	r3, [pc, #24]	@ (800f1e4 <MSC_BOT_Init+0x8c>)
 800f1ca:	7819      	ldrb	r1, [r3, #0]
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f1d2:	231f      	movs	r3, #31
 800f1d4:	6878      	ldr	r0, [r7, #4]
 800f1d6:	f005 f867 	bl	80142a8 <USBD_LL_PrepareReceive>
 800f1da:	e000      	b.n	800f1de <MSC_BOT_Init+0x86>
    return;
 800f1dc:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f1de:	3710      	adds	r7, #16
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}
 800f1e4:	200000a3 	.word	0x200000a3
 800f1e8:	200000a2 	.word	0x200000a2

0800f1ec <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b084      	sub	sp, #16
 800f1f0:	af00      	add	r7, sp, #0
 800f1f2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	32b0      	adds	r2, #176	@ 0xb0
 800f1fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f202:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d01b      	beq.n	800f242 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	2200      	movs	r2, #0
 800f20e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	2201      	movs	r2, #1
 800f214:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800f216:	4b0d      	ldr	r3, [pc, #52]	@ (800f24c <MSC_BOT_Reset+0x60>)
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	4619      	mov	r1, r3
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f004 ff73 	bl	8014108 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800f222:	4b0b      	ldr	r3, [pc, #44]	@ (800f250 <MSC_BOT_Reset+0x64>)
 800f224:	781b      	ldrb	r3, [r3, #0]
 800f226:	4619      	mov	r1, r3
 800f228:	6878      	ldr	r0, [r7, #4]
 800f22a:	f004 ff6d 	bl	8014108 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f22e:	4b08      	ldr	r3, [pc, #32]	@ (800f250 <MSC_BOT_Reset+0x64>)
 800f230:	7819      	ldrb	r1, [r3, #0]
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f238:	231f      	movs	r3, #31
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f005 f834 	bl	80142a8 <USBD_LL_PrepareReceive>
 800f240:	e000      	b.n	800f244 <MSC_BOT_Reset+0x58>
    return;
 800f242:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f244:	3710      	adds	r7, #16
 800f246:	46bd      	mov	sp, r7
 800f248:	bd80      	pop	{r7, pc}
 800f24a:	bf00      	nop
 800f24c:	200000a2 	.word	0x200000a2
 800f250:	200000a3 	.word	0x200000a3

0800f254 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800f254:	b480      	push	{r7}
 800f256:	b085      	sub	sp, #20
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	32b0      	adds	r2, #176	@ 0xb0
 800f266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f26a:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d002      	beq.n	800f278 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	2200      	movs	r2, #0
 800f276:	721a      	strb	r2, [r3, #8]
  }
}
 800f278:	bf00      	nop
 800f27a:	3714      	adds	r7, #20
 800f27c:	46bd      	mov	sp, r7
 800f27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f282:	4770      	bx	lr

0800f284 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b084      	sub	sp, #16
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
 800f28c:	460b      	mov	r3, r1
 800f28e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	32b0      	adds	r2, #176	@ 0xb0
 800f29a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f29e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d020      	beq.n	800f2e8 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	7a1b      	ldrb	r3, [r3, #8]
 800f2aa:	2b02      	cmp	r3, #2
 800f2ac:	d005      	beq.n	800f2ba <MSC_BOT_DataIn+0x36>
 800f2ae:	2b02      	cmp	r3, #2
 800f2b0:	db1c      	blt.n	800f2ec <MSC_BOT_DataIn+0x68>
 800f2b2:	3b03      	subs	r3, #3
 800f2b4:	2b01      	cmp	r3, #1
 800f2b6:	d819      	bhi.n	800f2ec <MSC_BOT_DataIn+0x68>
 800f2b8:	e011      	b.n	800f2de <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f2c6:	461a      	mov	r2, r3
 800f2c8:	6878      	ldr	r0, [r7, #4]
 800f2ca:	f000 f9c9 	bl	800f660 <SCSI_ProcessCmd>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	da0d      	bge.n	800f2f0 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f2d4:	2101      	movs	r1, #1
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	f000 f90c 	bl	800f4f4 <MSC_BOT_SendCSW>
      }
      break;
 800f2dc:	e008      	b.n	800f2f0 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f2de:	2100      	movs	r1, #0
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f000 f907 	bl	800f4f4 <MSC_BOT_SendCSW>
      break;
 800f2e6:	e004      	b.n	800f2f2 <MSC_BOT_DataIn+0x6e>
    return;
 800f2e8:	bf00      	nop
 800f2ea:	e002      	b.n	800f2f2 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800f2ec:	bf00      	nop
 800f2ee:	e000      	b.n	800f2f2 <MSC_BOT_DataIn+0x6e>
      break;
 800f2f0:	bf00      	nop
  }
}
 800f2f2:	3710      	adds	r7, #16
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}

0800f2f8 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b084      	sub	sp, #16
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
 800f300:	460b      	mov	r3, r1
 800f302:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	32b0      	adds	r2, #176	@ 0xb0
 800f30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f312:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	2b00      	cmp	r3, #0
 800f318:	d01c      	beq.n	800f354 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	7a1b      	ldrb	r3, [r3, #8]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d002      	beq.n	800f328 <MSC_BOT_DataOut+0x30>
 800f322:	2b01      	cmp	r3, #1
 800f324:	d004      	beq.n	800f330 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800f326:	e018      	b.n	800f35a <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800f328:	6878      	ldr	r0, [r7, #4]
 800f32a:	f000 f819 	bl	800f360 <MSC_BOT_CBW_Decode>
      break;
 800f32e:	e014      	b.n	800f35a <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f33c:	461a      	mov	r2, r3
 800f33e:	6878      	ldr	r0, [r7, #4]
 800f340:	f000 f98e 	bl	800f660 <SCSI_ProcessCmd>
 800f344:	4603      	mov	r3, r0
 800f346:	2b00      	cmp	r3, #0
 800f348:	da06      	bge.n	800f358 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f34a:	2101      	movs	r1, #1
 800f34c:	6878      	ldr	r0, [r7, #4]
 800f34e:	f000 f8d1 	bl	800f4f4 <MSC_BOT_SendCSW>
      break;
 800f352:	e001      	b.n	800f358 <MSC_BOT_DataOut+0x60>
    return;
 800f354:	bf00      	nop
 800f356:	e000      	b.n	800f35a <MSC_BOT_DataOut+0x62>
      break;
 800f358:	bf00      	nop
  }
}
 800f35a:	3710      	adds	r7, #16
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}

0800f360 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b084      	sub	sp, #16
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	32b0      	adds	r2, #176	@ 0xb0
 800f372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f376:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d079      	beq.n	800f472 <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800f396:	4b3a      	ldr	r3, [pc, #232]	@ (800f480 <MSC_BOT_CBW_Decode+0x120>)
 800f398:	781b      	ldrb	r3, [r3, #0]
 800f39a:	4619      	mov	r1, r3
 800f39c:	6878      	ldr	r0, [r7, #4]
 800f39e:	f004 ffbb 	bl	8014318 <USBD_LL_GetRxDataSize>
 800f3a2:	4603      	mov	r3, r0
 800f3a4:	2b1f      	cmp	r3, #31
 800f3a6:	d114      	bne.n	800f3d2 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800f3ae:	4a35      	ldr	r2, [pc, #212]	@ (800f484 <MSC_BOT_CBW_Decode+0x124>)
 800f3b0:	4293      	cmp	r3, r2
 800f3b2:	d10e      	bne.n	800f3d2 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800f3ba:	2b01      	cmp	r3, #1
 800f3bc:	d809      	bhi.n	800f3d2 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d004      	beq.n	800f3d2 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800f3ce:	2b10      	cmp	r3, #16
 800f3d0:	d90e      	bls.n	800f3f0 <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f3d8:	2320      	movs	r3, #32
 800f3da:	2205      	movs	r2, #5
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f000 fe54 	bl	801008a <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	2202      	movs	r2, #2
 800f3e6:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800f3e8:	6878      	ldr	r0, [r7, #4]
 800f3ea:	f000 f8bd 	bl	800f568 <MSC_BOT_Abort>
 800f3ee:	e043      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800f3fc:	461a      	mov	r2, r3
 800f3fe:	6878      	ldr	r0, [r7, #4]
 800f400:	f000 f92e 	bl	800f660 <SCSI_ProcessCmd>
 800f404:	4603      	mov	r3, r0
 800f406:	2b00      	cmp	r3, #0
 800f408:	da0c      	bge.n	800f424 <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	7a1b      	ldrb	r3, [r3, #8]
 800f40e:	2b05      	cmp	r3, #5
 800f410:	d104      	bne.n	800f41c <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f412:	2101      	movs	r1, #1
 800f414:	6878      	ldr	r0, [r7, #4]
 800f416:	f000 f86d 	bl	800f4f4 <MSC_BOT_SendCSW>
 800f41a:	e02d      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f000 f8a3 	bl	800f568 <MSC_BOT_Abort>
 800f422:	e029      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	7a1b      	ldrb	r3, [r3, #8]
 800f428:	2b02      	cmp	r3, #2
 800f42a:	d024      	beq.n	800f476 <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800f430:	2b01      	cmp	r3, #1
 800f432:	d020      	beq.n	800f476 <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800f438:	2b03      	cmp	r3, #3
 800f43a:	d01c      	beq.n	800f476 <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	68db      	ldr	r3, [r3, #12]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d009      	beq.n	800f458 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	f103 0110 	add.w	r1, r3, #16
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	68db      	ldr	r3, [r3, #12]
 800f44e:	461a      	mov	r2, r3
 800f450:	6878      	ldr	r0, [r7, #4]
 800f452:	f000 f819 	bl	800f488 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800f456:	e00f      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	68db      	ldr	r3, [r3, #12]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d104      	bne.n	800f46a <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f460:	2100      	movs	r1, #0
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f000 f846 	bl	800f4f4 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800f468:	e006      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	f000 f87c 	bl	800f568 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800f470:	e002      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
    return;
 800f472:	bf00      	nop
 800f474:	e000      	b.n	800f478 <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 800f476:	bf00      	nop
    }
  }
}
 800f478:	3710      	adds	r7, #16
 800f47a:	46bd      	mov	sp, r7
 800f47c:	bd80      	pop	{r7, pc}
 800f47e:	bf00      	nop
 800f480:	200000a3 	.word	0x200000a3
 800f484:	43425355 	.word	0x43425355

0800f488 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b086      	sub	sp, #24
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	60f8      	str	r0, [r7, #12]
 800f490:	60b9      	str	r1, [r7, #8]
 800f492:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	32b0      	adds	r2, #176	@ 0xb0
 800f49e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f4a2:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d01e      	beq.n	800f4e8 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800f4aa:	697b      	ldr	r3, [r7, #20]
 800f4ac:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f4b0:	687a      	ldr	r2, [r7, #4]
 800f4b2:	4293      	cmp	r3, r2
 800f4b4:	bf28      	it	cs
 800f4b6:	4613      	movcs	r3, r2
 800f4b8:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800f4ba:	697b      	ldr	r3, [r7, #20]
 800f4bc:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	1ad2      	subs	r2, r2, r3
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800f4ca:	697b      	ldr	r3, [r7, #20]
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800f4d2:	697b      	ldr	r3, [r7, #20]
 800f4d4:	2204      	movs	r2, #4
 800f4d6:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800f4d8:	4b05      	ldr	r3, [pc, #20]	@ (800f4f0 <MSC_BOT_SendData+0x68>)
 800f4da:	7819      	ldrb	r1, [r3, #0]
 800f4dc:	693b      	ldr	r3, [r7, #16]
 800f4de:	68ba      	ldr	r2, [r7, #8]
 800f4e0:	68f8      	ldr	r0, [r7, #12]
 800f4e2:	f004 fea9 	bl	8014238 <USBD_LL_Transmit>
 800f4e6:	e000      	b.n	800f4ea <MSC_BOT_SendData+0x62>
    return;
 800f4e8:	bf00      	nop
}
 800f4ea:	3718      	adds	r7, #24
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	bd80      	pop	{r7, pc}
 800f4f0:	200000a2 	.word	0x200000a2

0800f4f4 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b084      	sub	sp, #16
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
 800f4fc:	460b      	mov	r3, r1
 800f4fe:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	32b0      	adds	r2, #176	@ 0xb0
 800f50a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f50e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	2b00      	cmp	r3, #0
 800f514:	d01d      	beq.n	800f552 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	4a10      	ldr	r2, [pc, #64]	@ (800f55c <MSC_BOT_SendCSW+0x68>)
 800f51a:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	78fa      	ldrb	r2, [r7, #3]
 800f522:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	2200      	movs	r2, #0
 800f52a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800f52c:	4b0c      	ldr	r3, [pc, #48]	@ (800f560 <MSC_BOT_SendCSW+0x6c>)
 800f52e:	7819      	ldrb	r1, [r3, #0]
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800f536:	230d      	movs	r3, #13
 800f538:	6878      	ldr	r0, [r7, #4]
 800f53a:	f004 fe7d 	bl	8014238 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800f53e:	4b09      	ldr	r3, [pc, #36]	@ (800f564 <MSC_BOT_SendCSW+0x70>)
 800f540:	7819      	ldrb	r1, [r3, #0]
 800f542:	68fb      	ldr	r3, [r7, #12]
 800f544:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800f548:	231f      	movs	r3, #31
 800f54a:	6878      	ldr	r0, [r7, #4]
 800f54c:	f004 feac 	bl	80142a8 <USBD_LL_PrepareReceive>
 800f550:	e000      	b.n	800f554 <MSC_BOT_SendCSW+0x60>
    return;
 800f552:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800f554:	3710      	adds	r7, #16
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
 800f55a:	bf00      	nop
 800f55c:	53425355 	.word	0x53425355
 800f560:	200000a2 	.word	0x200000a2
 800f564:	200000a3 	.word	0x200000a3

0800f568 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b084      	sub	sp, #16
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	32b0      	adds	r2, #176	@ 0xb0
 800f57a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f57e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d02a      	beq.n	800f5dc <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d10e      	bne.n	800f5ae <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800f596:	2b00      	cmp	r3, #0
 800f598:	d009      	beq.n	800f5ae <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800f59a:	68fb      	ldr	r3, [r7, #12]
 800f59c:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d105      	bne.n	800f5ae <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f5a2:	4b10      	ldr	r3, [pc, #64]	@ (800f5e4 <MSC_BOT_Abort+0x7c>)
 800f5a4:	781b      	ldrb	r3, [r3, #0]
 800f5a6:	4619      	mov	r1, r3
 800f5a8:	6878      	ldr	r0, [r7, #4]
 800f5aa:	f004 fd77 	bl	801409c <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f5ae:	4b0e      	ldr	r3, [pc, #56]	@ (800f5e8 <MSC_BOT_Abort+0x80>)
 800f5b0:	781b      	ldrb	r3, [r3, #0]
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	6878      	ldr	r0, [r7, #4]
 800f5b6:	f004 fd71 	bl	801409c <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	7a5b      	ldrb	r3, [r3, #9]
 800f5be:	2b02      	cmp	r3, #2
 800f5c0:	d10d      	bne.n	800f5de <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f5c2:	4b09      	ldr	r3, [pc, #36]	@ (800f5e8 <MSC_BOT_Abort+0x80>)
 800f5c4:	781b      	ldrb	r3, [r3, #0]
 800f5c6:	4619      	mov	r1, r3
 800f5c8:	6878      	ldr	r0, [r7, #4]
 800f5ca:	f004 fd67 	bl	801409c <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f5ce:	4b05      	ldr	r3, [pc, #20]	@ (800f5e4 <MSC_BOT_Abort+0x7c>)
 800f5d0:	781b      	ldrb	r3, [r3, #0]
 800f5d2:	4619      	mov	r1, r3
 800f5d4:	6878      	ldr	r0, [r7, #4]
 800f5d6:	f004 fd61 	bl	801409c <USBD_LL_StallEP>
 800f5da:	e000      	b.n	800f5de <MSC_BOT_Abort+0x76>
    return;
 800f5dc:	bf00      	nop
  }
}
 800f5de:	3710      	adds	r7, #16
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd80      	pop	{r7, pc}
 800f5e4:	200000a3 	.word	0x200000a3
 800f5e8:	200000a2 	.word	0x200000a2

0800f5ec <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b084      	sub	sp, #16
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	6078      	str	r0, [r7, #4]
 800f5f4:	460b      	mov	r3, r1
 800f5f6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	32b0      	adds	r2, #176	@ 0xb0
 800f602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f606:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d01d      	beq.n	800f64a <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	7a5b      	ldrb	r3, [r3, #9]
 800f612:	2b02      	cmp	r3, #2
 800f614:	d10c      	bne.n	800f630 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800f616:	4b10      	ldr	r3, [pc, #64]	@ (800f658 <MSC_BOT_CplClrFeature+0x6c>)
 800f618:	781b      	ldrb	r3, [r3, #0]
 800f61a:	4619      	mov	r1, r3
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f004 fd3d 	bl	801409c <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800f622:	4b0e      	ldr	r3, [pc, #56]	@ (800f65c <MSC_BOT_CplClrFeature+0x70>)
 800f624:	781b      	ldrb	r3, [r3, #0]
 800f626:	4619      	mov	r1, r3
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f004 fd37 	bl	801409c <USBD_LL_StallEP>
 800f62e:	e00f      	b.n	800f650 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800f630:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f634:	2b00      	cmp	r3, #0
 800f636:	da0a      	bge.n	800f64e <MSC_BOT_CplClrFeature+0x62>
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	7a5b      	ldrb	r3, [r3, #9]
 800f63c:	2b01      	cmp	r3, #1
 800f63e:	d006      	beq.n	800f64e <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800f640:	2101      	movs	r1, #1
 800f642:	6878      	ldr	r0, [r7, #4]
 800f644:	f7ff ff56 	bl	800f4f4 <MSC_BOT_SendCSW>
 800f648:	e002      	b.n	800f650 <MSC_BOT_CplClrFeature+0x64>
    return;
 800f64a:	bf00      	nop
 800f64c:	e000      	b.n	800f650 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800f64e:	bf00      	nop
  }
}
 800f650:	3710      	adds	r7, #16
 800f652:	46bd      	mov	sp, r7
 800f654:	bd80      	pop	{r7, pc}
 800f656:	bf00      	nop
 800f658:	200000a2 	.word	0x200000a2
 800f65c:	200000a3 	.word	0x200000a3

0800f660 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b086      	sub	sp, #24
 800f664:	af00      	add	r7, sp, #0
 800f666:	60f8      	str	r0, [r7, #12]
 800f668:	460b      	mov	r3, r1
 800f66a:	607a      	str	r2, [r7, #4]
 800f66c:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	32b0      	adds	r2, #176	@ 0xb0
 800f678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f67c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800f67e:	693b      	ldr	r3, [r7, #16]
 800f680:	2b00      	cmp	r3, #0
 800f682:	d102      	bne.n	800f68a <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800f684:	f04f 33ff 	mov.w	r3, #4294967295
 800f688:	e168      	b.n	800f95c <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	2baa      	cmp	r3, #170	@ 0xaa
 800f690:	f000 8144 	beq.w	800f91c <SCSI_ProcessCmd+0x2bc>
 800f694:	2baa      	cmp	r3, #170	@ 0xaa
 800f696:	f300 8153 	bgt.w	800f940 <SCSI_ProcessCmd+0x2e0>
 800f69a:	2ba8      	cmp	r3, #168	@ 0xa8
 800f69c:	f000 812c 	beq.w	800f8f8 <SCSI_ProcessCmd+0x298>
 800f6a0:	2ba8      	cmp	r3, #168	@ 0xa8
 800f6a2:	f300 814d 	bgt.w	800f940 <SCSI_ProcessCmd+0x2e0>
 800f6a6:	2b5a      	cmp	r3, #90	@ 0x5a
 800f6a8:	f300 80c0 	bgt.w	800f82c <SCSI_ProcessCmd+0x1cc>
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	f2c0 8147 	blt.w	800f940 <SCSI_ProcessCmd+0x2e0>
 800f6b2:	2b5a      	cmp	r3, #90	@ 0x5a
 800f6b4:	f200 8144 	bhi.w	800f940 <SCSI_ProcessCmd+0x2e0>
 800f6b8:	a201      	add	r2, pc, #4	@ (adr r2, 800f6c0 <SCSI_ProcessCmd+0x60>)
 800f6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6be:	bf00      	nop
 800f6c0:	0800f833 	.word	0x0800f833
 800f6c4:	0800f941 	.word	0x0800f941
 800f6c8:	0800f941 	.word	0x0800f941
 800f6cc:	0800f845 	.word	0x0800f845
 800f6d0:	0800f941 	.word	0x0800f941
 800f6d4:	0800f941 	.word	0x0800f941
 800f6d8:	0800f941 	.word	0x0800f941
 800f6dc:	0800f941 	.word	0x0800f941
 800f6e0:	0800f941 	.word	0x0800f941
 800f6e4:	0800f941 	.word	0x0800f941
 800f6e8:	0800f941 	.word	0x0800f941
 800f6ec:	0800f941 	.word	0x0800f941
 800f6f0:	0800f941 	.word	0x0800f941
 800f6f4:	0800f941 	.word	0x0800f941
 800f6f8:	0800f941 	.word	0x0800f941
 800f6fc:	0800f941 	.word	0x0800f941
 800f700:	0800f941 	.word	0x0800f941
 800f704:	0800f941 	.word	0x0800f941
 800f708:	0800f857 	.word	0x0800f857
 800f70c:	0800f941 	.word	0x0800f941
 800f710:	0800f941 	.word	0x0800f941
 800f714:	0800f941 	.word	0x0800f941
 800f718:	0800f941 	.word	0x0800f941
 800f71c:	0800f941 	.word	0x0800f941
 800f720:	0800f941 	.word	0x0800f941
 800f724:	0800f941 	.word	0x0800f941
 800f728:	0800f88d 	.word	0x0800f88d
 800f72c:	0800f869 	.word	0x0800f869
 800f730:	0800f941 	.word	0x0800f941
 800f734:	0800f941 	.word	0x0800f941
 800f738:	0800f87b 	.word	0x0800f87b
 800f73c:	0800f941 	.word	0x0800f941
 800f740:	0800f941 	.word	0x0800f941
 800f744:	0800f941 	.word	0x0800f941
 800f748:	0800f941 	.word	0x0800f941
 800f74c:	0800f8b1 	.word	0x0800f8b1
 800f750:	0800f941 	.word	0x0800f941
 800f754:	0800f8c3 	.word	0x0800f8c3
 800f758:	0800f941 	.word	0x0800f941
 800f75c:	0800f941 	.word	0x0800f941
 800f760:	0800f8e7 	.word	0x0800f8e7
 800f764:	0800f941 	.word	0x0800f941
 800f768:	0800f90b 	.word	0x0800f90b
 800f76c:	0800f941 	.word	0x0800f941
 800f770:	0800f941 	.word	0x0800f941
 800f774:	0800f941 	.word	0x0800f941
 800f778:	0800f941 	.word	0x0800f941
 800f77c:	0800f92f 	.word	0x0800f92f
 800f780:	0800f941 	.word	0x0800f941
 800f784:	0800f941 	.word	0x0800f941
 800f788:	0800f941 	.word	0x0800f941
 800f78c:	0800f941 	.word	0x0800f941
 800f790:	0800f941 	.word	0x0800f941
 800f794:	0800f941 	.word	0x0800f941
 800f798:	0800f941 	.word	0x0800f941
 800f79c:	0800f941 	.word	0x0800f941
 800f7a0:	0800f941 	.word	0x0800f941
 800f7a4:	0800f941 	.word	0x0800f941
 800f7a8:	0800f941 	.word	0x0800f941
 800f7ac:	0800f941 	.word	0x0800f941
 800f7b0:	0800f941 	.word	0x0800f941
 800f7b4:	0800f941 	.word	0x0800f941
 800f7b8:	0800f941 	.word	0x0800f941
 800f7bc:	0800f941 	.word	0x0800f941
 800f7c0:	0800f941 	.word	0x0800f941
 800f7c4:	0800f941 	.word	0x0800f941
 800f7c8:	0800f941 	.word	0x0800f941
 800f7cc:	0800f941 	.word	0x0800f941
 800f7d0:	0800f941 	.word	0x0800f941
 800f7d4:	0800f941 	.word	0x0800f941
 800f7d8:	0800f941 	.word	0x0800f941
 800f7dc:	0800f941 	.word	0x0800f941
 800f7e0:	0800f941 	.word	0x0800f941
 800f7e4:	0800f941 	.word	0x0800f941
 800f7e8:	0800f941 	.word	0x0800f941
 800f7ec:	0800f941 	.word	0x0800f941
 800f7f0:	0800f941 	.word	0x0800f941
 800f7f4:	0800f941 	.word	0x0800f941
 800f7f8:	0800f941 	.word	0x0800f941
 800f7fc:	0800f941 	.word	0x0800f941
 800f800:	0800f941 	.word	0x0800f941
 800f804:	0800f941 	.word	0x0800f941
 800f808:	0800f941 	.word	0x0800f941
 800f80c:	0800f941 	.word	0x0800f941
 800f810:	0800f941 	.word	0x0800f941
 800f814:	0800f941 	.word	0x0800f941
 800f818:	0800f941 	.word	0x0800f941
 800f81c:	0800f941 	.word	0x0800f941
 800f820:	0800f941 	.word	0x0800f941
 800f824:	0800f941 	.word	0x0800f941
 800f828:	0800f89f 	.word	0x0800f89f
 800f82c:	2b9e      	cmp	r3, #158	@ 0x9e
 800f82e:	d051      	beq.n	800f8d4 <SCSI_ProcessCmd+0x274>
 800f830:	e086      	b.n	800f940 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800f832:	7afb      	ldrb	r3, [r7, #11]
 800f834:	687a      	ldr	r2, [r7, #4]
 800f836:	4619      	mov	r1, r3
 800f838:	68f8      	ldr	r0, [r7, #12]
 800f83a:	f000 f893 	bl	800f964 <SCSI_TestUnitReady>
 800f83e:	4603      	mov	r3, r0
 800f840:	75fb      	strb	r3, [r7, #23]
      break;
 800f842:	e089      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800f844:	7afb      	ldrb	r3, [r7, #11]
 800f846:	687a      	ldr	r2, [r7, #4]
 800f848:	4619      	mov	r1, r3
 800f84a:	68f8      	ldr	r0, [r7, #12]
 800f84c:	f000 fb9a 	bl	800ff84 <SCSI_RequestSense>
 800f850:	4603      	mov	r3, r0
 800f852:	75fb      	strb	r3, [r7, #23]
      break;
 800f854:	e080      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800f856:	7afb      	ldrb	r3, [r7, #11]
 800f858:	687a      	ldr	r2, [r7, #4]
 800f85a:	4619      	mov	r1, r3
 800f85c:	68f8      	ldr	r0, [r7, #12]
 800f85e:	f000 f8db 	bl	800fa18 <SCSI_Inquiry>
 800f862:	4603      	mov	r3, r0
 800f864:	75fb      	strb	r3, [r7, #23]
      break;
 800f866:	e077      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800f868:	7afb      	ldrb	r3, [r7, #11]
 800f86a:	687a      	ldr	r2, [r7, #4]
 800f86c:	4619      	mov	r1, r3
 800f86e:	68f8      	ldr	r0, [r7, #12]
 800f870:	f000 fc56 	bl	8010120 <SCSI_StartStopUnit>
 800f874:	4603      	mov	r3, r0
 800f876:	75fb      	strb	r3, [r7, #23]
      break;
 800f878:	e06e      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800f87a:	7afb      	ldrb	r3, [r7, #11]
 800f87c:	687a      	ldr	r2, [r7, #4]
 800f87e:	4619      	mov	r1, r3
 800f880:	68f8      	ldr	r0, [r7, #12]
 800f882:	f000 fca2 	bl	80101ca <SCSI_AllowPreventRemovable>
 800f886:	4603      	mov	r3, r0
 800f888:	75fb      	strb	r3, [r7, #23]
      break;
 800f88a:	e065      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800f88c:	7afb      	ldrb	r3, [r7, #11]
 800f88e:	687a      	ldr	r2, [r7, #4]
 800f890:	4619      	mov	r1, r3
 800f892:	68f8      	ldr	r0, [r7, #12]
 800f894:	f000 faea 	bl	800fe6c <SCSI_ModeSense6>
 800f898:	4603      	mov	r3, r0
 800f89a:	75fb      	strb	r3, [r7, #23]
      break;
 800f89c:	e05c      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800f89e:	7afb      	ldrb	r3, [r7, #11]
 800f8a0:	687a      	ldr	r2, [r7, #4]
 800f8a2:	4619      	mov	r1, r3
 800f8a4:	68f8      	ldr	r0, [r7, #12]
 800f8a6:	f000 fb27 	bl	800fef8 <SCSI_ModeSense10>
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	75fb      	strb	r3, [r7, #23]
      break;
 800f8ae:	e053      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800f8b0:	7afb      	ldrb	r3, [r7, #11]
 800f8b2:	687a      	ldr	r2, [r7, #4]
 800f8b4:	4619      	mov	r1, r3
 800f8b6:	68f8      	ldr	r0, [r7, #12]
 800f8b8:	f000 fa5c 	bl	800fd74 <SCSI_ReadFormatCapacity>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	75fb      	strb	r3, [r7, #23]
      break;
 800f8c0:	e04a      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800f8c2:	7afb      	ldrb	r3, [r7, #11]
 800f8c4:	687a      	ldr	r2, [r7, #4]
 800f8c6:	4619      	mov	r1, r3
 800f8c8:	68f8      	ldr	r0, [r7, #12]
 800f8ca:	f000 f921 	bl	800fb10 <SCSI_ReadCapacity10>
 800f8ce:	4603      	mov	r3, r0
 800f8d0:	75fb      	strb	r3, [r7, #23]
      break;
 800f8d2:	e041      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800f8d4:	7afb      	ldrb	r3, [r7, #11]
 800f8d6:	687a      	ldr	r2, [r7, #4]
 800f8d8:	4619      	mov	r1, r3
 800f8da:	68f8      	ldr	r0, [r7, #12]
 800f8dc:	f000 f996 	bl	800fc0c <SCSI_ReadCapacity16>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	75fb      	strb	r3, [r7, #23]
      break;
 800f8e4:	e038      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800f8e6:	7afb      	ldrb	r3, [r7, #11]
 800f8e8:	687a      	ldr	r2, [r7, #4]
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	68f8      	ldr	r0, [r7, #12]
 800f8ee:	f000 fc99 	bl	8010224 <SCSI_Read10>
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	75fb      	strb	r3, [r7, #23]
      break;
 800f8f6:	e02f      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800f8f8:	7afb      	ldrb	r3, [r7, #11]
 800f8fa:	687a      	ldr	r2, [r7, #4]
 800f8fc:	4619      	mov	r1, r3
 800f8fe:	68f8      	ldr	r0, [r7, #12]
 800f900:	f000 fd3a 	bl	8010378 <SCSI_Read12>
 800f904:	4603      	mov	r3, r0
 800f906:	75fb      	strb	r3, [r7, #23]
      break;
 800f908:	e026      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800f90a:	7afb      	ldrb	r3, [r7, #11]
 800f90c:	687a      	ldr	r2, [r7, #4]
 800f90e:	4619      	mov	r1, r3
 800f910:	68f8      	ldr	r0, [r7, #12]
 800f912:	f000 fde5 	bl	80104e0 <SCSI_Write10>
 800f916:	4603      	mov	r3, r0
 800f918:	75fb      	strb	r3, [r7, #23]
      break;
 800f91a:	e01d      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800f91c:	7afb      	ldrb	r3, [r7, #11]
 800f91e:	687a      	ldr	r2, [r7, #4]
 800f920:	4619      	mov	r1, r3
 800f922:	68f8      	ldr	r0, [r7, #12]
 800f924:	f000 feb2 	bl	801068c <SCSI_Write12>
 800f928:	4603      	mov	r3, r0
 800f92a:	75fb      	strb	r3, [r7, #23]
      break;
 800f92c:	e014      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800f92e:	7afb      	ldrb	r3, [r7, #11]
 800f930:	687a      	ldr	r2, [r7, #4]
 800f932:	4619      	mov	r1, r3
 800f934:	68f8      	ldr	r0, [r7, #12]
 800f936:	f000 ff8f 	bl	8010858 <SCSI_Verify10>
 800f93a:	4603      	mov	r3, r0
 800f93c:	75fb      	strb	r3, [r7, #23]
      break;
 800f93e:	e00b      	b.n	800f958 <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800f940:	7af9      	ldrb	r1, [r7, #11]
 800f942:	2320      	movs	r3, #32
 800f944:	2205      	movs	r2, #5
 800f946:	68f8      	ldr	r0, [r7, #12]
 800f948:	f000 fb9f 	bl	801008a <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800f94c:	693b      	ldr	r3, [r7, #16]
 800f94e:	2202      	movs	r2, #2
 800f950:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800f952:	23ff      	movs	r3, #255	@ 0xff
 800f954:	75fb      	strb	r3, [r7, #23]
      break;
 800f956:	bf00      	nop
  }

  return ret;
 800f958:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f95c:	4618      	mov	r0, r3
 800f95e:	3718      	adds	r7, #24
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}

0800f964 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b086      	sub	sp, #24
 800f968:	af00      	add	r7, sp, #0
 800f96a:	60f8      	str	r0, [r7, #12]
 800f96c:	460b      	mov	r3, r1
 800f96e:	607a      	str	r2, [r7, #4]
 800f970:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	32b0      	adds	r2, #176	@ 0xb0
 800f97c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f980:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d102      	bne.n	800f98e <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800f988:	f04f 33ff 	mov.w	r3, #4294967295
 800f98c:	e03f      	b.n	800fa0e <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800f994:	2b00      	cmp	r3, #0
 800f996:	d00a      	beq.n	800f9ae <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f998:	697b      	ldr	r3, [r7, #20]
 800f99a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800f99e:	2320      	movs	r3, #32
 800f9a0:	2205      	movs	r2, #5
 800f9a2:	68f8      	ldr	r0, [r7, #12]
 800f9a4:	f000 fb71 	bl	801008a <SCSI_SenseCode>

    return -1;
 800f9a8:	f04f 33ff 	mov.w	r3, #4294967295
 800f9ac:	e02f      	b.n	800fa0e <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800f9ae:	697b      	ldr	r3, [r7, #20]
 800f9b0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800f9b4:	2b02      	cmp	r3, #2
 800f9b6:	d10b      	bne.n	800f9d0 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f9b8:	7af9      	ldrb	r1, [r7, #11]
 800f9ba:	233a      	movs	r3, #58	@ 0x3a
 800f9bc:	2202      	movs	r2, #2
 800f9be:	68f8      	ldr	r0, [r7, #12]
 800f9c0:	f000 fb63 	bl	801008a <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800f9c4:	697b      	ldr	r3, [r7, #20]
 800f9c6:	2205      	movs	r2, #5
 800f9c8:	721a      	strb	r2, [r3, #8]
    return -1;
 800f9ca:	f04f 33ff 	mov.w	r3, #4294967295
 800f9ce:	e01e      	b.n	800fa0e <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800f9d6:	68fa      	ldr	r2, [r7, #12]
 800f9d8:	33b0      	adds	r3, #176	@ 0xb0
 800f9da:	009b      	lsls	r3, r3, #2
 800f9dc:	4413      	add	r3, r2
 800f9de:	685b      	ldr	r3, [r3, #4]
 800f9e0:	689b      	ldr	r3, [r3, #8]
 800f9e2:	7afa      	ldrb	r2, [r7, #11]
 800f9e4:	4610      	mov	r0, r2
 800f9e6:	4798      	blx	r3
 800f9e8:	4603      	mov	r3, r0
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d00b      	beq.n	800fa06 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f9ee:	7af9      	ldrb	r1, [r7, #11]
 800f9f0:	233a      	movs	r3, #58	@ 0x3a
 800f9f2:	2202      	movs	r2, #2
 800f9f4:	68f8      	ldr	r0, [r7, #12]
 800f9f6:	f000 fb48 	bl	801008a <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800f9fa:	697b      	ldr	r3, [r7, #20]
 800f9fc:	2205      	movs	r2, #5
 800f9fe:	721a      	strb	r2, [r3, #8]

    return -1;
 800fa00:	f04f 33ff 	mov.w	r3, #4294967295
 800fa04:	e003      	b.n	800fa0e <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	2200      	movs	r2, #0
 800fa0a:	60da      	str	r2, [r3, #12]

  return 0;
 800fa0c:	2300      	movs	r3, #0
}
 800fa0e:	4618      	mov	r0, r3
 800fa10:	3718      	adds	r7, #24
 800fa12:	46bd      	mov	sp, r7
 800fa14:	bd80      	pop	{r7, pc}
	...

0800fa18 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b088      	sub	sp, #32
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	60f8      	str	r0, [r7, #12]
 800fa20:	460b      	mov	r3, r1
 800fa22:	607a      	str	r2, [r7, #4]
 800fa24:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	32b0      	adds	r2, #176	@ 0xb0
 800fa30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa34:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800fa36:	69bb      	ldr	r3, [r7, #24]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d102      	bne.n	800fa42 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800fa3c:	f04f 33ff 	mov.w	r3, #4294967295
 800fa40:	e05e      	b.n	800fb00 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800fa42:	69bb      	ldr	r3, [r7, #24]
 800fa44:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d10a      	bne.n	800fa62 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800fa4c:	69bb      	ldr	r3, [r7, #24]
 800fa4e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800fa52:	2320      	movs	r3, #32
 800fa54:	2205      	movs	r2, #5
 800fa56:	68f8      	ldr	r0, [r7, #12]
 800fa58:	f000 fb17 	bl	801008a <SCSI_SenseCode>
    return -1;
 800fa5c:	f04f 33ff 	mov.w	r3, #4294967295
 800fa60:	e04e      	b.n	800fb00 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	3301      	adds	r3, #1
 800fa66:	781b      	ldrb	r3, [r3, #0]
 800fa68:	f003 0301 	and.w	r3, r3, #1
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d020      	beq.n	800fab2 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	3302      	adds	r3, #2
 800fa74:	781b      	ldrb	r3, [r3, #0]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d105      	bne.n	800fa86 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800fa7a:	2206      	movs	r2, #6
 800fa7c:	4922      	ldr	r1, [pc, #136]	@ (800fb08 <SCSI_Inquiry+0xf0>)
 800fa7e:	69b8      	ldr	r0, [r7, #24]
 800fa80:	f001 f870 	bl	8010b64 <SCSI_UpdateBotData>
 800fa84:	e03b      	b.n	800fafe <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	3302      	adds	r3, #2
 800fa8a:	781b      	ldrb	r3, [r3, #0]
 800fa8c:	2b80      	cmp	r3, #128	@ 0x80
 800fa8e:	d105      	bne.n	800fa9c <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800fa90:	2208      	movs	r2, #8
 800fa92:	491e      	ldr	r1, [pc, #120]	@ (800fb0c <SCSI_Inquiry+0xf4>)
 800fa94:	69b8      	ldr	r0, [r7, #24]
 800fa96:	f001 f865 	bl	8010b64 <SCSI_UpdateBotData>
 800fa9a:	e030      	b.n	800fafe <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800fa9c:	69bb      	ldr	r3, [r7, #24]
 800fa9e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800faa2:	2324      	movs	r3, #36	@ 0x24
 800faa4:	2205      	movs	r2, #5
 800faa6:	68f8      	ldr	r0, [r7, #12]
 800faa8:	f000 faef 	bl	801008a <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800faac:	f04f 33ff 	mov.w	r3, #4294967295
 800fab0:	e026      	b.n	800fb00 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fab8:	68fa      	ldr	r2, [r7, #12]
 800faba:	33b0      	adds	r3, #176	@ 0xb0
 800fabc:	009b      	lsls	r3, r3, #2
 800fabe:	4413      	add	r3, r2
 800fac0:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800fac2:	69d9      	ldr	r1, [r3, #28]
 800fac4:	7afa      	ldrb	r2, [r7, #11]
 800fac6:	4613      	mov	r3, r2
 800fac8:	00db      	lsls	r3, r3, #3
 800faca:	4413      	add	r3, r2
 800facc:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800face:	440b      	add	r3, r1
 800fad0:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	3304      	adds	r3, #4
 800fad6:	781b      	ldrb	r3, [r3, #0]
 800fad8:	3305      	adds	r3, #5
 800fada:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	3304      	adds	r3, #4
 800fae0:	781b      	ldrb	r3, [r3, #0]
 800fae2:	461a      	mov	r2, r3
 800fae4:	8bfb      	ldrh	r3, [r7, #30]
 800fae6:	4293      	cmp	r3, r2
 800fae8:	d303      	bcc.n	800faf2 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	3304      	adds	r3, #4
 800faee:	781b      	ldrb	r3, [r3, #0]
 800faf0:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800faf2:	8bfb      	ldrh	r3, [r7, #30]
 800faf4:	461a      	mov	r2, r3
 800faf6:	6979      	ldr	r1, [r7, #20]
 800faf8:	69b8      	ldr	r0, [r7, #24]
 800fafa:	f001 f833 	bl	8010b64 <SCSI_UpdateBotData>
  }

  return 0;
 800fafe:	2300      	movs	r3, #0
}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3720      	adds	r7, #32
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}
 800fb08:	200000a4 	.word	0x200000a4
 800fb0c:	200000ac 	.word	0x200000ac

0800fb10 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fb10:	b580      	push	{r7, lr}
 800fb12:	b086      	sub	sp, #24
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	60f8      	str	r0, [r7, #12]
 800fb18:	460b      	mov	r3, r1
 800fb1a:	607a      	str	r2, [r7, #4]
 800fb1c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	32b0      	adds	r2, #176	@ 0xb0
 800fb28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb2c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800fb2e:	697b      	ldr	r3, [r7, #20]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d102      	bne.n	800fb3a <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800fb34:	f04f 33ff 	mov.w	r3, #4294967295
 800fb38:	e064      	b.n	800fc04 <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fb40:	68fa      	ldr	r2, [r7, #12]
 800fb42:	33b0      	adds	r3, #176	@ 0xb0
 800fb44:	009b      	lsls	r3, r3, #2
 800fb46:	4413      	add	r3, r2
 800fb48:	685b      	ldr	r3, [r3, #4]
 800fb4a:	685b      	ldr	r3, [r3, #4]
 800fb4c:	697a      	ldr	r2, [r7, #20]
 800fb4e:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800fb52:	697a      	ldr	r2, [r7, #20]
 800fb54:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 800fb58:	7af8      	ldrb	r0, [r7, #11]
 800fb5a:	4798      	blx	r3
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	74fb      	strb	r3, [r7, #19]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800fb60:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d104      	bne.n	800fb72 <SCSI_ReadCapacity10+0x62>
 800fb68:	697b      	ldr	r3, [r7, #20]
 800fb6a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fb6e:	2b02      	cmp	r3, #2
 800fb70:	d108      	bne.n	800fb84 <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800fb72:	7af9      	ldrb	r1, [r7, #11]
 800fb74:	233a      	movs	r3, #58	@ 0x3a
 800fb76:	2202      	movs	r2, #2
 800fb78:	68f8      	ldr	r0, [r7, #12]
 800fb7a:	f000 fa86 	bl	801008a <SCSI_SenseCode>
    return -1;
 800fb7e:	f04f 33ff 	mov.w	r3, #4294967295
 800fb82:	e03f      	b.n	800fc04 <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800fb84:	697b      	ldr	r3, [r7, #20]
 800fb86:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fb8a:	3b01      	subs	r3, #1
 800fb8c:	0e1b      	lsrs	r3, r3, #24
 800fb8e:	b2da      	uxtb	r2, r3
 800fb90:	697b      	ldr	r3, [r7, #20]
 800fb92:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800fb94:	697b      	ldr	r3, [r7, #20]
 800fb96:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fb9a:	3b01      	subs	r3, #1
 800fb9c:	0c1b      	lsrs	r3, r3, #16
 800fb9e:	b2da      	uxtb	r2, r3
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800fba4:	697b      	ldr	r3, [r7, #20]
 800fba6:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fbaa:	3b01      	subs	r3, #1
 800fbac:	0a1b      	lsrs	r3, r3, #8
 800fbae:	b2da      	uxtb	r2, r3
 800fbb0:	697b      	ldr	r3, [r7, #20]
 800fbb2:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800fbb4:	697b      	ldr	r3, [r7, #20]
 800fbb6:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fbba:	b2db      	uxtb	r3, r3
 800fbbc:	3b01      	subs	r3, #1
 800fbbe:	b2da      	uxtb	r2, r3
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fbca:	161b      	asrs	r3, r3, #24
 800fbcc:	b2da      	uxtb	r2, r3
 800fbce:	697b      	ldr	r3, [r7, #20]
 800fbd0:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800fbd2:	697b      	ldr	r3, [r7, #20]
 800fbd4:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fbd8:	141b      	asrs	r3, r3, #16
 800fbda:	b2da      	uxtb	r2, r3
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fbe6:	0a1b      	lsrs	r3, r3, #8
 800fbe8:	b29b      	uxth	r3, r3
 800fbea:	b2da      	uxtb	r2, r3
 800fbec:	697b      	ldr	r3, [r7, #20]
 800fbee:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fbf6:	b2da      	uxtb	r2, r3
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800fbfc:	697b      	ldr	r3, [r7, #20]
 800fbfe:	2208      	movs	r2, #8
 800fc00:	60da      	str	r2, [r3, #12]

  return 0;
 800fc02:	2300      	movs	r3, #0

}
 800fc04:	4618      	mov	r0, r3
 800fc06:	3718      	adds	r7, #24
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	bd80      	pop	{r7, pc}

0800fc0c <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b088      	sub	sp, #32
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	60f8      	str	r0, [r7, #12]
 800fc14:	460b      	mov	r3, r1
 800fc16:	607a      	str	r2, [r7, #4]
 800fc18:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	32b0      	adds	r2, #176	@ 0xb0
 800fc24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fc28:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800fc2a:	69bb      	ldr	r3, [r7, #24]
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d102      	bne.n	800fc36 <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 800fc30:	f04f 33ff 	mov.w	r3, #4294967295
 800fc34:	e09a      	b.n	800fd6c <SCSI_ReadCapacity16+0x160>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fc3c:	68fa      	ldr	r2, [r7, #12]
 800fc3e:	33b0      	adds	r3, #176	@ 0xb0
 800fc40:	009b      	lsls	r3, r3, #2
 800fc42:	4413      	add	r3, r2
 800fc44:	685b      	ldr	r3, [r3, #4]
 800fc46:	685b      	ldr	r3, [r3, #4]
 800fc48:	69ba      	ldr	r2, [r7, #24]
 800fc4a:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800fc4e:	69ba      	ldr	r2, [r7, #24]
 800fc50:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 800fc54:	7af8      	ldrb	r0, [r7, #11]
 800fc56:	4798      	blx	r3
 800fc58:	4603      	mov	r3, r0
 800fc5a:	75fb      	strb	r3, [r7, #23]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800fc5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d104      	bne.n	800fc6e <SCSI_ReadCapacity16+0x62>
 800fc64:	69bb      	ldr	r3, [r7, #24]
 800fc66:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fc6a:	2b02      	cmp	r3, #2
 800fc6c:	d108      	bne.n	800fc80 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800fc6e:	7af9      	ldrb	r1, [r7, #11]
 800fc70:	233a      	movs	r3, #58	@ 0x3a
 800fc72:	2202      	movs	r2, #2
 800fc74:	68f8      	ldr	r0, [r7, #12]
 800fc76:	f000 fa08 	bl	801008a <SCSI_SenseCode>
    return -1;
 800fc7a:	f04f 33ff 	mov.w	r3, #4294967295
 800fc7e:	e075      	b.n	800fd6c <SCSI_ReadCapacity16+0x160>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	330a      	adds	r3, #10
 800fc84:	781b      	ldrb	r3, [r3, #0]
 800fc86:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	330b      	adds	r3, #11
 800fc8c:	781b      	ldrb	r3, [r3, #0]
 800fc8e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800fc90:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	330c      	adds	r3, #12
 800fc96:	781b      	ldrb	r3, [r3, #0]
 800fc98:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800fc9a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800fc9c:	687a      	ldr	r2, [r7, #4]
 800fc9e:	320d      	adds	r2, #13
 800fca0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800fca2:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800fca4:	69bb      	ldr	r3, [r7, #24]
 800fca6:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800fca8:	2300      	movs	r3, #0
 800fcaa:	61fb      	str	r3, [r7, #28]
 800fcac:	e008      	b.n	800fcc0 <SCSI_ReadCapacity16+0xb4>
  {
    hmsc->bot_data[idx] = 0U;
 800fcae:	69ba      	ldr	r2, [r7, #24]
 800fcb0:	69fb      	ldr	r3, [r7, #28]
 800fcb2:	4413      	add	r3, r2
 800fcb4:	3310      	adds	r3, #16
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800fcba:	69fb      	ldr	r3, [r7, #28]
 800fcbc:	3301      	adds	r3, #1
 800fcbe:	61fb      	str	r3, [r7, #28]
 800fcc0:	69bb      	ldr	r3, [r7, #24]
 800fcc2:	68db      	ldr	r3, [r3, #12]
 800fcc4:	69fa      	ldr	r2, [r7, #28]
 800fcc6:	429a      	cmp	r2, r3
 800fcc8:	d3f1      	bcc.n	800fcae <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800fcca:	69bb      	ldr	r3, [r7, #24]
 800fccc:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fcd0:	3b01      	subs	r3, #1
 800fcd2:	0e1b      	lsrs	r3, r3, #24
 800fcd4:	b2da      	uxtb	r2, r3
 800fcd6:	69bb      	ldr	r3, [r7, #24]
 800fcd8:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800fcda:	69bb      	ldr	r3, [r7, #24]
 800fcdc:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fce0:	3b01      	subs	r3, #1
 800fce2:	0c1b      	lsrs	r3, r3, #16
 800fce4:	b2da      	uxtb	r2, r3
 800fce6:	69bb      	ldr	r3, [r7, #24]
 800fce8:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800fcea:	69bb      	ldr	r3, [r7, #24]
 800fcec:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fcf0:	3b01      	subs	r3, #1
 800fcf2:	0a1b      	lsrs	r3, r3, #8
 800fcf4:	b2da      	uxtb	r2, r3
 800fcf6:	69bb      	ldr	r3, [r7, #24]
 800fcf8:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800fcfa:	69bb      	ldr	r3, [r7, #24]
 800fcfc:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800fd00:	b2db      	uxtb	r3, r3
 800fd02:	3b01      	subs	r3, #1
 800fd04:	b2da      	uxtb	r2, r3
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800fd0a:	69bb      	ldr	r3, [r7, #24]
 800fd0c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fd10:	161b      	asrs	r3, r3, #24
 800fd12:	b2da      	uxtb	r2, r3
 800fd14:	69bb      	ldr	r3, [r7, #24]
 800fd16:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800fd18:	69bb      	ldr	r3, [r7, #24]
 800fd1a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fd1e:	141b      	asrs	r3, r3, #16
 800fd20:	b2da      	uxtb	r2, r3
 800fd22:	69bb      	ldr	r3, [r7, #24]
 800fd24:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800fd26:	69bb      	ldr	r3, [r7, #24]
 800fd28:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fd2c:	0a1b      	lsrs	r3, r3, #8
 800fd2e:	b29b      	uxth	r3, r3
 800fd30:	b2da      	uxtb	r2, r3
 800fd32:	69bb      	ldr	r3, [r7, #24]
 800fd34:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800fd36:	69bb      	ldr	r3, [r7, #24]
 800fd38:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800fd3c:	b2da      	uxtb	r2, r3
 800fd3e:	69bb      	ldr	r3, [r7, #24]
 800fd40:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	330a      	adds	r3, #10
 800fd46:	781b      	ldrb	r3, [r3, #0]
 800fd48:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	330b      	adds	r3, #11
 800fd4e:	781b      	ldrb	r3, [r3, #0]
 800fd50:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800fd52:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	330c      	adds	r3, #12
 800fd58:	781b      	ldrb	r3, [r3, #0]
 800fd5a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800fd5c:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800fd5e:	687a      	ldr	r2, [r7, #4]
 800fd60:	320d      	adds	r2, #13
 800fd62:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800fd64:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800fd66:	69bb      	ldr	r3, [r7, #24]
 800fd68:	60da      	str	r2, [r3, #12]

  return 0;
 800fd6a:	2300      	movs	r3, #0
}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	3720      	adds	r7, #32
 800fd70:	46bd      	mov	sp, r7
 800fd72:	bd80      	pop	{r7, pc}

0800fd74 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b088      	sub	sp, #32
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	60f8      	str	r0, [r7, #12]
 800fd7c:	460b      	mov	r3, r1
 800fd7e:	607a      	str	r2, [r7, #4]
 800fd80:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd82:	68fb      	ldr	r3, [r7, #12]
 800fd84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd88:	68fb      	ldr	r3, [r7, #12]
 800fd8a:	32b0      	adds	r2, #176	@ 0xb0
 800fd8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd90:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800fd92:	69bb      	ldr	r3, [r7, #24]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d102      	bne.n	800fd9e <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800fd98:	f04f 33ff 	mov.w	r3, #4294967295
 800fd9c:	e061      	b.n	800fe62 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fda4:	68fa      	ldr	r2, [r7, #12]
 800fda6:	33b0      	adds	r3, #176	@ 0xb0
 800fda8:	009b      	lsls	r3, r3, #2
 800fdaa:	4413      	add	r3, r2
 800fdac:	685b      	ldr	r3, [r3, #4]
 800fdae:	685b      	ldr	r3, [r3, #4]
 800fdb0:	f107 0214 	add.w	r2, r7, #20
 800fdb4:	f107 0110 	add.w	r1, r7, #16
 800fdb8:	7af8      	ldrb	r0, [r7, #11]
 800fdba:	4798      	blx	r3
 800fdbc:	4603      	mov	r3, r0
 800fdbe:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800fdc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d104      	bne.n	800fdd2 <SCSI_ReadFormatCapacity+0x5e>
 800fdc8:	69bb      	ldr	r3, [r7, #24]
 800fdca:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800fdce:	2b02      	cmp	r3, #2
 800fdd0:	d108      	bne.n	800fde4 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800fdd2:	7af9      	ldrb	r1, [r7, #11]
 800fdd4:	233a      	movs	r3, #58	@ 0x3a
 800fdd6:	2202      	movs	r2, #2
 800fdd8:	68f8      	ldr	r0, [r7, #12]
 800fdda:	f000 f956 	bl	801008a <SCSI_SenseCode>
    return -1;
 800fdde:	f04f 33ff 	mov.w	r3, #4294967295
 800fde2:	e03e      	b.n	800fe62 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800fde4:	2300      	movs	r3, #0
 800fde6:	83fb      	strh	r3, [r7, #30]
 800fde8:	e007      	b.n	800fdfa <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800fdea:	8bfb      	ldrh	r3, [r7, #30]
 800fdec:	69ba      	ldr	r2, [r7, #24]
 800fdee:	4413      	add	r3, r2
 800fdf0:	2200      	movs	r2, #0
 800fdf2:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800fdf4:	8bfb      	ldrh	r3, [r7, #30]
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	83fb      	strh	r3, [r7, #30]
 800fdfa:	8bfb      	ldrh	r3, [r7, #30]
 800fdfc:	2b0b      	cmp	r3, #11
 800fdfe:	d9f4      	bls.n	800fdea <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800fe00:	69bb      	ldr	r3, [r7, #24]
 800fe02:	2208      	movs	r2, #8
 800fe04:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800fe06:	693b      	ldr	r3, [r7, #16]
 800fe08:	3b01      	subs	r3, #1
 800fe0a:	0e1b      	lsrs	r3, r3, #24
 800fe0c:	b2da      	uxtb	r2, r3
 800fe0e:	69bb      	ldr	r3, [r7, #24]
 800fe10:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800fe12:	693b      	ldr	r3, [r7, #16]
 800fe14:	3b01      	subs	r3, #1
 800fe16:	0c1b      	lsrs	r3, r3, #16
 800fe18:	b2da      	uxtb	r2, r3
 800fe1a:	69bb      	ldr	r3, [r7, #24]
 800fe1c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	3b01      	subs	r3, #1
 800fe22:	0a1b      	lsrs	r3, r3, #8
 800fe24:	b2da      	uxtb	r2, r3
 800fe26:	69bb      	ldr	r3, [r7, #24]
 800fe28:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800fe2a:	693b      	ldr	r3, [r7, #16]
 800fe2c:	b2db      	uxtb	r3, r3
 800fe2e:	3b01      	subs	r3, #1
 800fe30:	b2da      	uxtb	r2, r3
 800fe32:	69bb      	ldr	r3, [r7, #24]
 800fe34:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800fe36:	69bb      	ldr	r3, [r7, #24]
 800fe38:	2202      	movs	r2, #2
 800fe3a:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800fe3c:	8abb      	ldrh	r3, [r7, #20]
 800fe3e:	141b      	asrs	r3, r3, #16
 800fe40:	b2da      	uxtb	r2, r3
 800fe42:	69bb      	ldr	r3, [r7, #24]
 800fe44:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800fe46:	8abb      	ldrh	r3, [r7, #20]
 800fe48:	0a1b      	lsrs	r3, r3, #8
 800fe4a:	b29b      	uxth	r3, r3
 800fe4c:	b2da      	uxtb	r2, r3
 800fe4e:	69bb      	ldr	r3, [r7, #24]
 800fe50:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800fe52:	8abb      	ldrh	r3, [r7, #20]
 800fe54:	b2da      	uxtb	r2, r3
 800fe56:	69bb      	ldr	r3, [r7, #24]
 800fe58:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800fe5a:	69bb      	ldr	r3, [r7, #24]
 800fe5c:	220c      	movs	r2, #12
 800fe5e:	60da      	str	r2, [r3, #12]

  return 0;
 800fe60:	2300      	movs	r3, #0
}
 800fe62:	4618      	mov	r0, r3
 800fe64:	3720      	adds	r7, #32
 800fe66:	46bd      	mov	sp, r7
 800fe68:	bd80      	pop	{r7, pc}
	...

0800fe6c <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fe6c:	b580      	push	{r7, lr}
 800fe6e:	b086      	sub	sp, #24
 800fe70:	af00      	add	r7, sp, #0
 800fe72:	60f8      	str	r0, [r7, #12]
 800fe74:	460b      	mov	r3, r1
 800fe76:	607a      	str	r2, [r7, #4]
 800fe78:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	32b0      	adds	r2, #176	@ 0xb0
 800fe84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe88:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800fe8a:	2304      	movs	r3, #4
 800fe8c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800fe8e:	693b      	ldr	r3, [r7, #16]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d102      	bne.n	800fe9a <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800fe94:	f04f 33ff 	mov.w	r3, #4294967295
 800fe98:	e027      	b.n	800feea <SCSI_ModeSense6+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fea0:	68fa      	ldr	r2, [r7, #12]
 800fea2:	33b0      	adds	r3, #176	@ 0xb0
 800fea4:	009b      	lsls	r3, r3, #2
 800fea6:	4413      	add	r3, r2
 800fea8:	685b      	ldr	r3, [r3, #4]
 800feaa:	68db      	ldr	r3, [r3, #12]
 800feac:	7afa      	ldrb	r2, [r7, #11]
 800feae:	4610      	mov	r0, r2
 800feb0:	4798      	blx	r3
 800feb2:	4603      	mov	r3, r0
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d006      	beq.n	800fec6 <SCSI_ModeSense6+0x5a>
  {
    MSC_Mode_Sense6_data[2] |= 0x80U;
 800feb8:	4b0e      	ldr	r3, [pc, #56]	@ (800fef4 <SCSI_ModeSense6+0x88>)
 800feba:	789b      	ldrb	r3, [r3, #2]
 800febc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fec0:	b2da      	uxtb	r2, r3
 800fec2:	4b0c      	ldr	r3, [pc, #48]	@ (800fef4 <SCSI_ModeSense6+0x88>)
 800fec4:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	3304      	adds	r3, #4
 800feca:	781b      	ldrb	r3, [r3, #0]
 800fecc:	461a      	mov	r2, r3
 800fece:	8afb      	ldrh	r3, [r7, #22]
 800fed0:	4293      	cmp	r3, r2
 800fed2:	d303      	bcc.n	800fedc <SCSI_ModeSense6+0x70>
  {
    len = params[4];
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	3304      	adds	r3, #4
 800fed8:	781b      	ldrb	r3, [r3, #0]
 800feda:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800fedc:	8afb      	ldrh	r3, [r7, #22]
 800fede:	461a      	mov	r2, r3
 800fee0:	4904      	ldr	r1, [pc, #16]	@ (800fef4 <SCSI_ModeSense6+0x88>)
 800fee2:	6938      	ldr	r0, [r7, #16]
 800fee4:	f000 fe3e 	bl	8010b64 <SCSI_UpdateBotData>

  return 0;
 800fee8:	2300      	movs	r3, #0
}
 800feea:	4618      	mov	r0, r3
 800feec:	3718      	adds	r7, #24
 800feee:	46bd      	mov	sp, r7
 800fef0:	bd80      	pop	{r7, pc}
 800fef2:	bf00      	nop
 800fef4:	200000b4 	.word	0x200000b4

0800fef8 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800fef8:	b580      	push	{r7, lr}
 800fefa:	b086      	sub	sp, #24
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	60f8      	str	r0, [r7, #12]
 800ff00:	460b      	mov	r3, r1
 800ff02:	607a      	str	r2, [r7, #4]
 800ff04:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	32b0      	adds	r2, #176	@ 0xb0
 800ff10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ff14:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800ff16:	2308      	movs	r3, #8
 800ff18:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800ff1a:	693b      	ldr	r3, [r7, #16]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d102      	bne.n	800ff26 <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800ff20:	f04f 33ff 	mov.w	r3, #4294967295
 800ff24:	e027      	b.n	800ff76 <SCSI_ModeSense10+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff2c:	68fa      	ldr	r2, [r7, #12]
 800ff2e:	33b0      	adds	r3, #176	@ 0xb0
 800ff30:	009b      	lsls	r3, r3, #2
 800ff32:	4413      	add	r3, r2
 800ff34:	685b      	ldr	r3, [r3, #4]
 800ff36:	68db      	ldr	r3, [r3, #12]
 800ff38:	7afa      	ldrb	r2, [r7, #11]
 800ff3a:	4610      	mov	r0, r2
 800ff3c:	4798      	blx	r3
 800ff3e:	4603      	mov	r3, r0
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d006      	beq.n	800ff52 <SCSI_ModeSense10+0x5a>
  {
    MSC_Mode_Sense10_data[3] |= 0x80U;
 800ff44:	4b0e      	ldr	r3, [pc, #56]	@ (800ff80 <SCSI_ModeSense10+0x88>)
 800ff46:	78db      	ldrb	r3, [r3, #3]
 800ff48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ff4c:	b2da      	uxtb	r2, r3
 800ff4e:	4b0c      	ldr	r3, [pc, #48]	@ (800ff80 <SCSI_ModeSense10+0x88>)
 800ff50:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	3308      	adds	r3, #8
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	461a      	mov	r2, r3
 800ff5a:	8afb      	ldrh	r3, [r7, #22]
 800ff5c:	4293      	cmp	r3, r2
 800ff5e:	d303      	bcc.n	800ff68 <SCSI_ModeSense10+0x70>
  {
    len = params[8];
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	3308      	adds	r3, #8
 800ff64:	781b      	ldrb	r3, [r3, #0]
 800ff66:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800ff68:	8afb      	ldrh	r3, [r7, #22]
 800ff6a:	461a      	mov	r2, r3
 800ff6c:	4904      	ldr	r1, [pc, #16]	@ (800ff80 <SCSI_ModeSense10+0x88>)
 800ff6e:	6938      	ldr	r0, [r7, #16]
 800ff70:	f000 fdf8 	bl	8010b64 <SCSI_UpdateBotData>

  return 0;
 800ff74:	2300      	movs	r3, #0
}
 800ff76:	4618      	mov	r0, r3
 800ff78:	3718      	adds	r7, #24
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
 800ff7e:	bf00      	nop
 800ff80:	200000b8 	.word	0x200000b8

0800ff84 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ff84:	b580      	push	{r7, lr}
 800ff86:	b086      	sub	sp, #24
 800ff88:	af00      	add	r7, sp, #0
 800ff8a:	60f8      	str	r0, [r7, #12]
 800ff8c:	460b      	mov	r3, r1
 800ff8e:	607a      	str	r2, [r7, #4]
 800ff90:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	32b0      	adds	r2, #176	@ 0xb0
 800ff9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ffa0:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800ffa2:	693b      	ldr	r3, [r7, #16]
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d102      	bne.n	800ffae <SCSI_RequestSense+0x2a>
  {
    return -1;
 800ffa8:	f04f 33ff 	mov.w	r3, #4294967295
 800ffac:	e069      	b.n	8010082 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800ffae:	693b      	ldr	r3, [r7, #16]
 800ffb0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d10a      	bne.n	800ffce <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800ffbe:	2320      	movs	r3, #32
 800ffc0:	2205      	movs	r2, #5
 800ffc2:	68f8      	ldr	r0, [r7, #12]
 800ffc4:	f000 f861 	bl	801008a <SCSI_SenseCode>
    return -1;
 800ffc8:	f04f 33ff 	mov.w	r3, #4294967295
 800ffcc:	e059      	b.n	8010082 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800ffce:	2300      	movs	r3, #0
 800ffd0:	75fb      	strb	r3, [r7, #23]
 800ffd2:	e007      	b.n	800ffe4 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800ffd4:	7dfb      	ldrb	r3, [r7, #23]
 800ffd6:	693a      	ldr	r2, [r7, #16]
 800ffd8:	4413      	add	r3, r2
 800ffda:	2200      	movs	r2, #0
 800ffdc:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800ffde:	7dfb      	ldrb	r3, [r7, #23]
 800ffe0:	3301      	adds	r3, #1
 800ffe2:	75fb      	strb	r3, [r7, #23]
 800ffe4:	7dfb      	ldrb	r3, [r7, #23]
 800ffe6:	2b11      	cmp	r3, #17
 800ffe8:	d9f4      	bls.n	800ffd4 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800ffea:	693b      	ldr	r3, [r7, #16]
 800ffec:	2270      	movs	r2, #112	@ 0x70
 800ffee:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800fff0:	693b      	ldr	r3, [r7, #16]
 800fff2:	220c      	movs	r2, #12
 800fff4:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800fff6:	693b      	ldr	r3, [r7, #16]
 800fff8:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800fffc:	693b      	ldr	r3, [r7, #16]
 800fffe:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010002:	429a      	cmp	r2, r3
 8010004:	d02e      	beq.n	8010064 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8010006:	693b      	ldr	r3, [r7, #16]
 8010008:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 801000c:	461a      	mov	r2, r3
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	3248      	adds	r2, #72	@ 0x48
 8010012:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 801001a:	693b      	ldr	r3, [r7, #16]
 801001c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010020:	693a      	ldr	r2, [r7, #16]
 8010022:	3348      	adds	r3, #72	@ 0x48
 8010024:	00db      	lsls	r3, r3, #3
 8010026:	4413      	add	r3, r2
 8010028:	791a      	ldrb	r2, [r3, #4]
 801002a:	693b      	ldr	r3, [r7, #16]
 801002c:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 801002e:	693b      	ldr	r3, [r7, #16]
 8010030:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010034:	693a      	ldr	r2, [r7, #16]
 8010036:	3348      	adds	r3, #72	@ 0x48
 8010038:	00db      	lsls	r3, r3, #3
 801003a:	4413      	add	r3, r2
 801003c:	795a      	ldrb	r2, [r3, #5]
 801003e:	693b      	ldr	r3, [r7, #16]
 8010040:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8010042:	693b      	ldr	r3, [r7, #16]
 8010044:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010048:	3301      	adds	r3, #1
 801004a:	b2da      	uxtb	r2, r3
 801004c:	693b      	ldr	r3, [r7, #16]
 801004e:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8010052:	693b      	ldr	r3, [r7, #16]
 8010054:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8010058:	2b04      	cmp	r3, #4
 801005a:	d103      	bne.n	8010064 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 801005c:	693b      	ldr	r3, [r7, #16]
 801005e:	2200      	movs	r2, #0
 8010060:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	2212      	movs	r2, #18
 8010068:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	3304      	adds	r3, #4
 801006e:	781b      	ldrb	r3, [r3, #0]
 8010070:	2b12      	cmp	r3, #18
 8010072:	d805      	bhi.n	8010080 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	3304      	adds	r3, #4
 8010078:	781b      	ldrb	r3, [r3, #0]
 801007a:	461a      	mov	r2, r3
 801007c:	693b      	ldr	r3, [r7, #16]
 801007e:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8010080:	2300      	movs	r3, #0
}
 8010082:	4618      	mov	r0, r3
 8010084:	3718      	adds	r7, #24
 8010086:	46bd      	mov	sp, r7
 8010088:	bd80      	pop	{r7, pc}

0801008a <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 801008a:	b480      	push	{r7}
 801008c:	b085      	sub	sp, #20
 801008e:	af00      	add	r7, sp, #0
 8010090:	6078      	str	r0, [r7, #4]
 8010092:	4608      	mov	r0, r1
 8010094:	4611      	mov	r1, r2
 8010096:	461a      	mov	r2, r3
 8010098:	4603      	mov	r3, r0
 801009a:	70fb      	strb	r3, [r7, #3]
 801009c:	460b      	mov	r3, r1
 801009e:	70bb      	strb	r3, [r7, #2]
 80100a0:	4613      	mov	r3, r2
 80100a2:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	32b0      	adds	r2, #176	@ 0xb0
 80100ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100b2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d02c      	beq.n	8010114 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80100c0:	461a      	mov	r2, r3
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	3248      	adds	r2, #72	@ 0x48
 80100c6:	78b9      	ldrb	r1, [r7, #2]
 80100c8:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80100d2:	68fa      	ldr	r2, [r7, #12]
 80100d4:	3348      	adds	r3, #72	@ 0x48
 80100d6:	00db      	lsls	r3, r3, #3
 80100d8:	4413      	add	r3, r2
 80100da:	787a      	ldrb	r2, [r7, #1]
 80100dc:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80100e4:	68fa      	ldr	r2, [r7, #12]
 80100e6:	3348      	adds	r3, #72	@ 0x48
 80100e8:	00db      	lsls	r3, r3, #3
 80100ea:	4413      	add	r3, r2
 80100ec:	2200      	movs	r2, #0
 80100ee:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 80100f0:	68fb      	ldr	r3, [r7, #12]
 80100f2:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80100f6:	3301      	adds	r3, #1
 80100f8:	b2da      	uxtb	r2, r3
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8010106:	2b04      	cmp	r3, #4
 8010108:	d105      	bne.n	8010116 <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	2200      	movs	r2, #0
 801010e:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8010112:	e000      	b.n	8010116 <SCSI_SenseCode+0x8c>
    return;
 8010114:	bf00      	nop
  }
}
 8010116:	3714      	adds	r7, #20
 8010118:	46bd      	mov	sp, r7
 801011a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801011e:	4770      	bx	lr

08010120 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010120:	b580      	push	{r7, lr}
 8010122:	b086      	sub	sp, #24
 8010124:	af00      	add	r7, sp, #0
 8010126:	60f8      	str	r0, [r7, #12]
 8010128:	460b      	mov	r3, r1
 801012a:	607a      	str	r2, [r7, #4]
 801012c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	32b0      	adds	r2, #176	@ 0xb0
 8010138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801013c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d102      	bne.n	801014a <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8010144:	f04f 33ff 	mov.w	r3, #4294967295
 8010148:	e03b      	b.n	80101c2 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 801014a:	697b      	ldr	r3, [r7, #20]
 801014c:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010150:	2b01      	cmp	r3, #1
 8010152:	d10f      	bne.n	8010174 <SCSI_StartStopUnit+0x54>
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	3304      	adds	r3, #4
 8010158:	781b      	ldrb	r3, [r3, #0]
 801015a:	f003 0303 	and.w	r3, r3, #3
 801015e:	2b02      	cmp	r3, #2
 8010160:	d108      	bne.n	8010174 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8010162:	7af9      	ldrb	r1, [r7, #11]
 8010164:	2324      	movs	r3, #36	@ 0x24
 8010166:	2205      	movs	r2, #5
 8010168:	68f8      	ldr	r0, [r7, #12]
 801016a:	f7ff ff8e 	bl	801008a <SCSI_SenseCode>

    return -1;
 801016e:	f04f 33ff 	mov.w	r3, #4294967295
 8010172:	e026      	b.n	80101c2 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	3304      	adds	r3, #4
 8010178:	781b      	ldrb	r3, [r3, #0]
 801017a:	f003 0303 	and.w	r3, r3, #3
 801017e:	2b01      	cmp	r3, #1
 8010180:	d104      	bne.n	801018c <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010182:	697b      	ldr	r3, [r7, #20]
 8010184:	2200      	movs	r2, #0
 8010186:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 801018a:	e016      	b.n	80101ba <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	3304      	adds	r3, #4
 8010190:	781b      	ldrb	r3, [r3, #0]
 8010192:	f003 0303 	and.w	r3, r3, #3
 8010196:	2b02      	cmp	r3, #2
 8010198:	d104      	bne.n	80101a4 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 801019a:	697b      	ldr	r3, [r7, #20]
 801019c:	2202      	movs	r2, #2
 801019e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 80101a2:	e00a      	b.n	80101ba <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	3304      	adds	r3, #4
 80101a8:	781b      	ldrb	r3, [r3, #0]
 80101aa:	f003 0303 	and.w	r3, r3, #3
 80101ae:	2b03      	cmp	r3, #3
 80101b0:	d103      	bne.n	80101ba <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80101b2:	697b      	ldr	r3, [r7, #20]
 80101b4:	2200      	movs	r2, #0
 80101b6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 80101ba:	697b      	ldr	r3, [r7, #20]
 80101bc:	2200      	movs	r2, #0
 80101be:	60da      	str	r2, [r3, #12]

  return 0;
 80101c0:	2300      	movs	r3, #0
}
 80101c2:	4618      	mov	r0, r3
 80101c4:	3718      	adds	r7, #24
 80101c6:	46bd      	mov	sp, r7
 80101c8:	bd80      	pop	{r7, pc}

080101ca <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80101ca:	b480      	push	{r7}
 80101cc:	b087      	sub	sp, #28
 80101ce:	af00      	add	r7, sp, #0
 80101d0:	60f8      	str	r0, [r7, #12]
 80101d2:	460b      	mov	r3, r1
 80101d4:	607a      	str	r2, [r7, #4]
 80101d6:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	32b0      	adds	r2, #176	@ 0xb0
 80101e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80101e6:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d102      	bne.n	80101f4 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 80101ee:	f04f 33ff 	mov.w	r3, #4294967295
 80101f2:	e011      	b.n	8010218 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	3304      	adds	r3, #4
 80101f8:	781b      	ldrb	r3, [r3, #0]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d104      	bne.n	8010208 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80101fe:	697b      	ldr	r3, [r7, #20]
 8010200:	2200      	movs	r2, #0
 8010202:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8010206:	e003      	b.n	8010210 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	2201      	movs	r2, #1
 801020c:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8010210:	697b      	ldr	r3, [r7, #20]
 8010212:	2200      	movs	r2, #0
 8010214:	60da      	str	r2, [r3, #12]

  return 0;
 8010216:	2300      	movs	r3, #0
}
 8010218:	4618      	mov	r0, r3
 801021a:	371c      	adds	r7, #28
 801021c:	46bd      	mov	sp, r7
 801021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010222:	4770      	bx	lr

08010224 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b086      	sub	sp, #24
 8010228:	af00      	add	r7, sp, #0
 801022a:	60f8      	str	r0, [r7, #12]
 801022c:	460b      	mov	r3, r1
 801022e:	607a      	str	r2, [r7, #4]
 8010230:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	32b0      	adds	r2, #176	@ 0xb0
 801023c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010240:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d102      	bne.n	801024e <SCSI_Read10+0x2a>
  {
    return -1;
 8010248:	f04f 33ff 	mov.w	r3, #4294967295
 801024c:	e090      	b.n	8010370 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801024e:	697b      	ldr	r3, [r7, #20]
 8010250:	7a1b      	ldrb	r3, [r3, #8]
 8010252:	2b00      	cmp	r3, #0
 8010254:	f040 8082 	bne.w	801035c <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8010258:	697b      	ldr	r3, [r7, #20]
 801025a:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 801025e:	b25b      	sxtb	r3, r3
 8010260:	2b00      	cmp	r3, #0
 8010262:	db0a      	blt.n	801027a <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010264:	697b      	ldr	r3, [r7, #20]
 8010266:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801026a:	2320      	movs	r3, #32
 801026c:	2205      	movs	r2, #5
 801026e:	68f8      	ldr	r0, [r7, #12]
 8010270:	f7ff ff0b 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010274:	f04f 33ff 	mov.w	r3, #4294967295
 8010278:	e07a      	b.n	8010370 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 801027a:	697b      	ldr	r3, [r7, #20]
 801027c:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8010280:	2b02      	cmp	r3, #2
 8010282:	d108      	bne.n	8010296 <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010284:	7af9      	ldrb	r1, [r7, #11]
 8010286:	233a      	movs	r3, #58	@ 0x3a
 8010288:	2202      	movs	r2, #2
 801028a:	68f8      	ldr	r0, [r7, #12]
 801028c:	f7ff fefd 	bl	801008a <SCSI_SenseCode>

      return -1;
 8010290:	f04f 33ff 	mov.w	r3, #4294967295
 8010294:	e06c      	b.n	8010370 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801029c:	68fa      	ldr	r2, [r7, #12]
 801029e:	33b0      	adds	r3, #176	@ 0xb0
 80102a0:	009b      	lsls	r3, r3, #2
 80102a2:	4413      	add	r3, r2
 80102a4:	685b      	ldr	r3, [r3, #4]
 80102a6:	689b      	ldr	r3, [r3, #8]
 80102a8:	7afa      	ldrb	r2, [r7, #11]
 80102aa:	4610      	mov	r0, r2
 80102ac:	4798      	blx	r3
 80102ae:	4603      	mov	r3, r0
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d008      	beq.n	80102c6 <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80102b4:	7af9      	ldrb	r1, [r7, #11]
 80102b6:	233a      	movs	r3, #58	@ 0x3a
 80102b8:	2202      	movs	r2, #2
 80102ba:	68f8      	ldr	r0, [r7, #12]
 80102bc:	f7ff fee5 	bl	801008a <SCSI_SenseCode>
      return -1;
 80102c0:	f04f 33ff 	mov.w	r3, #4294967295
 80102c4:	e054      	b.n	8010370 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	3302      	adds	r3, #2
 80102ca:	781b      	ldrb	r3, [r3, #0]
 80102cc:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	3303      	adds	r3, #3
 80102d2:	781b      	ldrb	r3, [r3, #0]
 80102d4:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80102d6:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	3304      	adds	r3, #4
 80102dc:	781b      	ldrb	r3, [r3, #0]
 80102de:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80102e0:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80102e2:	687a      	ldr	r2, [r7, #4]
 80102e4:	3205      	adds	r2, #5
 80102e6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 80102e8:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80102ea:	697b      	ldr	r3, [r7, #20]
 80102ec:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	3307      	adds	r3, #7
 80102f4:	781b      	ldrb	r3, [r3, #0]
 80102f6:	021b      	lsls	r3, r3, #8
 80102f8:	687a      	ldr	r2, [r7, #4]
 80102fa:	3208      	adds	r2, #8
 80102fc:	7812      	ldrb	r2, [r2, #0]
 80102fe:	431a      	orrs	r2, r3
 8010300:	697b      	ldr	r3, [r7, #20]
 8010302:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8010306:	697b      	ldr	r3, [r7, #20]
 8010308:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010312:	7af9      	ldrb	r1, [r7, #11]
 8010314:	68f8      	ldr	r0, [r7, #12]
 8010316:	f000 fadc 	bl	80108d2 <SCSI_CheckAddressRange>
 801031a:	4603      	mov	r3, r0
 801031c:	2b00      	cmp	r3, #0
 801031e:	da02      	bge.n	8010326 <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8010320:	f04f 33ff 	mov.w	r3, #4294967295
 8010324:	e024      	b.n	8010370 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8010326:	697b      	ldr	r3, [r7, #20]
 8010328:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 801032c:	697b      	ldr	r3, [r7, #20]
 801032e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010332:	6979      	ldr	r1, [r7, #20]
 8010334:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 8010338:	fb01 f303 	mul.w	r3, r1, r3
 801033c:	429a      	cmp	r2, r3
 801033e:	d00a      	beq.n	8010356 <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010346:	2320      	movs	r3, #32
 8010348:	2205      	movs	r2, #5
 801034a:	68f8      	ldr	r0, [r7, #12]
 801034c:	f7ff fe9d 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010350:	f04f 33ff 	mov.w	r3, #4294967295
 8010354:	e00c      	b.n	8010370 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8010356:	697b      	ldr	r3, [r7, #20]
 8010358:	2202      	movs	r2, #2
 801035a:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 801035c:	697b      	ldr	r3, [r7, #20]
 801035e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010362:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8010364:	7afb      	ldrb	r3, [r7, #11]
 8010366:	4619      	mov	r1, r3
 8010368:	68f8      	ldr	r0, [r7, #12]
 801036a:	f000 fadf 	bl	801092c <SCSI_ProcessRead>
 801036e:	4603      	mov	r3, r0
}
 8010370:	4618      	mov	r0, r3
 8010372:	3718      	adds	r7, #24
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}

08010378 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b086      	sub	sp, #24
 801037c:	af00      	add	r7, sp, #0
 801037e:	60f8      	str	r0, [r7, #12]
 8010380:	460b      	mov	r3, r1
 8010382:	607a      	str	r2, [r7, #4]
 8010384:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	32b0      	adds	r2, #176	@ 0xb0
 8010390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010394:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010396:	697b      	ldr	r3, [r7, #20]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d102      	bne.n	80103a2 <SCSI_Read12+0x2a>
  {
    return -1;
 801039c:	f04f 33ff 	mov.w	r3, #4294967295
 80103a0:	e09a      	b.n	80104d8 <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80103a2:	697b      	ldr	r3, [r7, #20]
 80103a4:	7a1b      	ldrb	r3, [r3, #8]
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	f040 808c 	bne.w	80104c4 <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 80103ac:	697b      	ldr	r3, [r7, #20]
 80103ae:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80103b2:	b25b      	sxtb	r3, r3
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	db0a      	blt.n	80103ce <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80103b8:	697b      	ldr	r3, [r7, #20]
 80103ba:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80103be:	2320      	movs	r3, #32
 80103c0:	2205      	movs	r2, #5
 80103c2:	68f8      	ldr	r0, [r7, #12]
 80103c4:	f7ff fe61 	bl	801008a <SCSI_SenseCode>
      return -1;
 80103c8:	f04f 33ff 	mov.w	r3, #4294967295
 80103cc:	e084      	b.n	80104d8 <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 80103ce:	697b      	ldr	r3, [r7, #20]
 80103d0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80103d4:	2b02      	cmp	r3, #2
 80103d6:	d108      	bne.n	80103ea <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80103d8:	7af9      	ldrb	r1, [r7, #11]
 80103da:	233a      	movs	r3, #58	@ 0x3a
 80103dc:	2202      	movs	r2, #2
 80103de:	68f8      	ldr	r0, [r7, #12]
 80103e0:	f7ff fe53 	bl	801008a <SCSI_SenseCode>
      return -1;
 80103e4:	f04f 33ff 	mov.w	r3, #4294967295
 80103e8:	e076      	b.n	80104d8 <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80103f0:	68fa      	ldr	r2, [r7, #12]
 80103f2:	33b0      	adds	r3, #176	@ 0xb0
 80103f4:	009b      	lsls	r3, r3, #2
 80103f6:	4413      	add	r3, r2
 80103f8:	685b      	ldr	r3, [r3, #4]
 80103fa:	689b      	ldr	r3, [r3, #8]
 80103fc:	7afa      	ldrb	r2, [r7, #11]
 80103fe:	4610      	mov	r0, r2
 8010400:	4798      	blx	r3
 8010402:	4603      	mov	r3, r0
 8010404:	2b00      	cmp	r3, #0
 8010406:	d008      	beq.n	801041a <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010408:	7af9      	ldrb	r1, [r7, #11]
 801040a:	233a      	movs	r3, #58	@ 0x3a
 801040c:	2202      	movs	r2, #2
 801040e:	68f8      	ldr	r0, [r7, #12]
 8010410:	f7ff fe3b 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010414:	f04f 33ff 	mov.w	r3, #4294967295
 8010418:	e05e      	b.n	80104d8 <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	3302      	adds	r3, #2
 801041e:	781b      	ldrb	r3, [r3, #0]
 8010420:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	3303      	adds	r3, #3
 8010426:	781b      	ldrb	r3, [r3, #0]
 8010428:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801042a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	3304      	adds	r3, #4
 8010430:	781b      	ldrb	r3, [r3, #0]
 8010432:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8010434:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8010436:	687a      	ldr	r2, [r7, #4]
 8010438:	3205      	adds	r2, #5
 801043a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 801043c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801043e:	697b      	ldr	r3, [r7, #20]
 8010440:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	3306      	adds	r3, #6
 8010448:	781b      	ldrb	r3, [r3, #0]
 801044a:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	3307      	adds	r3, #7
 8010450:	781b      	ldrb	r3, [r3, #0]
 8010452:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010454:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	3308      	adds	r3, #8
 801045a:	781b      	ldrb	r3, [r3, #0]
 801045c:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 801045e:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	3209      	adds	r2, #9
 8010464:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8010466:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 801046e:	697b      	ldr	r3, [r7, #20]
 8010470:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010474:	697b      	ldr	r3, [r7, #20]
 8010476:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 801047a:	7af9      	ldrb	r1, [r7, #11]
 801047c:	68f8      	ldr	r0, [r7, #12]
 801047e:	f000 fa28 	bl	80108d2 <SCSI_CheckAddressRange>
 8010482:	4603      	mov	r3, r0
 8010484:	2b00      	cmp	r3, #0
 8010486:	da02      	bge.n	801048e <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8010488:	f04f 33ff 	mov.w	r3, #4294967295
 801048c:	e024      	b.n	80104d8 <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 801048e:	697b      	ldr	r3, [r7, #20]
 8010490:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010494:	697b      	ldr	r3, [r7, #20]
 8010496:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 801049a:	6979      	ldr	r1, [r7, #20]
 801049c:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 80104a0:	fb01 f303 	mul.w	r3, r1, r3
 80104a4:	429a      	cmp	r2, r3
 80104a6:	d00a      	beq.n	80104be <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80104a8:	697b      	ldr	r3, [r7, #20]
 80104aa:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80104ae:	2320      	movs	r3, #32
 80104b0:	2205      	movs	r2, #5
 80104b2:	68f8      	ldr	r0, [r7, #12]
 80104b4:	f7ff fde9 	bl	801008a <SCSI_SenseCode>
      return -1;
 80104b8:	f04f 33ff 	mov.w	r3, #4294967295
 80104bc:	e00c      	b.n	80104d8 <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 80104be:	697b      	ldr	r3, [r7, #20]
 80104c0:	2202      	movs	r2, #2
 80104c2:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 80104c4:	697b      	ldr	r3, [r7, #20]
 80104c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80104ca:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 80104cc:	7afb      	ldrb	r3, [r7, #11]
 80104ce:	4619      	mov	r1, r3
 80104d0:	68f8      	ldr	r0, [r7, #12]
 80104d2:	f000 fa2b 	bl	801092c <SCSI_ProcessRead>
 80104d6:	4603      	mov	r3, r0
}
 80104d8:	4618      	mov	r0, r3
 80104da:	3718      	adds	r7, #24
 80104dc:	46bd      	mov	sp, r7
 80104de:	bd80      	pop	{r7, pc}

080104e0 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b086      	sub	sp, #24
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	60f8      	str	r0, [r7, #12]
 80104e8:	460b      	mov	r3, r1
 80104ea:	607a      	str	r2, [r7, #4]
 80104ec:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	32b0      	adds	r2, #176	@ 0xb0
 80104f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104fc:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 80104fe:	697b      	ldr	r3, [r7, #20]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d102      	bne.n	801050a <SCSI_Write10+0x2a>
  {
    return -1;
 8010504:	f04f 33ff 	mov.w	r3, #4294967295
 8010508:	e0ba      	b.n	8010680 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 801050a:	697b      	ldr	r3, [r7, #20]
 801050c:	7a1b      	ldrb	r3, [r3, #8]
 801050e:	2b00      	cmp	r3, #0
 8010510:	f040 80b0 	bne.w	8010674 <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8010514:	697b      	ldr	r3, [r7, #20]
 8010516:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801051a:	2b00      	cmp	r3, #0
 801051c:	d10a      	bne.n	8010534 <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801051e:	697b      	ldr	r3, [r7, #20]
 8010520:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010524:	2320      	movs	r3, #32
 8010526:	2205      	movs	r2, #5
 8010528:	68f8      	ldr	r0, [r7, #12]
 801052a:	f7ff fdae 	bl	801008a <SCSI_SenseCode>
      return -1;
 801052e:	f04f 33ff 	mov.w	r3, #4294967295
 8010532:	e0a5      	b.n	8010680 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8010534:	697b      	ldr	r3, [r7, #20]
 8010536:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 801053a:	b25b      	sxtb	r3, r3
 801053c:	2b00      	cmp	r3, #0
 801053e:	da0a      	bge.n	8010556 <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010546:	2320      	movs	r3, #32
 8010548:	2205      	movs	r2, #5
 801054a:	68f8      	ldr	r0, [r7, #12]
 801054c:	f7ff fd9d 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010550:	f04f 33ff 	mov.w	r3, #4294967295
 8010554:	e094      	b.n	8010680 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801055c:	68fa      	ldr	r2, [r7, #12]
 801055e:	33b0      	adds	r3, #176	@ 0xb0
 8010560:	009b      	lsls	r3, r3, #2
 8010562:	4413      	add	r3, r2
 8010564:	685b      	ldr	r3, [r3, #4]
 8010566:	689b      	ldr	r3, [r3, #8]
 8010568:	7afa      	ldrb	r2, [r7, #11]
 801056a:	4610      	mov	r0, r2
 801056c:	4798      	blx	r3
 801056e:	4603      	mov	r3, r0
 8010570:	2b00      	cmp	r3, #0
 8010572:	d008      	beq.n	8010586 <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010574:	7af9      	ldrb	r1, [r7, #11]
 8010576:	233a      	movs	r3, #58	@ 0x3a
 8010578:	2202      	movs	r2, #2
 801057a:	68f8      	ldr	r0, [r7, #12]
 801057c:	f7ff fd85 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010580:	f04f 33ff 	mov.w	r3, #4294967295
 8010584:	e07c      	b.n	8010680 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801058c:	68fa      	ldr	r2, [r7, #12]
 801058e:	33b0      	adds	r3, #176	@ 0xb0
 8010590:	009b      	lsls	r3, r3, #2
 8010592:	4413      	add	r3, r2
 8010594:	685b      	ldr	r3, [r3, #4]
 8010596:	68db      	ldr	r3, [r3, #12]
 8010598:	7afa      	ldrb	r2, [r7, #11]
 801059a:	4610      	mov	r0, r2
 801059c:	4798      	blx	r3
 801059e:	4603      	mov	r3, r0
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d008      	beq.n	80105b6 <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 80105a4:	7af9      	ldrb	r1, [r7, #11]
 80105a6:	2327      	movs	r3, #39	@ 0x27
 80105a8:	2202      	movs	r2, #2
 80105aa:	68f8      	ldr	r0, [r7, #12]
 80105ac:	f7ff fd6d 	bl	801008a <SCSI_SenseCode>
      return -1;
 80105b0:	f04f 33ff 	mov.w	r3, #4294967295
 80105b4:	e064      	b.n	8010680 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	3302      	adds	r3, #2
 80105ba:	781b      	ldrb	r3, [r3, #0]
 80105bc:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	3303      	adds	r3, #3
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80105c6:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	3304      	adds	r3, #4
 80105cc:	781b      	ldrb	r3, [r3, #0]
 80105ce:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80105d0:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80105d2:	687a      	ldr	r2, [r7, #4]
 80105d4:	3205      	adds	r2, #5
 80105d6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 80105d8:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80105da:	697b      	ldr	r3, [r7, #20]
 80105dc:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	3307      	adds	r3, #7
 80105e4:	781b      	ldrb	r3, [r3, #0]
 80105e6:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 80105e8:	687a      	ldr	r2, [r7, #4]
 80105ea:	3208      	adds	r2, #8
 80105ec:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 80105ee:	431a      	orrs	r2, r3
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80105f6:	697b      	ldr	r3, [r7, #20]
 80105f8:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 80105fc:	697b      	ldr	r3, [r7, #20]
 80105fe:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010602:	7af9      	ldrb	r1, [r7, #11]
 8010604:	68f8      	ldr	r0, [r7, #12]
 8010606:	f000 f964 	bl	80108d2 <SCSI_CheckAddressRange>
 801060a:	4603      	mov	r3, r0
 801060c:	2b00      	cmp	r3, #0
 801060e:	da02      	bge.n	8010616 <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8010610:	f04f 33ff 	mov.w	r3, #4294967295
 8010614:	e034      	b.n	8010680 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8010616:	697b      	ldr	r3, [r7, #20]
 8010618:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 801061c:	697a      	ldr	r2, [r7, #20]
 801061e:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010622:	fb02 f303 	mul.w	r3, r2, r3
 8010626:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8010628:	697b      	ldr	r3, [r7, #20]
 801062a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 801062e:	693a      	ldr	r2, [r7, #16]
 8010630:	429a      	cmp	r2, r3
 8010632:	d00a      	beq.n	801064a <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010634:	697b      	ldr	r3, [r7, #20]
 8010636:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801063a:	2320      	movs	r3, #32
 801063c:	2205      	movs	r2, #5
 801063e:	68f8      	ldr	r0, [r7, #12]
 8010640:	f7ff fd23 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010644:	f04f 33ff 	mov.w	r3, #4294967295
 8010648:	e01a      	b.n	8010680 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 801064a:	693b      	ldr	r3, [r7, #16]
 801064c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010650:	bf28      	it	cs
 8010652:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010656:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8010658:	697b      	ldr	r3, [r7, #20]
 801065a:	2201      	movs	r2, #1
 801065c:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 801065e:	4b0a      	ldr	r3, [pc, #40]	@ (8010688 <SCSI_Write10+0x1a8>)
 8010660:	7819      	ldrb	r1, [r3, #0]
 8010662:	697b      	ldr	r3, [r7, #20]
 8010664:	f103 0210 	add.w	r2, r3, #16
 8010668:	693b      	ldr	r3, [r7, #16]
 801066a:	68f8      	ldr	r0, [r7, #12]
 801066c:	f003 fe1c 	bl	80142a8 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8010670:	2300      	movs	r3, #0
 8010672:	e005      	b.n	8010680 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 8010674:	7afb      	ldrb	r3, [r7, #11]
 8010676:	4619      	mov	r1, r3
 8010678:	68f8      	ldr	r0, [r7, #12]
 801067a:	f000 f9dd 	bl	8010a38 <SCSI_ProcessWrite>
 801067e:	4603      	mov	r3, r0
}
 8010680:	4618      	mov	r0, r3
 8010682:	3718      	adds	r7, #24
 8010684:	46bd      	mov	sp, r7
 8010686:	bd80      	pop	{r7, pc}
 8010688:	200000a3 	.word	0x200000a3

0801068c <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b086      	sub	sp, #24
 8010690:	af00      	add	r7, sp, #0
 8010692:	60f8      	str	r0, [r7, #12]
 8010694:	460b      	mov	r3, r1
 8010696:	607a      	str	r2, [r7, #4]
 8010698:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	32b0      	adds	r2, #176	@ 0xb0
 80106a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106a8:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 80106aa:	697b      	ldr	r3, [r7, #20]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d102      	bne.n	80106b6 <SCSI_Write12+0x2a>
  {
    return -1;
 80106b0:	f04f 33ff 	mov.w	r3, #4294967295
 80106b4:	e0ca      	b.n	801084c <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80106b6:	697b      	ldr	r3, [r7, #20]
 80106b8:	7a1b      	ldrb	r3, [r3, #8]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	f040 80c0 	bne.w	8010840 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d10a      	bne.n	80106e0 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80106ca:	697b      	ldr	r3, [r7, #20]
 80106cc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80106d0:	2320      	movs	r3, #32
 80106d2:	2205      	movs	r2, #5
 80106d4:	68f8      	ldr	r0, [r7, #12]
 80106d6:	f7ff fcd8 	bl	801008a <SCSI_SenseCode>
      return -1;
 80106da:	f04f 33ff 	mov.w	r3, #4294967295
 80106de:	e0b5      	b.n	801084c <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 80106e0:	697b      	ldr	r3, [r7, #20]
 80106e2:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 80106e6:	b25b      	sxtb	r3, r3
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	da0a      	bge.n	8010702 <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80106ec:	697b      	ldr	r3, [r7, #20]
 80106ee:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80106f2:	2320      	movs	r3, #32
 80106f4:	2205      	movs	r2, #5
 80106f6:	68f8      	ldr	r0, [r7, #12]
 80106f8:	f7ff fcc7 	bl	801008a <SCSI_SenseCode>
      return -1;
 80106fc:	f04f 33ff 	mov.w	r3, #4294967295
 8010700:	e0a4      	b.n	801084c <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010708:	68fa      	ldr	r2, [r7, #12]
 801070a:	33b0      	adds	r3, #176	@ 0xb0
 801070c:	009b      	lsls	r3, r3, #2
 801070e:	4413      	add	r3, r2
 8010710:	685b      	ldr	r3, [r3, #4]
 8010712:	689b      	ldr	r3, [r3, #8]
 8010714:	7afa      	ldrb	r2, [r7, #11]
 8010716:	4610      	mov	r0, r2
 8010718:	4798      	blx	r3
 801071a:	4603      	mov	r3, r0
 801071c:	2b00      	cmp	r3, #0
 801071e:	d00b      	beq.n	8010738 <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8010720:	7af9      	ldrb	r1, [r7, #11]
 8010722:	233a      	movs	r3, #58	@ 0x3a
 8010724:	2202      	movs	r2, #2
 8010726:	68f8      	ldr	r0, [r7, #12]
 8010728:	f7ff fcaf 	bl	801008a <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	2205      	movs	r2, #5
 8010730:	721a      	strb	r2, [r3, #8]
      return -1;
 8010732:	f04f 33ff 	mov.w	r3, #4294967295
 8010736:	e089      	b.n	801084c <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801073e:	68fa      	ldr	r2, [r7, #12]
 8010740:	33b0      	adds	r3, #176	@ 0xb0
 8010742:	009b      	lsls	r3, r3, #2
 8010744:	4413      	add	r3, r2
 8010746:	685b      	ldr	r3, [r3, #4]
 8010748:	68db      	ldr	r3, [r3, #12]
 801074a:	7afa      	ldrb	r2, [r7, #11]
 801074c:	4610      	mov	r0, r2
 801074e:	4798      	blx	r3
 8010750:	4603      	mov	r3, r0
 8010752:	2b00      	cmp	r3, #0
 8010754:	d00b      	beq.n	801076e <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8010756:	7af9      	ldrb	r1, [r7, #11]
 8010758:	2327      	movs	r3, #39	@ 0x27
 801075a:	2202      	movs	r2, #2
 801075c:	68f8      	ldr	r0, [r7, #12]
 801075e:	f7ff fc94 	bl	801008a <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8010762:	697b      	ldr	r3, [r7, #20]
 8010764:	2205      	movs	r2, #5
 8010766:	721a      	strb	r2, [r3, #8]
      return -1;
 8010768:	f04f 33ff 	mov.w	r3, #4294967295
 801076c:	e06e      	b.n	801084c <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	3302      	adds	r3, #2
 8010772:	781b      	ldrb	r3, [r3, #0]
 8010774:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	3303      	adds	r3, #3
 801077a:	781b      	ldrb	r3, [r3, #0]
 801077c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 801077e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	3304      	adds	r3, #4
 8010784:	781b      	ldrb	r3, [r3, #0]
 8010786:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8010788:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 801078a:	687a      	ldr	r2, [r7, #4]
 801078c:	3205      	adds	r2, #5
 801078e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8010790:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8010792:	697b      	ldr	r3, [r7, #20]
 8010794:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	3306      	adds	r3, #6
 801079c:	781b      	ldrb	r3, [r3, #0]
 801079e:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	3307      	adds	r3, #7
 80107a4:	781b      	ldrb	r3, [r3, #0]
 80107a6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80107a8:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	3308      	adds	r3, #8
 80107ae:	781b      	ldrb	r3, [r3, #0]
 80107b0:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 80107b2:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 80107b4:	687a      	ldr	r2, [r7, #4]
 80107b6:	3209      	adds	r2, #9
 80107b8:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 80107ba:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80107bc:	697b      	ldr	r3, [r7, #20]
 80107be:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80107c2:	697b      	ldr	r3, [r7, #20]
 80107c4:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 80107c8:	697b      	ldr	r3, [r7, #20]
 80107ca:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80107ce:	7af9      	ldrb	r1, [r7, #11]
 80107d0:	68f8      	ldr	r0, [r7, #12]
 80107d2:	f000 f87e 	bl	80108d2 <SCSI_CheckAddressRange>
 80107d6:	4603      	mov	r3, r0
 80107d8:	2b00      	cmp	r3, #0
 80107da:	da02      	bge.n	80107e2 <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 80107dc:	f04f 33ff 	mov.w	r3, #4294967295
 80107e0:	e034      	b.n	801084c <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 80107e2:	697b      	ldr	r3, [r7, #20]
 80107e4:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80107e8:	697a      	ldr	r2, [r7, #20]
 80107ea:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 80107ee:	fb02 f303 	mul.w	r3, r2, r3
 80107f2:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 80107f4:	697b      	ldr	r3, [r7, #20]
 80107f6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80107fa:	693a      	ldr	r2, [r7, #16]
 80107fc:	429a      	cmp	r2, r3
 80107fe:	d00a      	beq.n	8010816 <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010800:	697b      	ldr	r3, [r7, #20]
 8010802:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010806:	2320      	movs	r3, #32
 8010808:	2205      	movs	r2, #5
 801080a:	68f8      	ldr	r0, [r7, #12]
 801080c:	f7ff fc3d 	bl	801008a <SCSI_SenseCode>
      return -1;
 8010810:	f04f 33ff 	mov.w	r3, #4294967295
 8010814:	e01a      	b.n	801084c <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8010816:	693b      	ldr	r3, [r7, #16]
 8010818:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801081c:	bf28      	it	cs
 801081e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010822:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8010824:	697b      	ldr	r3, [r7, #20]
 8010826:	2201      	movs	r2, #1
 8010828:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 801082a:	4b0a      	ldr	r3, [pc, #40]	@ (8010854 <SCSI_Write12+0x1c8>)
 801082c:	7819      	ldrb	r1, [r3, #0]
 801082e:	697b      	ldr	r3, [r7, #20]
 8010830:	f103 0210 	add.w	r2, r3, #16
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	68f8      	ldr	r0, [r7, #12]
 8010838:	f003 fd36 	bl	80142a8 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 801083c:	2300      	movs	r3, #0
 801083e:	e005      	b.n	801084c <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 8010840:	7afb      	ldrb	r3, [r7, #11]
 8010842:	4619      	mov	r1, r3
 8010844:	68f8      	ldr	r0, [r7, #12]
 8010846:	f000 f8f7 	bl	8010a38 <SCSI_ProcessWrite>
 801084a:	4603      	mov	r3, r0
}
 801084c:	4618      	mov	r0, r3
 801084e:	3718      	adds	r7, #24
 8010850:	46bd      	mov	sp, r7
 8010852:	bd80      	pop	{r7, pc}
 8010854:	200000a3 	.word	0x200000a3

08010858 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8010858:	b580      	push	{r7, lr}
 801085a:	b086      	sub	sp, #24
 801085c:	af00      	add	r7, sp, #0
 801085e:	60f8      	str	r0, [r7, #12]
 8010860:	460b      	mov	r3, r1
 8010862:	607a      	str	r2, [r7, #4]
 8010864:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801086c:	68fb      	ldr	r3, [r7, #12]
 801086e:	32b0      	adds	r2, #176	@ 0xb0
 8010870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010874:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8010876:	697b      	ldr	r3, [r7, #20]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d102      	bne.n	8010882 <SCSI_Verify10+0x2a>
  {
    return -1;
 801087c:	f04f 33ff 	mov.w	r3, #4294967295
 8010880:	e023      	b.n	80108ca <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	3301      	adds	r3, #1
 8010886:	781b      	ldrb	r3, [r3, #0]
 8010888:	f003 0302 	and.w	r3, r3, #2
 801088c:	2b00      	cmp	r3, #0
 801088e:	d008      	beq.n	80108a2 <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8010890:	7af9      	ldrb	r1, [r7, #11]
 8010892:	2324      	movs	r3, #36	@ 0x24
 8010894:	2205      	movs	r2, #5
 8010896:	68f8      	ldr	r0, [r7, #12]
 8010898:	f7ff fbf7 	bl	801008a <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 801089c:	f04f 33ff 	mov.w	r3, #4294967295
 80108a0:	e013      	b.n	80108ca <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 80108a2:	697b      	ldr	r3, [r7, #20]
 80108a4:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 80108a8:	697b      	ldr	r3, [r7, #20]
 80108aa:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80108ae:	7af9      	ldrb	r1, [r7, #11]
 80108b0:	68f8      	ldr	r0, [r7, #12]
 80108b2:	f000 f80e 	bl	80108d2 <SCSI_CheckAddressRange>
 80108b6:	4603      	mov	r3, r0
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	da02      	bge.n	80108c2 <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 80108bc:	f04f 33ff 	mov.w	r3, #4294967295
 80108c0:	e003      	b.n	80108ca <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	2200      	movs	r2, #0
 80108c6:	60da      	str	r2, [r3, #12]

  return 0;
 80108c8:	2300      	movs	r3, #0
}
 80108ca:	4618      	mov	r0, r3
 80108cc:	3718      	adds	r7, #24
 80108ce:	46bd      	mov	sp, r7
 80108d0:	bd80      	pop	{r7, pc}

080108d2 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 80108d2:	b580      	push	{r7, lr}
 80108d4:	b086      	sub	sp, #24
 80108d6:	af00      	add	r7, sp, #0
 80108d8:	60f8      	str	r0, [r7, #12]
 80108da:	607a      	str	r2, [r7, #4]
 80108dc:	603b      	str	r3, [r7, #0]
 80108de:	460b      	mov	r3, r1
 80108e0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	32b0      	adds	r2, #176	@ 0xb0
 80108ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108f0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80108f2:	697b      	ldr	r3, [r7, #20]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d102      	bne.n	80108fe <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 80108f8:	f04f 33ff 	mov.w	r3, #4294967295
 80108fc:	e011      	b.n	8010922 <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 80108fe:	687a      	ldr	r2, [r7, #4]
 8010900:	683b      	ldr	r3, [r7, #0]
 8010902:	441a      	add	r2, r3
 8010904:	697b      	ldr	r3, [r7, #20]
 8010906:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 801090a:	429a      	cmp	r2, r3
 801090c:	d908      	bls.n	8010920 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 801090e:	7af9      	ldrb	r1, [r7, #11]
 8010910:	2321      	movs	r3, #33	@ 0x21
 8010912:	2205      	movs	r2, #5
 8010914:	68f8      	ldr	r0, [r7, #12]
 8010916:	f7ff fbb8 	bl	801008a <SCSI_SenseCode>
    return -1;
 801091a:	f04f 33ff 	mov.w	r3, #4294967295
 801091e:	e000      	b.n	8010922 <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 8010920:	2300      	movs	r3, #0
}
 8010922:	4618      	mov	r0, r3
 8010924:	3718      	adds	r7, #24
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}
	...

0801092c <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 801092c:	b590      	push	{r4, r7, lr}
 801092e:	b085      	sub	sp, #20
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
 8010934:	460b      	mov	r3, r1
 8010936:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	32b0      	adds	r2, #176	@ 0xb0
 8010942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010946:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	2b00      	cmp	r3, #0
 801094c:	d102      	bne.n	8010954 <SCSI_ProcessRead+0x28>
  {
    return -1;
 801094e:	f04f 33ff 	mov.w	r3, #4294967295
 8010952:	e06a      	b.n	8010a2a <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 801095a:	68fa      	ldr	r2, [r7, #12]
 801095c:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010960:	fb02 f303 	mul.w	r3, r2, r3
 8010964:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8010966:	68bb      	ldr	r3, [r7, #8]
 8010968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801096c:	bf28      	it	cs
 801096e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010972:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801097a:	687a      	ldr	r2, [r7, #4]
 801097c:	33b0      	adds	r3, #176	@ 0xb0
 801097e:	009b      	lsls	r3, r3, #2
 8010980:	4413      	add	r3, r2
 8010982:	685b      	ldr	r3, [r3, #4]
 8010984:	691c      	ldr	r4, [r3, #16]
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	f103 0110 	add.w	r1, r3, #16
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010998:	4618      	mov	r0, r3
 801099a:	68bb      	ldr	r3, [r7, #8]
 801099c:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 80109a0:	b29b      	uxth	r3, r3
 80109a2:	78f8      	ldrb	r0, [r7, #3]
 80109a4:	47a0      	blx	r4
 80109a6:	4603      	mov	r3, r0
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	da08      	bge.n	80109be <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 80109ac:	78f9      	ldrb	r1, [r7, #3]
 80109ae:	2311      	movs	r3, #17
 80109b0:	2204      	movs	r2, #4
 80109b2:	6878      	ldr	r0, [r7, #4]
 80109b4:	f7ff fb69 	bl	801008a <SCSI_SenseCode>
    return -1;
 80109b8:	f04f 33ff 	mov.w	r3, #4294967295
 80109bc:	e035      	b.n	8010a2a <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 80109be:	4b1d      	ldr	r3, [pc, #116]	@ (8010a34 <SCSI_ProcessRead+0x108>)
 80109c0:	7819      	ldrb	r1, [r3, #0]
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	f103 0210 	add.w	r2, r3, #16
 80109c8:	68bb      	ldr	r3, [r7, #8]
 80109ca:	6878      	ldr	r0, [r7, #4]
 80109cc:	f003 fc34 	bl	8014238 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80109dc:	4619      	mov	r1, r3
 80109de:	68bb      	ldr	r3, [r7, #8]
 80109e0:	fbb3 f3f1 	udiv	r3, r3, r1
 80109e4:	441a      	add	r2, r3
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 80109f8:	4619      	mov	r1, r3
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8010a00:	1ad2      	subs	r2, r2, r3
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8010a0e:	68bb      	ldr	r3, [r7, #8]
 8010a10:	1ad2      	subs	r2, r2, r3
 8010a12:	68fb      	ldr	r3, [r7, #12]
 8010a14:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d102      	bne.n	8010a28 <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	2203      	movs	r2, #3
 8010a26:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 8010a28:	2300      	movs	r3, #0
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3714      	adds	r7, #20
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd90      	pop	{r4, r7, pc}
 8010a32:	bf00      	nop
 8010a34:	200000a2 	.word	0x200000a2

08010a38 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8010a38:	b590      	push	{r4, r7, lr}
 8010a3a:	b085      	sub	sp, #20
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]
 8010a40:	460b      	mov	r3, r1
 8010a42:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	32b0      	adds	r2, #176	@ 0xb0
 8010a4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a52:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d102      	bne.n	8010a60 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 8010a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8010a5e:	e07a      	b.n	8010b56 <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010a66:	68fa      	ldr	r2, [r7, #12]
 8010a68:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010a6c:	fb02 f303 	mul.w	r3, r2, r3
 8010a70:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8010a72:	68bb      	ldr	r3, [r7, #8]
 8010a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a78:	bf28      	it	cs
 8010a7a:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010a7e:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010a86:	687a      	ldr	r2, [r7, #4]
 8010a88:	33b0      	adds	r3, #176	@ 0xb0
 8010a8a:	009b      	lsls	r3, r3, #2
 8010a8c:	4413      	add	r3, r2
 8010a8e:	685b      	ldr	r3, [r3, #4]
 8010a90:	695c      	ldr	r4, [r3, #20]
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	f103 0110 	add.w	r1, r3, #16
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	68bb      	ldr	r3, [r7, #8]
 8010aa8:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 8010aac:	b29b      	uxth	r3, r3
 8010aae:	78f8      	ldrb	r0, [r7, #3]
 8010ab0:	47a0      	blx	r4
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	da08      	bge.n	8010aca <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8010ab8:	78f9      	ldrb	r1, [r7, #3]
 8010aba:	2303      	movs	r3, #3
 8010abc:	2204      	movs	r2, #4
 8010abe:	6878      	ldr	r0, [r7, #4]
 8010ac0:	f7ff fae3 	bl	801008a <SCSI_SenseCode>
    return -1;
 8010ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8010ac8:	e045      	b.n	8010b56 <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8010ad0:	68fb      	ldr	r3, [r7, #12]
 8010ad2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010ad6:	4619      	mov	r1, r3
 8010ad8:	68bb      	ldr	r3, [r7, #8]
 8010ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8010ade:	441a      	add	r2, r3
 8010ae0:	68fb      	ldr	r3, [r7, #12]
 8010ae2:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8010af2:	4619      	mov	r1, r3
 8010af4:	68bb      	ldr	r3, [r7, #8]
 8010af6:	fbb3 f3f1 	udiv	r3, r3, r1
 8010afa:	1ad2      	subs	r2, r2, r3
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8010b08:	68bb      	ldr	r3, [r7, #8]
 8010b0a:	1ad2      	subs	r2, r2, r3
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d104      	bne.n	8010b26 <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8010b1c:	2100      	movs	r1, #0
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f7fe fce8 	bl	800f4f4 <MSC_BOT_SendCSW>
 8010b24:	e016      	b.n	8010b54 <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8010b2c:	68fa      	ldr	r2, [r7, #12]
 8010b2e:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8010b32:	fb02 f303 	mul.w	r3, r2, r3
 8010b36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010b3a:	bf28      	it	cs
 8010b3c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8010b40:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8010b42:	4b07      	ldr	r3, [pc, #28]	@ (8010b60 <SCSI_ProcessWrite+0x128>)
 8010b44:	7819      	ldrb	r1, [r3, #0]
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	f103 0210 	add.w	r2, r3, #16
 8010b4c:	68bb      	ldr	r3, [r7, #8]
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f003 fbaa 	bl	80142a8 <USBD_LL_PrepareReceive>
  }

  return 0;
 8010b54:	2300      	movs	r3, #0
}
 8010b56:	4618      	mov	r0, r3
 8010b58:	3714      	adds	r7, #20
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd90      	pop	{r4, r7, pc}
 8010b5e:	bf00      	nop
 8010b60:	200000a3 	.word	0x200000a3

08010b64 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 8010b64:	b480      	push	{r7}
 8010b66:	b087      	sub	sp, #28
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	60f8      	str	r0, [r7, #12]
 8010b6c:	60b9      	str	r1, [r7, #8]
 8010b6e:	4613      	mov	r3, r2
 8010b70:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 8010b72:	88fb      	ldrh	r3, [r7, #6]
 8010b74:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d102      	bne.n	8010b82 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 8010b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8010b80:	e013      	b.n	8010baa <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8010b82:	8afa      	ldrh	r2, [r7, #22]
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 8010b88:	e00b      	b.n	8010ba2 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 8010b8a:	8afb      	ldrh	r3, [r7, #22]
 8010b8c:	3b01      	subs	r3, #1
 8010b8e:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8010b90:	8afb      	ldrh	r3, [r7, #22]
 8010b92:	68ba      	ldr	r2, [r7, #8]
 8010b94:	441a      	add	r2, r3
 8010b96:	8afb      	ldrh	r3, [r7, #22]
 8010b98:	7811      	ldrb	r1, [r2, #0]
 8010b9a:	68fa      	ldr	r2, [r7, #12]
 8010b9c:	4413      	add	r3, r2
 8010b9e:	460a      	mov	r2, r1
 8010ba0:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8010ba2:	8afb      	ldrh	r3, [r7, #22]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d1f0      	bne.n	8010b8a <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8010ba8:	2300      	movs	r3, #0
}
 8010baa:	4618      	mov	r0, r3
 8010bac:	371c      	adds	r7, #28
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bb4:	4770      	bx	lr

08010bb6 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010bb6:	b580      	push	{r7, lr}
 8010bb8:	b086      	sub	sp, #24
 8010bba:	af00      	add	r7, sp, #0
 8010bbc:	60f8      	str	r0, [r7, #12]
 8010bbe:	60b9      	str	r1, [r7, #8]
 8010bc0:	4613      	mov	r3, r2
 8010bc2:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d101      	bne.n	8010bce <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010bca:	2303      	movs	r3, #3
 8010bcc:	e01f      	b.n	8010c0e <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	2200      	movs	r2, #0
 8010bda:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	2200      	movs	r2, #0
 8010be2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010be6:	68bb      	ldr	r3, [r7, #8]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d003      	beq.n	8010bf4 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	68ba      	ldr	r2, [r7, #8]
 8010bf0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	2201      	movs	r2, #1
 8010bf8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	79fa      	ldrb	r2, [r7, #7]
 8010c00:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010c02:	68f8      	ldr	r0, [r7, #12]
 8010c04:	f003 f916 	bl	8013e34 <USBD_LL_Init>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	75fb      	strb	r3, [r7, #23]

  return ret;
 8010c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c0e:	4618      	mov	r0, r3
 8010c10:	3718      	adds	r7, #24
 8010c12:	46bd      	mov	sp, r7
 8010c14:	bd80      	pop	{r7, pc}

08010c16 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010c16:	b580      	push	{r7, lr}
 8010c18:	b084      	sub	sp, #16
 8010c1a:	af00      	add	r7, sp, #0
 8010c1c:	6078      	str	r0, [r7, #4]
 8010c1e:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010c20:	2300      	movs	r3, #0
 8010c22:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010c24:	683b      	ldr	r3, [r7, #0]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d101      	bne.n	8010c2e <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010c2a:	2303      	movs	r3, #3
 8010c2c:	e025      	b.n	8010c7a <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	683a      	ldr	r2, [r7, #0]
 8010c32:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	32ae      	adds	r2, #174	@ 0xae
 8010c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d00f      	beq.n	8010c6a <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	32ae      	adds	r2, #174	@ 0xae
 8010c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c5a:	f107 020e 	add.w	r2, r7, #14
 8010c5e:	4610      	mov	r0, r2
 8010c60:	4798      	blx	r3
 8010c62:	4602      	mov	r2, r0
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010c70:	1c5a      	adds	r2, r3, #1
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8010c78:	2300      	movs	r3, #0
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3710      	adds	r7, #16
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd80      	pop	{r7, pc}

08010c82 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8010c82:	b580      	push	{r7, lr}
 8010c84:	b082      	sub	sp, #8
 8010c86:	af00      	add	r7, sp, #0
 8010c88:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8010c8a:	6878      	ldr	r0, [r7, #4]
 8010c8c:	f003 f92a 	bl	8013ee4 <USBD_LL_Start>
 8010c90:	4603      	mov	r3, r0
}
 8010c92:	4618      	mov	r0, r3
 8010c94:	3708      	adds	r7, #8
 8010c96:	46bd      	mov	sp, r7
 8010c98:	bd80      	pop	{r7, pc}

08010c9a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8010c9a:	b480      	push	{r7}
 8010c9c:	b083      	sub	sp, #12
 8010c9e:	af00      	add	r7, sp, #0
 8010ca0:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8010ca2:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	370c      	adds	r7, #12
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cae:	4770      	bx	lr

08010cb0 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010cb0:	b580      	push	{r7, lr}
 8010cb2:	b084      	sub	sp, #16
 8010cb4:	af00      	add	r7, sp, #0
 8010cb6:	6078      	str	r0, [r7, #4]
 8010cb8:	460b      	mov	r3, r1
 8010cba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cc6:	2b00      	cmp	r3, #0
 8010cc8:	d009      	beq.n	8010cde <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	78fa      	ldrb	r2, [r7, #3]
 8010cd4:	4611      	mov	r1, r2
 8010cd6:	6878      	ldr	r0, [r7, #4]
 8010cd8:	4798      	blx	r3
 8010cda:	4603      	mov	r3, r0
 8010cdc:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	3710      	adds	r7, #16
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	bd80      	pop	{r7, pc}

08010ce8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b084      	sub	sp, #16
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
 8010cf0:	460b      	mov	r3, r1
 8010cf2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010cfe:	685b      	ldr	r3, [r3, #4]
 8010d00:	78fa      	ldrb	r2, [r7, #3]
 8010d02:	4611      	mov	r1, r2
 8010d04:	6878      	ldr	r0, [r7, #4]
 8010d06:	4798      	blx	r3
 8010d08:	4603      	mov	r3, r0
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d001      	beq.n	8010d12 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8010d0e:	2303      	movs	r3, #3
 8010d10:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d14:	4618      	mov	r0, r3
 8010d16:	3710      	adds	r7, #16
 8010d18:	46bd      	mov	sp, r7
 8010d1a:	bd80      	pop	{r7, pc}

08010d1c <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b084      	sub	sp, #16
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	6078      	str	r0, [r7, #4]
 8010d24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010d2c:	6839      	ldr	r1, [r7, #0]
 8010d2e:	4618      	mov	r0, r3
 8010d30:	f001 f8a5 	bl	8011e7e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	2201      	movs	r2, #1
 8010d38:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010d42:	461a      	mov	r2, r3
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010d50:	f003 031f 	and.w	r3, r3, #31
 8010d54:	2b02      	cmp	r3, #2
 8010d56:	d01a      	beq.n	8010d8e <USBD_LL_SetupStage+0x72>
 8010d58:	2b02      	cmp	r3, #2
 8010d5a:	d822      	bhi.n	8010da2 <USBD_LL_SetupStage+0x86>
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d002      	beq.n	8010d66 <USBD_LL_SetupStage+0x4a>
 8010d60:	2b01      	cmp	r3, #1
 8010d62:	d00a      	beq.n	8010d7a <USBD_LL_SetupStage+0x5e>
 8010d64:	e01d      	b.n	8010da2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010d6c:	4619      	mov	r1, r3
 8010d6e:	6878      	ldr	r0, [r7, #4]
 8010d70:	f000 fad2 	bl	8011318 <USBD_StdDevReq>
 8010d74:	4603      	mov	r3, r0
 8010d76:	73fb      	strb	r3, [r7, #15]
      break;
 8010d78:	e020      	b.n	8010dbc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010d80:	4619      	mov	r1, r3
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f000 fb3a 	bl	80113fc <USBD_StdItfReq>
 8010d88:	4603      	mov	r3, r0
 8010d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8010d8c:	e016      	b.n	8010dbc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8010d94:	4619      	mov	r1, r3
 8010d96:	6878      	ldr	r0, [r7, #4]
 8010d98:	f000 fb9c 	bl	80114d4 <USBD_StdEPReq>
 8010d9c:	4603      	mov	r3, r0
 8010d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8010da0:	e00c      	b.n	8010dbc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010da8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010dac:	b2db      	uxtb	r3, r3
 8010dae:	4619      	mov	r1, r3
 8010db0:	6878      	ldr	r0, [r7, #4]
 8010db2:	f003 f973 	bl	801409c <USBD_LL_StallEP>
 8010db6:	4603      	mov	r3, r0
 8010db8:	73fb      	strb	r3, [r7, #15]
      break;
 8010dba:	bf00      	nop
  }

  return ret;
 8010dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	3710      	adds	r7, #16
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	bd80      	pop	{r7, pc}

08010dc6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010dc6:	b580      	push	{r7, lr}
 8010dc8:	b086      	sub	sp, #24
 8010dca:	af00      	add	r7, sp, #0
 8010dcc:	60f8      	str	r0, [r7, #12]
 8010dce:	460b      	mov	r3, r1
 8010dd0:	607a      	str	r2, [r7, #4]
 8010dd2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8010dd8:	7afb      	ldrb	r3, [r7, #11]
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d16e      	bne.n	8010ebc <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010de4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010dec:	2b03      	cmp	r3, #3
 8010dee:	f040 8098 	bne.w	8010f22 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010df2:	693b      	ldr	r3, [r7, #16]
 8010df4:	689a      	ldr	r2, [r3, #8]
 8010df6:	693b      	ldr	r3, [r7, #16]
 8010df8:	68db      	ldr	r3, [r3, #12]
 8010dfa:	429a      	cmp	r2, r3
 8010dfc:	d913      	bls.n	8010e26 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8010dfe:	693b      	ldr	r3, [r7, #16]
 8010e00:	689a      	ldr	r2, [r3, #8]
 8010e02:	693b      	ldr	r3, [r7, #16]
 8010e04:	68db      	ldr	r3, [r3, #12]
 8010e06:	1ad2      	subs	r2, r2, r3
 8010e08:	693b      	ldr	r3, [r7, #16]
 8010e0a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8010e0c:	693b      	ldr	r3, [r7, #16]
 8010e0e:	68da      	ldr	r2, [r3, #12]
 8010e10:	693b      	ldr	r3, [r7, #16]
 8010e12:	689b      	ldr	r3, [r3, #8]
 8010e14:	4293      	cmp	r3, r2
 8010e16:	bf28      	it	cs
 8010e18:	4613      	movcs	r3, r2
 8010e1a:	461a      	mov	r2, r3
 8010e1c:	6879      	ldr	r1, [r7, #4]
 8010e1e:	68f8      	ldr	r0, [r7, #12]
 8010e20:	f001 f910 	bl	8012044 <USBD_CtlContinueRx>
 8010e24:	e07d      	b.n	8010f22 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8010e2c:	f003 031f 	and.w	r3, r3, #31
 8010e30:	2b02      	cmp	r3, #2
 8010e32:	d014      	beq.n	8010e5e <USBD_LL_DataOutStage+0x98>
 8010e34:	2b02      	cmp	r3, #2
 8010e36:	d81d      	bhi.n	8010e74 <USBD_LL_DataOutStage+0xae>
 8010e38:	2b00      	cmp	r3, #0
 8010e3a:	d002      	beq.n	8010e42 <USBD_LL_DataOutStage+0x7c>
 8010e3c:	2b01      	cmp	r3, #1
 8010e3e:	d003      	beq.n	8010e48 <USBD_LL_DataOutStage+0x82>
 8010e40:	e018      	b.n	8010e74 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010e42:	2300      	movs	r3, #0
 8010e44:	75bb      	strb	r3, [r7, #22]
            break;
 8010e46:	e018      	b.n	8010e7a <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010e4e:	b2db      	uxtb	r3, r3
 8010e50:	4619      	mov	r1, r3
 8010e52:	68f8      	ldr	r0, [r7, #12]
 8010e54:	f000 f9d2 	bl	80111fc <USBD_CoreFindIF>
 8010e58:	4603      	mov	r3, r0
 8010e5a:	75bb      	strb	r3, [r7, #22]
            break;
 8010e5c:	e00d      	b.n	8010e7a <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010e64:	b2db      	uxtb	r3, r3
 8010e66:	4619      	mov	r1, r3
 8010e68:	68f8      	ldr	r0, [r7, #12]
 8010e6a:	f000 f9d4 	bl	8011216 <USBD_CoreFindEP>
 8010e6e:	4603      	mov	r3, r0
 8010e70:	75bb      	strb	r3, [r7, #22]
            break;
 8010e72:	e002      	b.n	8010e7a <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8010e74:	2300      	movs	r3, #0
 8010e76:	75bb      	strb	r3, [r7, #22]
            break;
 8010e78:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8010e7a:	7dbb      	ldrb	r3, [r7, #22]
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d119      	bne.n	8010eb4 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010e86:	b2db      	uxtb	r3, r3
 8010e88:	2b03      	cmp	r3, #3
 8010e8a:	d113      	bne.n	8010eb4 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8010e8c:	7dba      	ldrb	r2, [r7, #22]
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	32ae      	adds	r2, #174	@ 0xae
 8010e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e96:	691b      	ldr	r3, [r3, #16]
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d00b      	beq.n	8010eb4 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8010e9c:	7dba      	ldrb	r2, [r7, #22]
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8010ea4:	7dba      	ldrb	r2, [r7, #22]
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	32ae      	adds	r2, #174	@ 0xae
 8010eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010eae:	691b      	ldr	r3, [r3, #16]
 8010eb0:	68f8      	ldr	r0, [r7, #12]
 8010eb2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010eb4:	68f8      	ldr	r0, [r7, #12]
 8010eb6:	f001 f8d6 	bl	8012066 <USBD_CtlSendStatus>
 8010eba:	e032      	b.n	8010f22 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8010ebc:	7afb      	ldrb	r3, [r7, #11]
 8010ebe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010ec2:	b2db      	uxtb	r3, r3
 8010ec4:	4619      	mov	r1, r3
 8010ec6:	68f8      	ldr	r0, [r7, #12]
 8010ec8:	f000 f9a5 	bl	8011216 <USBD_CoreFindEP>
 8010ecc:	4603      	mov	r3, r0
 8010ece:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010ed0:	7dbb      	ldrb	r3, [r7, #22]
 8010ed2:	2bff      	cmp	r3, #255	@ 0xff
 8010ed4:	d025      	beq.n	8010f22 <USBD_LL_DataOutStage+0x15c>
 8010ed6:	7dbb      	ldrb	r3, [r7, #22]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d122      	bne.n	8010f22 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010ee2:	b2db      	uxtb	r3, r3
 8010ee4:	2b03      	cmp	r3, #3
 8010ee6:	d117      	bne.n	8010f18 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010ee8:	7dba      	ldrb	r2, [r7, #22]
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	32ae      	adds	r2, #174	@ 0xae
 8010eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ef2:	699b      	ldr	r3, [r3, #24]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d00f      	beq.n	8010f18 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010ef8:	7dba      	ldrb	r2, [r7, #22]
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8010f00:	7dba      	ldrb	r2, [r7, #22]
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	32ae      	adds	r2, #174	@ 0xae
 8010f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f0a:	699b      	ldr	r3, [r3, #24]
 8010f0c:	7afa      	ldrb	r2, [r7, #11]
 8010f0e:	4611      	mov	r1, r2
 8010f10:	68f8      	ldr	r0, [r7, #12]
 8010f12:	4798      	blx	r3
 8010f14:	4603      	mov	r3, r0
 8010f16:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010f18:	7dfb      	ldrb	r3, [r7, #23]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d001      	beq.n	8010f22 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8010f1e:	7dfb      	ldrb	r3, [r7, #23]
 8010f20:	e000      	b.n	8010f24 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010f22:	2300      	movs	r3, #0
}
 8010f24:	4618      	mov	r0, r3
 8010f26:	3718      	adds	r7, #24
 8010f28:	46bd      	mov	sp, r7
 8010f2a:	bd80      	pop	{r7, pc}

08010f2c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	b086      	sub	sp, #24
 8010f30:	af00      	add	r7, sp, #0
 8010f32:	60f8      	str	r0, [r7, #12]
 8010f34:	460b      	mov	r3, r1
 8010f36:	607a      	str	r2, [r7, #4]
 8010f38:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010f3a:	7afb      	ldrb	r3, [r7, #11]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d16f      	bne.n	8011020 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	3314      	adds	r3, #20
 8010f44:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8010f4c:	2b02      	cmp	r3, #2
 8010f4e:	d15a      	bne.n	8011006 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8010f50:	693b      	ldr	r3, [r7, #16]
 8010f52:	689a      	ldr	r2, [r3, #8]
 8010f54:	693b      	ldr	r3, [r7, #16]
 8010f56:	68db      	ldr	r3, [r3, #12]
 8010f58:	429a      	cmp	r2, r3
 8010f5a:	d914      	bls.n	8010f86 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8010f5c:	693b      	ldr	r3, [r7, #16]
 8010f5e:	689a      	ldr	r2, [r3, #8]
 8010f60:	693b      	ldr	r3, [r7, #16]
 8010f62:	68db      	ldr	r3, [r3, #12]
 8010f64:	1ad2      	subs	r2, r2, r3
 8010f66:	693b      	ldr	r3, [r7, #16]
 8010f68:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010f6a:	693b      	ldr	r3, [r7, #16]
 8010f6c:	689b      	ldr	r3, [r3, #8]
 8010f6e:	461a      	mov	r2, r3
 8010f70:	6879      	ldr	r1, [r7, #4]
 8010f72:	68f8      	ldr	r0, [r7, #12]
 8010f74:	f001 f855 	bl	8012022 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010f78:	2300      	movs	r3, #0
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	2100      	movs	r1, #0
 8010f7e:	68f8      	ldr	r0, [r7, #12]
 8010f80:	f003 f992 	bl	80142a8 <USBD_LL_PrepareReceive>
 8010f84:	e03f      	b.n	8011006 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8010f86:	693b      	ldr	r3, [r7, #16]
 8010f88:	68da      	ldr	r2, [r3, #12]
 8010f8a:	693b      	ldr	r3, [r7, #16]
 8010f8c:	689b      	ldr	r3, [r3, #8]
 8010f8e:	429a      	cmp	r2, r3
 8010f90:	d11c      	bne.n	8010fcc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8010f92:	693b      	ldr	r3, [r7, #16]
 8010f94:	685a      	ldr	r2, [r3, #4]
 8010f96:	693b      	ldr	r3, [r7, #16]
 8010f98:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8010f9a:	429a      	cmp	r2, r3
 8010f9c:	d316      	bcc.n	8010fcc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8010f9e:	693b      	ldr	r3, [r7, #16]
 8010fa0:	685a      	ldr	r2, [r3, #4]
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8010fa8:	429a      	cmp	r2, r3
 8010faa:	d20f      	bcs.n	8010fcc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8010fac:	2200      	movs	r2, #0
 8010fae:	2100      	movs	r1, #0
 8010fb0:	68f8      	ldr	r0, [r7, #12]
 8010fb2:	f001 f836 	bl	8012022 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	2200      	movs	r2, #0
 8010fc2:	2100      	movs	r1, #0
 8010fc4:	68f8      	ldr	r0, [r7, #12]
 8010fc6:	f003 f96f 	bl	80142a8 <USBD_LL_PrepareReceive>
 8010fca:	e01c      	b.n	8011006 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010fd2:	b2db      	uxtb	r3, r3
 8010fd4:	2b03      	cmp	r3, #3
 8010fd6:	d10f      	bne.n	8010ff8 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010fde:	68db      	ldr	r3, [r3, #12]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d009      	beq.n	8010ff8 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	2200      	movs	r2, #0
 8010fe8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010ff2:	68db      	ldr	r3, [r3, #12]
 8010ff4:	68f8      	ldr	r0, [r7, #12]
 8010ff6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ff8:	2180      	movs	r1, #128	@ 0x80
 8010ffa:	68f8      	ldr	r0, [r7, #12]
 8010ffc:	f003 f84e 	bl	801409c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011000:	68f8      	ldr	r0, [r7, #12]
 8011002:	f001 f843 	bl	801208c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801100c:	2b00      	cmp	r3, #0
 801100e:	d03a      	beq.n	8011086 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8011010:	68f8      	ldr	r0, [r7, #12]
 8011012:	f7ff fe42 	bl	8010c9a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	2200      	movs	r2, #0
 801101a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801101e:	e032      	b.n	8011086 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8011020:	7afb      	ldrb	r3, [r7, #11]
 8011022:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011026:	b2db      	uxtb	r3, r3
 8011028:	4619      	mov	r1, r3
 801102a:	68f8      	ldr	r0, [r7, #12]
 801102c:	f000 f8f3 	bl	8011216 <USBD_CoreFindEP>
 8011030:	4603      	mov	r3, r0
 8011032:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011034:	7dfb      	ldrb	r3, [r7, #23]
 8011036:	2bff      	cmp	r3, #255	@ 0xff
 8011038:	d025      	beq.n	8011086 <USBD_LL_DataInStage+0x15a>
 801103a:	7dfb      	ldrb	r3, [r7, #23]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d122      	bne.n	8011086 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011046:	b2db      	uxtb	r3, r3
 8011048:	2b03      	cmp	r3, #3
 801104a:	d11c      	bne.n	8011086 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801104c:	7dfa      	ldrb	r2, [r7, #23]
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	32ae      	adds	r2, #174	@ 0xae
 8011052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011056:	695b      	ldr	r3, [r3, #20]
 8011058:	2b00      	cmp	r3, #0
 801105a:	d014      	beq.n	8011086 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801105c:	7dfa      	ldrb	r2, [r7, #23]
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8011064:	7dfa      	ldrb	r2, [r7, #23]
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	32ae      	adds	r2, #174	@ 0xae
 801106a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801106e:	695b      	ldr	r3, [r3, #20]
 8011070:	7afa      	ldrb	r2, [r7, #11]
 8011072:	4611      	mov	r1, r2
 8011074:	68f8      	ldr	r0, [r7, #12]
 8011076:	4798      	blx	r3
 8011078:	4603      	mov	r3, r0
 801107a:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801107c:	7dbb      	ldrb	r3, [r7, #22]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d001      	beq.n	8011086 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8011082:	7dbb      	ldrb	r3, [r7, #22]
 8011084:	e000      	b.n	8011088 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8011086:	2300      	movs	r3, #0
}
 8011088:	4618      	mov	r0, r3
 801108a:	3718      	adds	r7, #24
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}

08011090 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b084      	sub	sp, #16
 8011094:	af00      	add	r7, sp, #0
 8011096:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8011098:	2300      	movs	r3, #0
 801109a:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	2201      	movs	r2, #1
 80110a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	2200      	movs	r2, #0
 80110a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	2200      	movs	r2, #0
 80110b0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	2200      	movs	r2, #0
 80110b6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	2200      	movs	r2, #0
 80110be:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80110c2:	687b      	ldr	r3, [r7, #4]
 80110c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d014      	beq.n	80110f6 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80110d2:	685b      	ldr	r3, [r3, #4]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d00e      	beq.n	80110f6 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80110de:	685b      	ldr	r3, [r3, #4]
 80110e0:	687a      	ldr	r2, [r7, #4]
 80110e2:	6852      	ldr	r2, [r2, #4]
 80110e4:	b2d2      	uxtb	r2, r2
 80110e6:	4611      	mov	r1, r2
 80110e8:	6878      	ldr	r0, [r7, #4]
 80110ea:	4798      	blx	r3
 80110ec:	4603      	mov	r3, r0
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d001      	beq.n	80110f6 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80110f2:	2303      	movs	r3, #3
 80110f4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80110f6:	2340      	movs	r3, #64	@ 0x40
 80110f8:	2200      	movs	r2, #0
 80110fa:	2100      	movs	r1, #0
 80110fc:	6878      	ldr	r0, [r7, #4]
 80110fe:	f002 ff23 	bl	8013f48 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	2201      	movs	r2, #1
 8011106:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	2240      	movs	r2, #64	@ 0x40
 801110e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011112:	2340      	movs	r3, #64	@ 0x40
 8011114:	2200      	movs	r2, #0
 8011116:	2180      	movs	r1, #128	@ 0x80
 8011118:	6878      	ldr	r0, [r7, #4]
 801111a:	f002 ff15 	bl	8013f48 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	2201      	movs	r2, #1
 8011122:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	2240      	movs	r2, #64	@ 0x40
 8011128:	621a      	str	r2, [r3, #32]

  return ret;
 801112a:	7bfb      	ldrb	r3, [r7, #15]
}
 801112c:	4618      	mov	r0, r3
 801112e:	3710      	adds	r7, #16
 8011130:	46bd      	mov	sp, r7
 8011132:	bd80      	pop	{r7, pc}

08011134 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011134:	b480      	push	{r7}
 8011136:	b083      	sub	sp, #12
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
 801113c:	460b      	mov	r3, r1
 801113e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	78fa      	ldrb	r2, [r7, #3]
 8011144:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011146:	2300      	movs	r3, #0
}
 8011148:	4618      	mov	r0, r3
 801114a:	370c      	adds	r7, #12
 801114c:	46bd      	mov	sp, r7
 801114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011152:	4770      	bx	lr

08011154 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011154:	b480      	push	{r7}
 8011156:	b083      	sub	sp, #12
 8011158:	af00      	add	r7, sp, #0
 801115a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011162:	b2db      	uxtb	r3, r3
 8011164:	2b04      	cmp	r3, #4
 8011166:	d006      	beq.n	8011176 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801116e:	b2da      	uxtb	r2, r3
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	2204      	movs	r2, #4
 801117a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801117e:	2300      	movs	r3, #0
}
 8011180:	4618      	mov	r0, r3
 8011182:	370c      	adds	r7, #12
 8011184:	46bd      	mov	sp, r7
 8011186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801118a:	4770      	bx	lr

0801118c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801118c:	b480      	push	{r7}
 801118e:	b083      	sub	sp, #12
 8011190:	af00      	add	r7, sp, #0
 8011192:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801119a:	b2db      	uxtb	r3, r3
 801119c:	2b04      	cmp	r3, #4
 801119e:	d106      	bne.n	80111ae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80111a6:	b2da      	uxtb	r2, r3
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80111ae:	2300      	movs	r3, #0
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	370c      	adds	r7, #12
 80111b4:	46bd      	mov	sp, r7
 80111b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ba:	4770      	bx	lr

080111bc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80111bc:	b580      	push	{r7, lr}
 80111be:	b082      	sub	sp, #8
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111ca:	b2db      	uxtb	r3, r3
 80111cc:	2b03      	cmp	r3, #3
 80111ce:	d110      	bne.n	80111f2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d00b      	beq.n	80111f2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80111e0:	69db      	ldr	r3, [r3, #28]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d005      	beq.n	80111f2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80111ec:	69db      	ldr	r3, [r3, #28]
 80111ee:	6878      	ldr	r0, [r7, #4]
 80111f0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80111f2:	2300      	movs	r3, #0
}
 80111f4:	4618      	mov	r0, r3
 80111f6:	3708      	adds	r7, #8
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bd80      	pop	{r7, pc}

080111fc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80111fc:	b480      	push	{r7}
 80111fe:	b083      	sub	sp, #12
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
 8011204:	460b      	mov	r3, r1
 8011206:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8011208:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801120a:	4618      	mov	r0, r3
 801120c:	370c      	adds	r7, #12
 801120e:	46bd      	mov	sp, r7
 8011210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011214:	4770      	bx	lr

08011216 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011216:	b480      	push	{r7}
 8011218:	b083      	sub	sp, #12
 801121a:	af00      	add	r7, sp, #0
 801121c:	6078      	str	r0, [r7, #4]
 801121e:	460b      	mov	r3, r1
 8011220:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8011222:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8011224:	4618      	mov	r0, r3
 8011226:	370c      	adds	r7, #12
 8011228:	46bd      	mov	sp, r7
 801122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801122e:	4770      	bx	lr

08011230 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8011230:	b580      	push	{r7, lr}
 8011232:	b086      	sub	sp, #24
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	460b      	mov	r3, r1
 801123a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8011244:	2300      	movs	r3, #0
 8011246:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8011248:	68fb      	ldr	r3, [r7, #12]
 801124a:	885b      	ldrh	r3, [r3, #2]
 801124c:	b29b      	uxth	r3, r3
 801124e:	68fa      	ldr	r2, [r7, #12]
 8011250:	7812      	ldrb	r2, [r2, #0]
 8011252:	4293      	cmp	r3, r2
 8011254:	d91f      	bls.n	8011296 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	781b      	ldrb	r3, [r3, #0]
 801125a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801125c:	e013      	b.n	8011286 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801125e:	f107 030a 	add.w	r3, r7, #10
 8011262:	4619      	mov	r1, r3
 8011264:	6978      	ldr	r0, [r7, #20]
 8011266:	f000 f81b 	bl	80112a0 <USBD_GetNextDesc>
 801126a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801126c:	697b      	ldr	r3, [r7, #20]
 801126e:	785b      	ldrb	r3, [r3, #1]
 8011270:	2b05      	cmp	r3, #5
 8011272:	d108      	bne.n	8011286 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8011274:	697b      	ldr	r3, [r7, #20]
 8011276:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8011278:	693b      	ldr	r3, [r7, #16]
 801127a:	789b      	ldrb	r3, [r3, #2]
 801127c:	78fa      	ldrb	r2, [r7, #3]
 801127e:	429a      	cmp	r2, r3
 8011280:	d008      	beq.n	8011294 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8011282:	2300      	movs	r3, #0
 8011284:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	885b      	ldrh	r3, [r3, #2]
 801128a:	b29a      	uxth	r2, r3
 801128c:	897b      	ldrh	r3, [r7, #10]
 801128e:	429a      	cmp	r2, r3
 8011290:	d8e5      	bhi.n	801125e <USBD_GetEpDesc+0x2e>
 8011292:	e000      	b.n	8011296 <USBD_GetEpDesc+0x66>
          break;
 8011294:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8011296:	693b      	ldr	r3, [r7, #16]
}
 8011298:	4618      	mov	r0, r3
 801129a:	3718      	adds	r7, #24
 801129c:	46bd      	mov	sp, r7
 801129e:	bd80      	pop	{r7, pc}

080112a0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80112a0:	b480      	push	{r7}
 80112a2:	b085      	sub	sp, #20
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
 80112a8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80112ae:	683b      	ldr	r3, [r7, #0]
 80112b0:	881b      	ldrh	r3, [r3, #0]
 80112b2:	68fa      	ldr	r2, [r7, #12]
 80112b4:	7812      	ldrb	r2, [r2, #0]
 80112b6:	4413      	add	r3, r2
 80112b8:	b29a      	uxth	r2, r3
 80112ba:	683b      	ldr	r3, [r7, #0]
 80112bc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	781b      	ldrb	r3, [r3, #0]
 80112c2:	461a      	mov	r2, r3
 80112c4:	687b      	ldr	r3, [r7, #4]
 80112c6:	4413      	add	r3, r2
 80112c8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80112ca:	68fb      	ldr	r3, [r7, #12]
}
 80112cc:	4618      	mov	r0, r3
 80112ce:	3714      	adds	r7, #20
 80112d0:	46bd      	mov	sp, r7
 80112d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112d6:	4770      	bx	lr

080112d8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80112d8:	b480      	push	{r7}
 80112da:	b087      	sub	sp, #28
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80112e4:	697b      	ldr	r3, [r7, #20]
 80112e6:	781b      	ldrb	r3, [r3, #0]
 80112e8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80112ea:	697b      	ldr	r3, [r7, #20]
 80112ec:	3301      	adds	r3, #1
 80112ee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80112f0:	697b      	ldr	r3, [r7, #20]
 80112f2:	781b      	ldrb	r3, [r3, #0]
 80112f4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80112f6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80112fa:	021b      	lsls	r3, r3, #8
 80112fc:	b21a      	sxth	r2, r3
 80112fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011302:	4313      	orrs	r3, r2
 8011304:	b21b      	sxth	r3, r3
 8011306:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011308:	89fb      	ldrh	r3, [r7, #14]
}
 801130a:	4618      	mov	r0, r3
 801130c:	371c      	adds	r7, #28
 801130e:	46bd      	mov	sp, r7
 8011310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011314:	4770      	bx	lr
	...

08011318 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b084      	sub	sp, #16
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
 8011320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011322:	2300      	movs	r3, #0
 8011324:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011326:	683b      	ldr	r3, [r7, #0]
 8011328:	781b      	ldrb	r3, [r3, #0]
 801132a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801132e:	2b40      	cmp	r3, #64	@ 0x40
 8011330:	d005      	beq.n	801133e <USBD_StdDevReq+0x26>
 8011332:	2b40      	cmp	r3, #64	@ 0x40
 8011334:	d857      	bhi.n	80113e6 <USBD_StdDevReq+0xce>
 8011336:	2b00      	cmp	r3, #0
 8011338:	d00f      	beq.n	801135a <USBD_StdDevReq+0x42>
 801133a:	2b20      	cmp	r3, #32
 801133c:	d153      	bne.n	80113e6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	32ae      	adds	r2, #174	@ 0xae
 8011348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801134c:	689b      	ldr	r3, [r3, #8]
 801134e:	6839      	ldr	r1, [r7, #0]
 8011350:	6878      	ldr	r0, [r7, #4]
 8011352:	4798      	blx	r3
 8011354:	4603      	mov	r3, r0
 8011356:	73fb      	strb	r3, [r7, #15]
      break;
 8011358:	e04a      	b.n	80113f0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801135a:	683b      	ldr	r3, [r7, #0]
 801135c:	785b      	ldrb	r3, [r3, #1]
 801135e:	2b09      	cmp	r3, #9
 8011360:	d83b      	bhi.n	80113da <USBD_StdDevReq+0xc2>
 8011362:	a201      	add	r2, pc, #4	@ (adr r2, 8011368 <USBD_StdDevReq+0x50>)
 8011364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011368:	080113bd 	.word	0x080113bd
 801136c:	080113d1 	.word	0x080113d1
 8011370:	080113db 	.word	0x080113db
 8011374:	080113c7 	.word	0x080113c7
 8011378:	080113db 	.word	0x080113db
 801137c:	0801139b 	.word	0x0801139b
 8011380:	08011391 	.word	0x08011391
 8011384:	080113db 	.word	0x080113db
 8011388:	080113b3 	.word	0x080113b3
 801138c:	080113a5 	.word	0x080113a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011390:	6839      	ldr	r1, [r7, #0]
 8011392:	6878      	ldr	r0, [r7, #4]
 8011394:	f000 fa3c 	bl	8011810 <USBD_GetDescriptor>
          break;
 8011398:	e024      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801139a:	6839      	ldr	r1, [r7, #0]
 801139c:	6878      	ldr	r0, [r7, #4]
 801139e:	f000 fbcb 	bl	8011b38 <USBD_SetAddress>
          break;
 80113a2:	e01f      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80113a4:	6839      	ldr	r1, [r7, #0]
 80113a6:	6878      	ldr	r0, [r7, #4]
 80113a8:	f000 fc0a 	bl	8011bc0 <USBD_SetConfig>
 80113ac:	4603      	mov	r3, r0
 80113ae:	73fb      	strb	r3, [r7, #15]
          break;
 80113b0:	e018      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80113b2:	6839      	ldr	r1, [r7, #0]
 80113b4:	6878      	ldr	r0, [r7, #4]
 80113b6:	f000 fcad 	bl	8011d14 <USBD_GetConfig>
          break;
 80113ba:	e013      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80113bc:	6839      	ldr	r1, [r7, #0]
 80113be:	6878      	ldr	r0, [r7, #4]
 80113c0:	f000 fcde 	bl	8011d80 <USBD_GetStatus>
          break;
 80113c4:	e00e      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80113c6:	6839      	ldr	r1, [r7, #0]
 80113c8:	6878      	ldr	r0, [r7, #4]
 80113ca:	f000 fd0d 	bl	8011de8 <USBD_SetFeature>
          break;
 80113ce:	e009      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80113d0:	6839      	ldr	r1, [r7, #0]
 80113d2:	6878      	ldr	r0, [r7, #4]
 80113d4:	f000 fd31 	bl	8011e3a <USBD_ClrFeature>
          break;
 80113d8:	e004      	b.n	80113e4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80113da:	6839      	ldr	r1, [r7, #0]
 80113dc:	6878      	ldr	r0, [r7, #4]
 80113de:	f000 fd88 	bl	8011ef2 <USBD_CtlError>
          break;
 80113e2:	bf00      	nop
      }
      break;
 80113e4:	e004      	b.n	80113f0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80113e6:	6839      	ldr	r1, [r7, #0]
 80113e8:	6878      	ldr	r0, [r7, #4]
 80113ea:	f000 fd82 	bl	8011ef2 <USBD_CtlError>
      break;
 80113ee:	bf00      	nop
  }

  return ret;
 80113f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80113f2:	4618      	mov	r0, r3
 80113f4:	3710      	adds	r7, #16
 80113f6:	46bd      	mov	sp, r7
 80113f8:	bd80      	pop	{r7, pc}
 80113fa:	bf00      	nop

080113fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b084      	sub	sp, #16
 8011400:	af00      	add	r7, sp, #0
 8011402:	6078      	str	r0, [r7, #4]
 8011404:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011406:	2300      	movs	r3, #0
 8011408:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801140a:	683b      	ldr	r3, [r7, #0]
 801140c:	781b      	ldrb	r3, [r3, #0]
 801140e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011412:	2b40      	cmp	r3, #64	@ 0x40
 8011414:	d005      	beq.n	8011422 <USBD_StdItfReq+0x26>
 8011416:	2b40      	cmp	r3, #64	@ 0x40
 8011418:	d852      	bhi.n	80114c0 <USBD_StdItfReq+0xc4>
 801141a:	2b00      	cmp	r3, #0
 801141c:	d001      	beq.n	8011422 <USBD_StdItfReq+0x26>
 801141e:	2b20      	cmp	r3, #32
 8011420:	d14e      	bne.n	80114c0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011428:	b2db      	uxtb	r3, r3
 801142a:	3b01      	subs	r3, #1
 801142c:	2b02      	cmp	r3, #2
 801142e:	d840      	bhi.n	80114b2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	889b      	ldrh	r3, [r3, #4]
 8011434:	b2db      	uxtb	r3, r3
 8011436:	2b01      	cmp	r3, #1
 8011438:	d836      	bhi.n	80114a8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801143a:	683b      	ldr	r3, [r7, #0]
 801143c:	889b      	ldrh	r3, [r3, #4]
 801143e:	b2db      	uxtb	r3, r3
 8011440:	4619      	mov	r1, r3
 8011442:	6878      	ldr	r0, [r7, #4]
 8011444:	f7ff feda 	bl	80111fc <USBD_CoreFindIF>
 8011448:	4603      	mov	r3, r0
 801144a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801144c:	7bbb      	ldrb	r3, [r7, #14]
 801144e:	2bff      	cmp	r3, #255	@ 0xff
 8011450:	d01d      	beq.n	801148e <USBD_StdItfReq+0x92>
 8011452:	7bbb      	ldrb	r3, [r7, #14]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d11a      	bne.n	801148e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8011458:	7bba      	ldrb	r2, [r7, #14]
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	32ae      	adds	r2, #174	@ 0xae
 801145e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011462:	689b      	ldr	r3, [r3, #8]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d00f      	beq.n	8011488 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8011468:	7bba      	ldrb	r2, [r7, #14]
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011470:	7bba      	ldrb	r2, [r7, #14]
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	32ae      	adds	r2, #174	@ 0xae
 8011476:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801147a:	689b      	ldr	r3, [r3, #8]
 801147c:	6839      	ldr	r1, [r7, #0]
 801147e:	6878      	ldr	r0, [r7, #4]
 8011480:	4798      	blx	r3
 8011482:	4603      	mov	r3, r0
 8011484:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8011486:	e004      	b.n	8011492 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8011488:	2303      	movs	r3, #3
 801148a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801148c:	e001      	b.n	8011492 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801148e:	2303      	movs	r3, #3
 8011490:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011492:	683b      	ldr	r3, [r7, #0]
 8011494:	88db      	ldrh	r3, [r3, #6]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d110      	bne.n	80114bc <USBD_StdItfReq+0xc0>
 801149a:	7bfb      	ldrb	r3, [r7, #15]
 801149c:	2b00      	cmp	r3, #0
 801149e:	d10d      	bne.n	80114bc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80114a0:	6878      	ldr	r0, [r7, #4]
 80114a2:	f000 fde0 	bl	8012066 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80114a6:	e009      	b.n	80114bc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80114a8:	6839      	ldr	r1, [r7, #0]
 80114aa:	6878      	ldr	r0, [r7, #4]
 80114ac:	f000 fd21 	bl	8011ef2 <USBD_CtlError>
          break;
 80114b0:	e004      	b.n	80114bc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80114b2:	6839      	ldr	r1, [r7, #0]
 80114b4:	6878      	ldr	r0, [r7, #4]
 80114b6:	f000 fd1c 	bl	8011ef2 <USBD_CtlError>
          break;
 80114ba:	e000      	b.n	80114be <USBD_StdItfReq+0xc2>
          break;
 80114bc:	bf00      	nop
      }
      break;
 80114be:	e004      	b.n	80114ca <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80114c0:	6839      	ldr	r1, [r7, #0]
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f000 fd15 	bl	8011ef2 <USBD_CtlError>
      break;
 80114c8:	bf00      	nop
  }

  return ret;
 80114ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3710      	adds	r7, #16
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}

080114d4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b084      	sub	sp, #16
 80114d8:	af00      	add	r7, sp, #0
 80114da:	6078      	str	r0, [r7, #4]
 80114dc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80114de:	2300      	movs	r3, #0
 80114e0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80114e2:	683b      	ldr	r3, [r7, #0]
 80114e4:	889b      	ldrh	r3, [r3, #4]
 80114e6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	781b      	ldrb	r3, [r3, #0]
 80114ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80114f0:	2b40      	cmp	r3, #64	@ 0x40
 80114f2:	d007      	beq.n	8011504 <USBD_StdEPReq+0x30>
 80114f4:	2b40      	cmp	r3, #64	@ 0x40
 80114f6:	f200 817f 	bhi.w	80117f8 <USBD_StdEPReq+0x324>
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d02a      	beq.n	8011554 <USBD_StdEPReq+0x80>
 80114fe:	2b20      	cmp	r3, #32
 8011500:	f040 817a 	bne.w	80117f8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8011504:	7bbb      	ldrb	r3, [r7, #14]
 8011506:	4619      	mov	r1, r3
 8011508:	6878      	ldr	r0, [r7, #4]
 801150a:	f7ff fe84 	bl	8011216 <USBD_CoreFindEP>
 801150e:	4603      	mov	r3, r0
 8011510:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011512:	7b7b      	ldrb	r3, [r7, #13]
 8011514:	2bff      	cmp	r3, #255	@ 0xff
 8011516:	f000 8174 	beq.w	8011802 <USBD_StdEPReq+0x32e>
 801151a:	7b7b      	ldrb	r3, [r7, #13]
 801151c:	2b00      	cmp	r3, #0
 801151e:	f040 8170 	bne.w	8011802 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8011522:	7b7a      	ldrb	r2, [r7, #13]
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801152a:	7b7a      	ldrb	r2, [r7, #13]
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	32ae      	adds	r2, #174	@ 0xae
 8011530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011534:	689b      	ldr	r3, [r3, #8]
 8011536:	2b00      	cmp	r3, #0
 8011538:	f000 8163 	beq.w	8011802 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801153c:	7b7a      	ldrb	r2, [r7, #13]
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	32ae      	adds	r2, #174	@ 0xae
 8011542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011546:	689b      	ldr	r3, [r3, #8]
 8011548:	6839      	ldr	r1, [r7, #0]
 801154a:	6878      	ldr	r0, [r7, #4]
 801154c:	4798      	blx	r3
 801154e:	4603      	mov	r3, r0
 8011550:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8011552:	e156      	b.n	8011802 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	785b      	ldrb	r3, [r3, #1]
 8011558:	2b03      	cmp	r3, #3
 801155a:	d008      	beq.n	801156e <USBD_StdEPReq+0x9a>
 801155c:	2b03      	cmp	r3, #3
 801155e:	f300 8145 	bgt.w	80117ec <USBD_StdEPReq+0x318>
 8011562:	2b00      	cmp	r3, #0
 8011564:	f000 809b 	beq.w	801169e <USBD_StdEPReq+0x1ca>
 8011568:	2b01      	cmp	r3, #1
 801156a:	d03c      	beq.n	80115e6 <USBD_StdEPReq+0x112>
 801156c:	e13e      	b.n	80117ec <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011574:	b2db      	uxtb	r3, r3
 8011576:	2b02      	cmp	r3, #2
 8011578:	d002      	beq.n	8011580 <USBD_StdEPReq+0xac>
 801157a:	2b03      	cmp	r3, #3
 801157c:	d016      	beq.n	80115ac <USBD_StdEPReq+0xd8>
 801157e:	e02c      	b.n	80115da <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011580:	7bbb      	ldrb	r3, [r7, #14]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d00d      	beq.n	80115a2 <USBD_StdEPReq+0xce>
 8011586:	7bbb      	ldrb	r3, [r7, #14]
 8011588:	2b80      	cmp	r3, #128	@ 0x80
 801158a:	d00a      	beq.n	80115a2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801158c:	7bbb      	ldrb	r3, [r7, #14]
 801158e:	4619      	mov	r1, r3
 8011590:	6878      	ldr	r0, [r7, #4]
 8011592:	f002 fd83 	bl	801409c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011596:	2180      	movs	r1, #128	@ 0x80
 8011598:	6878      	ldr	r0, [r7, #4]
 801159a:	f002 fd7f 	bl	801409c <USBD_LL_StallEP>
 801159e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80115a0:	e020      	b.n	80115e4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80115a2:	6839      	ldr	r1, [r7, #0]
 80115a4:	6878      	ldr	r0, [r7, #4]
 80115a6:	f000 fca4 	bl	8011ef2 <USBD_CtlError>
              break;
 80115aa:	e01b      	b.n	80115e4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80115ac:	683b      	ldr	r3, [r7, #0]
 80115ae:	885b      	ldrh	r3, [r3, #2]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d10e      	bne.n	80115d2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80115b4:	7bbb      	ldrb	r3, [r7, #14]
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d00b      	beq.n	80115d2 <USBD_StdEPReq+0xfe>
 80115ba:	7bbb      	ldrb	r3, [r7, #14]
 80115bc:	2b80      	cmp	r3, #128	@ 0x80
 80115be:	d008      	beq.n	80115d2 <USBD_StdEPReq+0xfe>
 80115c0:	683b      	ldr	r3, [r7, #0]
 80115c2:	88db      	ldrh	r3, [r3, #6]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d104      	bne.n	80115d2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80115c8:	7bbb      	ldrb	r3, [r7, #14]
 80115ca:	4619      	mov	r1, r3
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f002 fd65 	bl	801409c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80115d2:	6878      	ldr	r0, [r7, #4]
 80115d4:	f000 fd47 	bl	8012066 <USBD_CtlSendStatus>

              break;
 80115d8:	e004      	b.n	80115e4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80115da:	6839      	ldr	r1, [r7, #0]
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f000 fc88 	bl	8011ef2 <USBD_CtlError>
              break;
 80115e2:	bf00      	nop
          }
          break;
 80115e4:	e107      	b.n	80117f6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80115ec:	b2db      	uxtb	r3, r3
 80115ee:	2b02      	cmp	r3, #2
 80115f0:	d002      	beq.n	80115f8 <USBD_StdEPReq+0x124>
 80115f2:	2b03      	cmp	r3, #3
 80115f4:	d016      	beq.n	8011624 <USBD_StdEPReq+0x150>
 80115f6:	e04b      	b.n	8011690 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80115f8:	7bbb      	ldrb	r3, [r7, #14]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d00d      	beq.n	801161a <USBD_StdEPReq+0x146>
 80115fe:	7bbb      	ldrb	r3, [r7, #14]
 8011600:	2b80      	cmp	r3, #128	@ 0x80
 8011602:	d00a      	beq.n	801161a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011604:	7bbb      	ldrb	r3, [r7, #14]
 8011606:	4619      	mov	r1, r3
 8011608:	6878      	ldr	r0, [r7, #4]
 801160a:	f002 fd47 	bl	801409c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801160e:	2180      	movs	r1, #128	@ 0x80
 8011610:	6878      	ldr	r0, [r7, #4]
 8011612:	f002 fd43 	bl	801409c <USBD_LL_StallEP>
 8011616:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011618:	e040      	b.n	801169c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801161a:	6839      	ldr	r1, [r7, #0]
 801161c:	6878      	ldr	r0, [r7, #4]
 801161e:	f000 fc68 	bl	8011ef2 <USBD_CtlError>
              break;
 8011622:	e03b      	b.n	801169c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	885b      	ldrh	r3, [r3, #2]
 8011628:	2b00      	cmp	r3, #0
 801162a:	d136      	bne.n	801169a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801162c:	7bbb      	ldrb	r3, [r7, #14]
 801162e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011632:	2b00      	cmp	r3, #0
 8011634:	d004      	beq.n	8011640 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011636:	7bbb      	ldrb	r3, [r7, #14]
 8011638:	4619      	mov	r1, r3
 801163a:	6878      	ldr	r0, [r7, #4]
 801163c:	f002 fd64 	bl	8014108 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011640:	6878      	ldr	r0, [r7, #4]
 8011642:	f000 fd10 	bl	8012066 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8011646:	7bbb      	ldrb	r3, [r7, #14]
 8011648:	4619      	mov	r1, r3
 801164a:	6878      	ldr	r0, [r7, #4]
 801164c:	f7ff fde3 	bl	8011216 <USBD_CoreFindEP>
 8011650:	4603      	mov	r3, r0
 8011652:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011654:	7b7b      	ldrb	r3, [r7, #13]
 8011656:	2bff      	cmp	r3, #255	@ 0xff
 8011658:	d01f      	beq.n	801169a <USBD_StdEPReq+0x1c6>
 801165a:	7b7b      	ldrb	r3, [r7, #13]
 801165c:	2b00      	cmp	r3, #0
 801165e:	d11c      	bne.n	801169a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8011660:	7b7a      	ldrb	r2, [r7, #13]
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8011668:	7b7a      	ldrb	r2, [r7, #13]
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	32ae      	adds	r2, #174	@ 0xae
 801166e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011672:	689b      	ldr	r3, [r3, #8]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d010      	beq.n	801169a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8011678:	7b7a      	ldrb	r2, [r7, #13]
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	32ae      	adds	r2, #174	@ 0xae
 801167e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011682:	689b      	ldr	r3, [r3, #8]
 8011684:	6839      	ldr	r1, [r7, #0]
 8011686:	6878      	ldr	r0, [r7, #4]
 8011688:	4798      	blx	r3
 801168a:	4603      	mov	r3, r0
 801168c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801168e:	e004      	b.n	801169a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8011690:	6839      	ldr	r1, [r7, #0]
 8011692:	6878      	ldr	r0, [r7, #4]
 8011694:	f000 fc2d 	bl	8011ef2 <USBD_CtlError>
              break;
 8011698:	e000      	b.n	801169c <USBD_StdEPReq+0x1c8>
              break;
 801169a:	bf00      	nop
          }
          break;
 801169c:	e0ab      	b.n	80117f6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80116a4:	b2db      	uxtb	r3, r3
 80116a6:	2b02      	cmp	r3, #2
 80116a8:	d002      	beq.n	80116b0 <USBD_StdEPReq+0x1dc>
 80116aa:	2b03      	cmp	r3, #3
 80116ac:	d032      	beq.n	8011714 <USBD_StdEPReq+0x240>
 80116ae:	e097      	b.n	80117e0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80116b0:	7bbb      	ldrb	r3, [r7, #14]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d007      	beq.n	80116c6 <USBD_StdEPReq+0x1f2>
 80116b6:	7bbb      	ldrb	r3, [r7, #14]
 80116b8:	2b80      	cmp	r3, #128	@ 0x80
 80116ba:	d004      	beq.n	80116c6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80116bc:	6839      	ldr	r1, [r7, #0]
 80116be:	6878      	ldr	r0, [r7, #4]
 80116c0:	f000 fc17 	bl	8011ef2 <USBD_CtlError>
                break;
 80116c4:	e091      	b.n	80117ea <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80116c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	da0b      	bge.n	80116e6 <USBD_StdEPReq+0x212>
 80116ce:	7bbb      	ldrb	r3, [r7, #14]
 80116d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80116d4:	4613      	mov	r3, r2
 80116d6:	009b      	lsls	r3, r3, #2
 80116d8:	4413      	add	r3, r2
 80116da:	009b      	lsls	r3, r3, #2
 80116dc:	3310      	adds	r3, #16
 80116de:	687a      	ldr	r2, [r7, #4]
 80116e0:	4413      	add	r3, r2
 80116e2:	3304      	adds	r3, #4
 80116e4:	e00b      	b.n	80116fe <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80116e6:	7bbb      	ldrb	r3, [r7, #14]
 80116e8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80116ec:	4613      	mov	r3, r2
 80116ee:	009b      	lsls	r3, r3, #2
 80116f0:	4413      	add	r3, r2
 80116f2:	009b      	lsls	r3, r3, #2
 80116f4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80116f8:	687a      	ldr	r2, [r7, #4]
 80116fa:	4413      	add	r3, r2
 80116fc:	3304      	adds	r3, #4
 80116fe:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011700:	68bb      	ldr	r3, [r7, #8]
 8011702:	2200      	movs	r2, #0
 8011704:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011706:	68bb      	ldr	r3, [r7, #8]
 8011708:	2202      	movs	r2, #2
 801170a:	4619      	mov	r1, r3
 801170c:	6878      	ldr	r0, [r7, #4]
 801170e:	f000 fc6d 	bl	8011fec <USBD_CtlSendData>
              break;
 8011712:	e06a      	b.n	80117ea <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011714:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011718:	2b00      	cmp	r3, #0
 801171a:	da11      	bge.n	8011740 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801171c:	7bbb      	ldrb	r3, [r7, #14]
 801171e:	f003 020f 	and.w	r2, r3, #15
 8011722:	6879      	ldr	r1, [r7, #4]
 8011724:	4613      	mov	r3, r2
 8011726:	009b      	lsls	r3, r3, #2
 8011728:	4413      	add	r3, r2
 801172a:	009b      	lsls	r3, r3, #2
 801172c:	440b      	add	r3, r1
 801172e:	3324      	adds	r3, #36	@ 0x24
 8011730:	881b      	ldrh	r3, [r3, #0]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d117      	bne.n	8011766 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011736:	6839      	ldr	r1, [r7, #0]
 8011738:	6878      	ldr	r0, [r7, #4]
 801173a:	f000 fbda 	bl	8011ef2 <USBD_CtlError>
                  break;
 801173e:	e054      	b.n	80117ea <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011740:	7bbb      	ldrb	r3, [r7, #14]
 8011742:	f003 020f 	and.w	r2, r3, #15
 8011746:	6879      	ldr	r1, [r7, #4]
 8011748:	4613      	mov	r3, r2
 801174a:	009b      	lsls	r3, r3, #2
 801174c:	4413      	add	r3, r2
 801174e:	009b      	lsls	r3, r3, #2
 8011750:	440b      	add	r3, r1
 8011752:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8011756:	881b      	ldrh	r3, [r3, #0]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d104      	bne.n	8011766 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801175c:	6839      	ldr	r1, [r7, #0]
 801175e:	6878      	ldr	r0, [r7, #4]
 8011760:	f000 fbc7 	bl	8011ef2 <USBD_CtlError>
                  break;
 8011764:	e041      	b.n	80117ea <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011766:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801176a:	2b00      	cmp	r3, #0
 801176c:	da0b      	bge.n	8011786 <USBD_StdEPReq+0x2b2>
 801176e:	7bbb      	ldrb	r3, [r7, #14]
 8011770:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8011774:	4613      	mov	r3, r2
 8011776:	009b      	lsls	r3, r3, #2
 8011778:	4413      	add	r3, r2
 801177a:	009b      	lsls	r3, r3, #2
 801177c:	3310      	adds	r3, #16
 801177e:	687a      	ldr	r2, [r7, #4]
 8011780:	4413      	add	r3, r2
 8011782:	3304      	adds	r3, #4
 8011784:	e00b      	b.n	801179e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011786:	7bbb      	ldrb	r3, [r7, #14]
 8011788:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801178c:	4613      	mov	r3, r2
 801178e:	009b      	lsls	r3, r3, #2
 8011790:	4413      	add	r3, r2
 8011792:	009b      	lsls	r3, r3, #2
 8011794:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8011798:	687a      	ldr	r2, [r7, #4]
 801179a:	4413      	add	r3, r2
 801179c:	3304      	adds	r3, #4
 801179e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80117a0:	7bbb      	ldrb	r3, [r7, #14]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d002      	beq.n	80117ac <USBD_StdEPReq+0x2d8>
 80117a6:	7bbb      	ldrb	r3, [r7, #14]
 80117a8:	2b80      	cmp	r3, #128	@ 0x80
 80117aa:	d103      	bne.n	80117b4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	2200      	movs	r2, #0
 80117b0:	601a      	str	r2, [r3, #0]
 80117b2:	e00e      	b.n	80117d2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80117b4:	7bbb      	ldrb	r3, [r7, #14]
 80117b6:	4619      	mov	r1, r3
 80117b8:	6878      	ldr	r0, [r7, #4]
 80117ba:	f002 fcdb 	bl	8014174 <USBD_LL_IsStallEP>
 80117be:	4603      	mov	r3, r0
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d003      	beq.n	80117cc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80117c4:	68bb      	ldr	r3, [r7, #8]
 80117c6:	2201      	movs	r2, #1
 80117c8:	601a      	str	r2, [r3, #0]
 80117ca:	e002      	b.n	80117d2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80117cc:	68bb      	ldr	r3, [r7, #8]
 80117ce:	2200      	movs	r2, #0
 80117d0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80117d2:	68bb      	ldr	r3, [r7, #8]
 80117d4:	2202      	movs	r2, #2
 80117d6:	4619      	mov	r1, r3
 80117d8:	6878      	ldr	r0, [r7, #4]
 80117da:	f000 fc07 	bl	8011fec <USBD_CtlSendData>
              break;
 80117de:	e004      	b.n	80117ea <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80117e0:	6839      	ldr	r1, [r7, #0]
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	f000 fb85 	bl	8011ef2 <USBD_CtlError>
              break;
 80117e8:	bf00      	nop
          }
          break;
 80117ea:	e004      	b.n	80117f6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80117ec:	6839      	ldr	r1, [r7, #0]
 80117ee:	6878      	ldr	r0, [r7, #4]
 80117f0:	f000 fb7f 	bl	8011ef2 <USBD_CtlError>
          break;
 80117f4:	bf00      	nop
      }
      break;
 80117f6:	e005      	b.n	8011804 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80117f8:	6839      	ldr	r1, [r7, #0]
 80117fa:	6878      	ldr	r0, [r7, #4]
 80117fc:	f000 fb79 	bl	8011ef2 <USBD_CtlError>
      break;
 8011800:	e000      	b.n	8011804 <USBD_StdEPReq+0x330>
      break;
 8011802:	bf00      	nop
  }

  return ret;
 8011804:	7bfb      	ldrb	r3, [r7, #15]
}
 8011806:	4618      	mov	r0, r3
 8011808:	3710      	adds	r7, #16
 801180a:	46bd      	mov	sp, r7
 801180c:	bd80      	pop	{r7, pc}
	...

08011810 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011810:	b580      	push	{r7, lr}
 8011812:	b084      	sub	sp, #16
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
 8011818:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801181a:	2300      	movs	r3, #0
 801181c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801181e:	2300      	movs	r3, #0
 8011820:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011822:	2300      	movs	r3, #0
 8011824:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011826:	683b      	ldr	r3, [r7, #0]
 8011828:	885b      	ldrh	r3, [r3, #2]
 801182a:	0a1b      	lsrs	r3, r3, #8
 801182c:	b29b      	uxth	r3, r3
 801182e:	3b01      	subs	r3, #1
 8011830:	2b0e      	cmp	r3, #14
 8011832:	f200 8152 	bhi.w	8011ada <USBD_GetDescriptor+0x2ca>
 8011836:	a201      	add	r2, pc, #4	@ (adr r2, 801183c <USBD_GetDescriptor+0x2c>)
 8011838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801183c:	080118ad 	.word	0x080118ad
 8011840:	080118c5 	.word	0x080118c5
 8011844:	08011905 	.word	0x08011905
 8011848:	08011adb 	.word	0x08011adb
 801184c:	08011adb 	.word	0x08011adb
 8011850:	08011a7b 	.word	0x08011a7b
 8011854:	08011aa7 	.word	0x08011aa7
 8011858:	08011adb 	.word	0x08011adb
 801185c:	08011adb 	.word	0x08011adb
 8011860:	08011adb 	.word	0x08011adb
 8011864:	08011adb 	.word	0x08011adb
 8011868:	08011adb 	.word	0x08011adb
 801186c:	08011adb 	.word	0x08011adb
 8011870:	08011adb 	.word	0x08011adb
 8011874:	08011879 	.word	0x08011879
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801187e:	69db      	ldr	r3, [r3, #28]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d00b      	beq.n	801189c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801188a:	69db      	ldr	r3, [r3, #28]
 801188c:	687a      	ldr	r2, [r7, #4]
 801188e:	7c12      	ldrb	r2, [r2, #16]
 8011890:	f107 0108 	add.w	r1, r7, #8
 8011894:	4610      	mov	r0, r2
 8011896:	4798      	blx	r3
 8011898:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801189a:	e126      	b.n	8011aea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801189c:	6839      	ldr	r1, [r7, #0]
 801189e:	6878      	ldr	r0, [r7, #4]
 80118a0:	f000 fb27 	bl	8011ef2 <USBD_CtlError>
        err++;
 80118a4:	7afb      	ldrb	r3, [r7, #11]
 80118a6:	3301      	adds	r3, #1
 80118a8:	72fb      	strb	r3, [r7, #11]
      break;
 80118aa:	e11e      	b.n	8011aea <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	687a      	ldr	r2, [r7, #4]
 80118b6:	7c12      	ldrb	r2, [r2, #16]
 80118b8:	f107 0108 	add.w	r1, r7, #8
 80118bc:	4610      	mov	r0, r2
 80118be:	4798      	blx	r3
 80118c0:	60f8      	str	r0, [r7, #12]
      break;
 80118c2:	e112      	b.n	8011aea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	7c1b      	ldrb	r3, [r3, #16]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d10d      	bne.n	80118e8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80118d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118d4:	f107 0208 	add.w	r2, r7, #8
 80118d8:	4610      	mov	r0, r2
 80118da:	4798      	blx	r3
 80118dc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80118de:	68fb      	ldr	r3, [r7, #12]
 80118e0:	3301      	adds	r3, #1
 80118e2:	2202      	movs	r2, #2
 80118e4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80118e6:	e100      	b.n	8011aea <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80118ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118f0:	f107 0208 	add.w	r2, r7, #8
 80118f4:	4610      	mov	r0, r2
 80118f6:	4798      	blx	r3
 80118f8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	3301      	adds	r3, #1
 80118fe:	2202      	movs	r2, #2
 8011900:	701a      	strb	r2, [r3, #0]
      break;
 8011902:	e0f2      	b.n	8011aea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011904:	683b      	ldr	r3, [r7, #0]
 8011906:	885b      	ldrh	r3, [r3, #2]
 8011908:	b2db      	uxtb	r3, r3
 801190a:	2b05      	cmp	r3, #5
 801190c:	f200 80ac 	bhi.w	8011a68 <USBD_GetDescriptor+0x258>
 8011910:	a201      	add	r2, pc, #4	@ (adr r2, 8011918 <USBD_GetDescriptor+0x108>)
 8011912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011916:	bf00      	nop
 8011918:	08011931 	.word	0x08011931
 801191c:	08011965 	.word	0x08011965
 8011920:	08011999 	.word	0x08011999
 8011924:	080119cd 	.word	0x080119cd
 8011928:	08011a01 	.word	0x08011a01
 801192c:	08011a35 	.word	0x08011a35
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011936:	685b      	ldr	r3, [r3, #4]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d00b      	beq.n	8011954 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011942:	685b      	ldr	r3, [r3, #4]
 8011944:	687a      	ldr	r2, [r7, #4]
 8011946:	7c12      	ldrb	r2, [r2, #16]
 8011948:	f107 0108 	add.w	r1, r7, #8
 801194c:	4610      	mov	r0, r2
 801194e:	4798      	blx	r3
 8011950:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011952:	e091      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011954:	6839      	ldr	r1, [r7, #0]
 8011956:	6878      	ldr	r0, [r7, #4]
 8011958:	f000 facb 	bl	8011ef2 <USBD_CtlError>
            err++;
 801195c:	7afb      	ldrb	r3, [r7, #11]
 801195e:	3301      	adds	r3, #1
 8011960:	72fb      	strb	r3, [r7, #11]
          break;
 8011962:	e089      	b.n	8011a78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801196a:	689b      	ldr	r3, [r3, #8]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d00b      	beq.n	8011988 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011976:	689b      	ldr	r3, [r3, #8]
 8011978:	687a      	ldr	r2, [r7, #4]
 801197a:	7c12      	ldrb	r2, [r2, #16]
 801197c:	f107 0108 	add.w	r1, r7, #8
 8011980:	4610      	mov	r0, r2
 8011982:	4798      	blx	r3
 8011984:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011986:	e077      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011988:	6839      	ldr	r1, [r7, #0]
 801198a:	6878      	ldr	r0, [r7, #4]
 801198c:	f000 fab1 	bl	8011ef2 <USBD_CtlError>
            err++;
 8011990:	7afb      	ldrb	r3, [r7, #11]
 8011992:	3301      	adds	r3, #1
 8011994:	72fb      	strb	r3, [r7, #11]
          break;
 8011996:	e06f      	b.n	8011a78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801199e:	68db      	ldr	r3, [r3, #12]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d00b      	beq.n	80119bc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80119aa:	68db      	ldr	r3, [r3, #12]
 80119ac:	687a      	ldr	r2, [r7, #4]
 80119ae:	7c12      	ldrb	r2, [r2, #16]
 80119b0:	f107 0108 	add.w	r1, r7, #8
 80119b4:	4610      	mov	r0, r2
 80119b6:	4798      	blx	r3
 80119b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80119ba:	e05d      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80119bc:	6839      	ldr	r1, [r7, #0]
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	f000 fa97 	bl	8011ef2 <USBD_CtlError>
            err++;
 80119c4:	7afb      	ldrb	r3, [r7, #11]
 80119c6:	3301      	adds	r3, #1
 80119c8:	72fb      	strb	r3, [r7, #11]
          break;
 80119ca:	e055      	b.n	8011a78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80119d2:	691b      	ldr	r3, [r3, #16]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d00b      	beq.n	80119f0 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80119de:	691b      	ldr	r3, [r3, #16]
 80119e0:	687a      	ldr	r2, [r7, #4]
 80119e2:	7c12      	ldrb	r2, [r2, #16]
 80119e4:	f107 0108 	add.w	r1, r7, #8
 80119e8:	4610      	mov	r0, r2
 80119ea:	4798      	blx	r3
 80119ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80119ee:	e043      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80119f0:	6839      	ldr	r1, [r7, #0]
 80119f2:	6878      	ldr	r0, [r7, #4]
 80119f4:	f000 fa7d 	bl	8011ef2 <USBD_CtlError>
            err++;
 80119f8:	7afb      	ldrb	r3, [r7, #11]
 80119fa:	3301      	adds	r3, #1
 80119fc:	72fb      	strb	r3, [r7, #11]
          break;
 80119fe:	e03b      	b.n	8011a78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a06:	695b      	ldr	r3, [r3, #20]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d00b      	beq.n	8011a24 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a12:	695b      	ldr	r3, [r3, #20]
 8011a14:	687a      	ldr	r2, [r7, #4]
 8011a16:	7c12      	ldrb	r2, [r2, #16]
 8011a18:	f107 0108 	add.w	r1, r7, #8
 8011a1c:	4610      	mov	r0, r2
 8011a1e:	4798      	blx	r3
 8011a20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011a22:	e029      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011a24:	6839      	ldr	r1, [r7, #0]
 8011a26:	6878      	ldr	r0, [r7, #4]
 8011a28:	f000 fa63 	bl	8011ef2 <USBD_CtlError>
            err++;
 8011a2c:	7afb      	ldrb	r3, [r7, #11]
 8011a2e:	3301      	adds	r3, #1
 8011a30:	72fb      	strb	r3, [r7, #11]
          break;
 8011a32:	e021      	b.n	8011a78 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a3a:	699b      	ldr	r3, [r3, #24]
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d00b      	beq.n	8011a58 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011a46:	699b      	ldr	r3, [r3, #24]
 8011a48:	687a      	ldr	r2, [r7, #4]
 8011a4a:	7c12      	ldrb	r2, [r2, #16]
 8011a4c:	f107 0108 	add.w	r1, r7, #8
 8011a50:	4610      	mov	r0, r2
 8011a52:	4798      	blx	r3
 8011a54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011a56:	e00f      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011a58:	6839      	ldr	r1, [r7, #0]
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f000 fa49 	bl	8011ef2 <USBD_CtlError>
            err++;
 8011a60:	7afb      	ldrb	r3, [r7, #11]
 8011a62:	3301      	adds	r3, #1
 8011a64:	72fb      	strb	r3, [r7, #11]
          break;
 8011a66:	e007      	b.n	8011a78 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8011a68:	6839      	ldr	r1, [r7, #0]
 8011a6a:	6878      	ldr	r0, [r7, #4]
 8011a6c:	f000 fa41 	bl	8011ef2 <USBD_CtlError>
          err++;
 8011a70:	7afb      	ldrb	r3, [r7, #11]
 8011a72:	3301      	adds	r3, #1
 8011a74:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8011a76:	bf00      	nop
      }
      break;
 8011a78:	e037      	b.n	8011aea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	7c1b      	ldrb	r3, [r3, #16]
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d109      	bne.n	8011a96 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a8a:	f107 0208 	add.w	r2, r7, #8
 8011a8e:	4610      	mov	r0, r2
 8011a90:	4798      	blx	r3
 8011a92:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011a94:	e029      	b.n	8011aea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011a96:	6839      	ldr	r1, [r7, #0]
 8011a98:	6878      	ldr	r0, [r7, #4]
 8011a9a:	f000 fa2a 	bl	8011ef2 <USBD_CtlError>
        err++;
 8011a9e:	7afb      	ldrb	r3, [r7, #11]
 8011aa0:	3301      	adds	r3, #1
 8011aa2:	72fb      	strb	r3, [r7, #11]
      break;
 8011aa4:	e021      	b.n	8011aea <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	7c1b      	ldrb	r3, [r3, #16]
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d10d      	bne.n	8011aca <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ab6:	f107 0208 	add.w	r2, r7, #8
 8011aba:	4610      	mov	r0, r2
 8011abc:	4798      	blx	r3
 8011abe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	3301      	adds	r3, #1
 8011ac4:	2207      	movs	r2, #7
 8011ac6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011ac8:	e00f      	b.n	8011aea <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8011aca:	6839      	ldr	r1, [r7, #0]
 8011acc:	6878      	ldr	r0, [r7, #4]
 8011ace:	f000 fa10 	bl	8011ef2 <USBD_CtlError>
        err++;
 8011ad2:	7afb      	ldrb	r3, [r7, #11]
 8011ad4:	3301      	adds	r3, #1
 8011ad6:	72fb      	strb	r3, [r7, #11]
      break;
 8011ad8:	e007      	b.n	8011aea <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8011ada:	6839      	ldr	r1, [r7, #0]
 8011adc:	6878      	ldr	r0, [r7, #4]
 8011ade:	f000 fa08 	bl	8011ef2 <USBD_CtlError>
      err++;
 8011ae2:	7afb      	ldrb	r3, [r7, #11]
 8011ae4:	3301      	adds	r3, #1
 8011ae6:	72fb      	strb	r3, [r7, #11]
      break;
 8011ae8:	bf00      	nop
  }

  if (err != 0U)
 8011aea:	7afb      	ldrb	r3, [r7, #11]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d11e      	bne.n	8011b2e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	88db      	ldrh	r3, [r3, #6]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d016      	beq.n	8011b26 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8011af8:	893b      	ldrh	r3, [r7, #8]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d00e      	beq.n	8011b1c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8011afe:	683b      	ldr	r3, [r7, #0]
 8011b00:	88da      	ldrh	r2, [r3, #6]
 8011b02:	893b      	ldrh	r3, [r7, #8]
 8011b04:	4293      	cmp	r3, r2
 8011b06:	bf28      	it	cs
 8011b08:	4613      	movcs	r3, r2
 8011b0a:	b29b      	uxth	r3, r3
 8011b0c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8011b0e:	893b      	ldrh	r3, [r7, #8]
 8011b10:	461a      	mov	r2, r3
 8011b12:	68f9      	ldr	r1, [r7, #12]
 8011b14:	6878      	ldr	r0, [r7, #4]
 8011b16:	f000 fa69 	bl	8011fec <USBD_CtlSendData>
 8011b1a:	e009      	b.n	8011b30 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8011b1c:	6839      	ldr	r1, [r7, #0]
 8011b1e:	6878      	ldr	r0, [r7, #4]
 8011b20:	f000 f9e7 	bl	8011ef2 <USBD_CtlError>
 8011b24:	e004      	b.n	8011b30 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011b26:	6878      	ldr	r0, [r7, #4]
 8011b28:	f000 fa9d 	bl	8012066 <USBD_CtlSendStatus>
 8011b2c:	e000      	b.n	8011b30 <USBD_GetDescriptor+0x320>
    return;
 8011b2e:	bf00      	nop
  }
}
 8011b30:	3710      	adds	r7, #16
 8011b32:	46bd      	mov	sp, r7
 8011b34:	bd80      	pop	{r7, pc}
 8011b36:	bf00      	nop

08011b38 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	b084      	sub	sp, #16
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011b42:	683b      	ldr	r3, [r7, #0]
 8011b44:	889b      	ldrh	r3, [r3, #4]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d131      	bne.n	8011bae <USBD_SetAddress+0x76>
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	88db      	ldrh	r3, [r3, #6]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d12d      	bne.n	8011bae <USBD_SetAddress+0x76>
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	885b      	ldrh	r3, [r3, #2]
 8011b56:	2b7f      	cmp	r3, #127	@ 0x7f
 8011b58:	d829      	bhi.n	8011bae <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8011b5a:	683b      	ldr	r3, [r7, #0]
 8011b5c:	885b      	ldrh	r3, [r3, #2]
 8011b5e:	b2db      	uxtb	r3, r3
 8011b60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b64:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b6c:	b2db      	uxtb	r3, r3
 8011b6e:	2b03      	cmp	r3, #3
 8011b70:	d104      	bne.n	8011b7c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8011b72:	6839      	ldr	r1, [r7, #0]
 8011b74:	6878      	ldr	r0, [r7, #4]
 8011b76:	f000 f9bc 	bl	8011ef2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011b7a:	e01d      	b.n	8011bb8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	7bfa      	ldrb	r2, [r7, #15]
 8011b80:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8011b84:	7bfb      	ldrb	r3, [r7, #15]
 8011b86:	4619      	mov	r1, r3
 8011b88:	6878      	ldr	r0, [r7, #4]
 8011b8a:	f002 fb1f 	bl	80141cc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8011b8e:	6878      	ldr	r0, [r7, #4]
 8011b90:	f000 fa69 	bl	8012066 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8011b94:	7bfb      	ldrb	r3, [r7, #15]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d004      	beq.n	8011ba4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	2202      	movs	r2, #2
 8011b9e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ba2:	e009      	b.n	8011bb8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2201      	movs	r2, #1
 8011ba8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011bac:	e004      	b.n	8011bb8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8011bae:	6839      	ldr	r1, [r7, #0]
 8011bb0:	6878      	ldr	r0, [r7, #4]
 8011bb2:	f000 f99e 	bl	8011ef2 <USBD_CtlError>
  }
}
 8011bb6:	bf00      	nop
 8011bb8:	bf00      	nop
 8011bba:	3710      	adds	r7, #16
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}

08011bc0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	b084      	sub	sp, #16
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
 8011bc8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	885b      	ldrh	r3, [r3, #2]
 8011bd2:	b2da      	uxtb	r2, r3
 8011bd4:	4b4e      	ldr	r3, [pc, #312]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011bd6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011bd8:	4b4d      	ldr	r3, [pc, #308]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011bda:	781b      	ldrb	r3, [r3, #0]
 8011bdc:	2b01      	cmp	r3, #1
 8011bde:	d905      	bls.n	8011bec <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011be0:	6839      	ldr	r1, [r7, #0]
 8011be2:	6878      	ldr	r0, [r7, #4]
 8011be4:	f000 f985 	bl	8011ef2 <USBD_CtlError>
    return USBD_FAIL;
 8011be8:	2303      	movs	r3, #3
 8011bea:	e08c      	b.n	8011d06 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011bf2:	b2db      	uxtb	r3, r3
 8011bf4:	2b02      	cmp	r3, #2
 8011bf6:	d002      	beq.n	8011bfe <USBD_SetConfig+0x3e>
 8011bf8:	2b03      	cmp	r3, #3
 8011bfa:	d029      	beq.n	8011c50 <USBD_SetConfig+0x90>
 8011bfc:	e075      	b.n	8011cea <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8011bfe:	4b44      	ldr	r3, [pc, #272]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c00:	781b      	ldrb	r3, [r3, #0]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d020      	beq.n	8011c48 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8011c06:	4b42      	ldr	r3, [pc, #264]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c08:	781b      	ldrb	r3, [r3, #0]
 8011c0a:	461a      	mov	r2, r3
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011c10:	4b3f      	ldr	r3, [pc, #252]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c12:	781b      	ldrb	r3, [r3, #0]
 8011c14:	4619      	mov	r1, r3
 8011c16:	6878      	ldr	r0, [r7, #4]
 8011c18:	f7ff f84a 	bl	8010cb0 <USBD_SetClassConfig>
 8011c1c:	4603      	mov	r3, r0
 8011c1e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011c20:	7bfb      	ldrb	r3, [r7, #15]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d008      	beq.n	8011c38 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011c26:	6839      	ldr	r1, [r7, #0]
 8011c28:	6878      	ldr	r0, [r7, #4]
 8011c2a:	f000 f962 	bl	8011ef2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	2202      	movs	r2, #2
 8011c32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011c36:	e065      	b.n	8011d04 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011c38:	6878      	ldr	r0, [r7, #4]
 8011c3a:	f000 fa14 	bl	8012066 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	2203      	movs	r2, #3
 8011c42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011c46:	e05d      	b.n	8011d04 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011c48:	6878      	ldr	r0, [r7, #4]
 8011c4a:	f000 fa0c 	bl	8012066 <USBD_CtlSendStatus>
      break;
 8011c4e:	e059      	b.n	8011d04 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8011c50:	4b2f      	ldr	r3, [pc, #188]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c52:	781b      	ldrb	r3, [r3, #0]
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d112      	bne.n	8011c7e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	2202      	movs	r2, #2
 8011c5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8011c60:	4b2b      	ldr	r3, [pc, #172]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c62:	781b      	ldrb	r3, [r3, #0]
 8011c64:	461a      	mov	r2, r3
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011c6a:	4b29      	ldr	r3, [pc, #164]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c6c:	781b      	ldrb	r3, [r3, #0]
 8011c6e:	4619      	mov	r1, r3
 8011c70:	6878      	ldr	r0, [r7, #4]
 8011c72:	f7ff f839 	bl	8010ce8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8011c76:	6878      	ldr	r0, [r7, #4]
 8011c78:	f000 f9f5 	bl	8012066 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011c7c:	e042      	b.n	8011d04 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8011c7e:	4b24      	ldr	r3, [pc, #144]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c80:	781b      	ldrb	r3, [r3, #0]
 8011c82:	461a      	mov	r2, r3
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	685b      	ldr	r3, [r3, #4]
 8011c88:	429a      	cmp	r2, r3
 8011c8a:	d02a      	beq.n	8011ce2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	685b      	ldr	r3, [r3, #4]
 8011c90:	b2db      	uxtb	r3, r3
 8011c92:	4619      	mov	r1, r3
 8011c94:	6878      	ldr	r0, [r7, #4]
 8011c96:	f7ff f827 	bl	8010ce8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8011c9a:	4b1d      	ldr	r3, [pc, #116]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011c9c:	781b      	ldrb	r3, [r3, #0]
 8011c9e:	461a      	mov	r2, r3
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011ca6:	781b      	ldrb	r3, [r3, #0]
 8011ca8:	4619      	mov	r1, r3
 8011caa:	6878      	ldr	r0, [r7, #4]
 8011cac:	f7ff f800 	bl	8010cb0 <USBD_SetClassConfig>
 8011cb0:	4603      	mov	r3, r0
 8011cb2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011cb4:	7bfb      	ldrb	r3, [r7, #15]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d00f      	beq.n	8011cda <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8011cba:	6839      	ldr	r1, [r7, #0]
 8011cbc:	6878      	ldr	r0, [r7, #4]
 8011cbe:	f000 f918 	bl	8011ef2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	685b      	ldr	r3, [r3, #4]
 8011cc6:	b2db      	uxtb	r3, r3
 8011cc8:	4619      	mov	r1, r3
 8011cca:	6878      	ldr	r0, [r7, #4]
 8011ccc:	f7ff f80c 	bl	8010ce8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	2202      	movs	r2, #2
 8011cd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011cd8:	e014      	b.n	8011d04 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011cda:	6878      	ldr	r0, [r7, #4]
 8011cdc:	f000 f9c3 	bl	8012066 <USBD_CtlSendStatus>
      break;
 8011ce0:	e010      	b.n	8011d04 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011ce2:	6878      	ldr	r0, [r7, #4]
 8011ce4:	f000 f9bf 	bl	8012066 <USBD_CtlSendStatus>
      break;
 8011ce8:	e00c      	b.n	8011d04 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8011cea:	6839      	ldr	r1, [r7, #0]
 8011cec:	6878      	ldr	r0, [r7, #4]
 8011cee:	f000 f900 	bl	8011ef2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011cf2:	4b07      	ldr	r3, [pc, #28]	@ (8011d10 <USBD_SetConfig+0x150>)
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	6878      	ldr	r0, [r7, #4]
 8011cfa:	f7fe fff5 	bl	8010ce8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8011cfe:	2303      	movs	r3, #3
 8011d00:	73fb      	strb	r3, [r7, #15]
      break;
 8011d02:	bf00      	nop
  }

  return ret;
 8011d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	3710      	adds	r7, #16
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	bd80      	pop	{r7, pc}
 8011d0e:	bf00      	nop
 8011d10:	20000ec0 	.word	0x20000ec0

08011d14 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d14:	b580      	push	{r7, lr}
 8011d16:	b082      	sub	sp, #8
 8011d18:	af00      	add	r7, sp, #0
 8011d1a:	6078      	str	r0, [r7, #4]
 8011d1c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	88db      	ldrh	r3, [r3, #6]
 8011d22:	2b01      	cmp	r3, #1
 8011d24:	d004      	beq.n	8011d30 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011d26:	6839      	ldr	r1, [r7, #0]
 8011d28:	6878      	ldr	r0, [r7, #4]
 8011d2a:	f000 f8e2 	bl	8011ef2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8011d2e:	e023      	b.n	8011d78 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d36:	b2db      	uxtb	r3, r3
 8011d38:	2b02      	cmp	r3, #2
 8011d3a:	dc02      	bgt.n	8011d42 <USBD_GetConfig+0x2e>
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	dc03      	bgt.n	8011d48 <USBD_GetConfig+0x34>
 8011d40:	e015      	b.n	8011d6e <USBD_GetConfig+0x5a>
 8011d42:	2b03      	cmp	r3, #3
 8011d44:	d00b      	beq.n	8011d5e <USBD_GetConfig+0x4a>
 8011d46:	e012      	b.n	8011d6e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	2200      	movs	r2, #0
 8011d4c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	3308      	adds	r3, #8
 8011d52:	2201      	movs	r2, #1
 8011d54:	4619      	mov	r1, r3
 8011d56:	6878      	ldr	r0, [r7, #4]
 8011d58:	f000 f948 	bl	8011fec <USBD_CtlSendData>
        break;
 8011d5c:	e00c      	b.n	8011d78 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	3304      	adds	r3, #4
 8011d62:	2201      	movs	r2, #1
 8011d64:	4619      	mov	r1, r3
 8011d66:	6878      	ldr	r0, [r7, #4]
 8011d68:	f000 f940 	bl	8011fec <USBD_CtlSendData>
        break;
 8011d6c:	e004      	b.n	8011d78 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8011d6e:	6839      	ldr	r1, [r7, #0]
 8011d70:	6878      	ldr	r0, [r7, #4]
 8011d72:	f000 f8be 	bl	8011ef2 <USBD_CtlError>
        break;
 8011d76:	bf00      	nop
}
 8011d78:	bf00      	nop
 8011d7a:	3708      	adds	r7, #8
 8011d7c:	46bd      	mov	sp, r7
 8011d7e:	bd80      	pop	{r7, pc}

08011d80 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011d80:	b580      	push	{r7, lr}
 8011d82:	b082      	sub	sp, #8
 8011d84:	af00      	add	r7, sp, #0
 8011d86:	6078      	str	r0, [r7, #4]
 8011d88:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d90:	b2db      	uxtb	r3, r3
 8011d92:	3b01      	subs	r3, #1
 8011d94:	2b02      	cmp	r3, #2
 8011d96:	d81e      	bhi.n	8011dd6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8011d98:	683b      	ldr	r3, [r7, #0]
 8011d9a:	88db      	ldrh	r3, [r3, #6]
 8011d9c:	2b02      	cmp	r3, #2
 8011d9e:	d004      	beq.n	8011daa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8011da0:	6839      	ldr	r1, [r7, #0]
 8011da2:	6878      	ldr	r0, [r7, #4]
 8011da4:	f000 f8a5 	bl	8011ef2 <USBD_CtlError>
        break;
 8011da8:	e01a      	b.n	8011de0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	2201      	movs	r2, #1
 8011dae:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d005      	beq.n	8011dc6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	68db      	ldr	r3, [r3, #12]
 8011dbe:	f043 0202 	orr.w	r2, r3, #2
 8011dc2:	687b      	ldr	r3, [r7, #4]
 8011dc4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	330c      	adds	r3, #12
 8011dca:	2202      	movs	r2, #2
 8011dcc:	4619      	mov	r1, r3
 8011dce:	6878      	ldr	r0, [r7, #4]
 8011dd0:	f000 f90c 	bl	8011fec <USBD_CtlSendData>
      break;
 8011dd4:	e004      	b.n	8011de0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011dd6:	6839      	ldr	r1, [r7, #0]
 8011dd8:	6878      	ldr	r0, [r7, #4]
 8011dda:	f000 f88a 	bl	8011ef2 <USBD_CtlError>
      break;
 8011dde:	bf00      	nop
  }
}
 8011de0:	bf00      	nop
 8011de2:	3708      	adds	r7, #8
 8011de4:	46bd      	mov	sp, r7
 8011de6:	bd80      	pop	{r7, pc}

08011de8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011de8:	b580      	push	{r7, lr}
 8011dea:	b082      	sub	sp, #8
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
 8011df0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011df2:	683b      	ldr	r3, [r7, #0]
 8011df4:	885b      	ldrh	r3, [r3, #2]
 8011df6:	2b01      	cmp	r3, #1
 8011df8:	d107      	bne.n	8011e0a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	2201      	movs	r2, #1
 8011dfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011e02:	6878      	ldr	r0, [r7, #4]
 8011e04:	f000 f92f 	bl	8012066 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011e08:	e013      	b.n	8011e32 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8011e0a:	683b      	ldr	r3, [r7, #0]
 8011e0c:	885b      	ldrh	r3, [r3, #2]
 8011e0e:	2b02      	cmp	r3, #2
 8011e10:	d10b      	bne.n	8011e2a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011e12:	683b      	ldr	r3, [r7, #0]
 8011e14:	889b      	ldrh	r3, [r3, #4]
 8011e16:	0a1b      	lsrs	r3, r3, #8
 8011e18:	b29b      	uxth	r3, r3
 8011e1a:	b2da      	uxtb	r2, r3
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011e22:	6878      	ldr	r0, [r7, #4]
 8011e24:	f000 f91f 	bl	8012066 <USBD_CtlSendStatus>
}
 8011e28:	e003      	b.n	8011e32 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8011e2a:	6839      	ldr	r1, [r7, #0]
 8011e2c:	6878      	ldr	r0, [r7, #4]
 8011e2e:	f000 f860 	bl	8011ef2 <USBD_CtlError>
}
 8011e32:	bf00      	nop
 8011e34:	3708      	adds	r7, #8
 8011e36:	46bd      	mov	sp, r7
 8011e38:	bd80      	pop	{r7, pc}

08011e3a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011e3a:	b580      	push	{r7, lr}
 8011e3c:	b082      	sub	sp, #8
 8011e3e:	af00      	add	r7, sp, #0
 8011e40:	6078      	str	r0, [r7, #4]
 8011e42:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e4a:	b2db      	uxtb	r3, r3
 8011e4c:	3b01      	subs	r3, #1
 8011e4e:	2b02      	cmp	r3, #2
 8011e50:	d80b      	bhi.n	8011e6a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011e52:	683b      	ldr	r3, [r7, #0]
 8011e54:	885b      	ldrh	r3, [r3, #2]
 8011e56:	2b01      	cmp	r3, #1
 8011e58:	d10c      	bne.n	8011e74 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8011e62:	6878      	ldr	r0, [r7, #4]
 8011e64:	f000 f8ff 	bl	8012066 <USBD_CtlSendStatus>
      }
      break;
 8011e68:	e004      	b.n	8011e74 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8011e6a:	6839      	ldr	r1, [r7, #0]
 8011e6c:	6878      	ldr	r0, [r7, #4]
 8011e6e:	f000 f840 	bl	8011ef2 <USBD_CtlError>
      break;
 8011e72:	e000      	b.n	8011e76 <USBD_ClrFeature+0x3c>
      break;
 8011e74:	bf00      	nop
  }
}
 8011e76:	bf00      	nop
 8011e78:	3708      	adds	r7, #8
 8011e7a:	46bd      	mov	sp, r7
 8011e7c:	bd80      	pop	{r7, pc}

08011e7e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8011e7e:	b580      	push	{r7, lr}
 8011e80:	b084      	sub	sp, #16
 8011e82:	af00      	add	r7, sp, #0
 8011e84:	6078      	str	r0, [r7, #4]
 8011e86:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8011e88:	683b      	ldr	r3, [r7, #0]
 8011e8a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	781a      	ldrb	r2, [r3, #0]
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	3301      	adds	r3, #1
 8011e98:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	781a      	ldrb	r2, [r3, #0]
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	3301      	adds	r3, #1
 8011ea6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8011ea8:	68f8      	ldr	r0, [r7, #12]
 8011eaa:	f7ff fa15 	bl	80112d8 <SWAPBYTE>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	461a      	mov	r2, r3
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011eb6:	68fb      	ldr	r3, [r7, #12]
 8011eb8:	3301      	adds	r3, #1
 8011eba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	3301      	adds	r3, #1
 8011ec0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011ec2:	68f8      	ldr	r0, [r7, #12]
 8011ec4:	f7ff fa08 	bl	80112d8 <SWAPBYTE>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	461a      	mov	r2, r3
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	3301      	adds	r3, #1
 8011ed4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	3301      	adds	r3, #1
 8011eda:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8011edc:	68f8      	ldr	r0, [r7, #12]
 8011ede:	f7ff f9fb 	bl	80112d8 <SWAPBYTE>
 8011ee2:	4603      	mov	r3, r0
 8011ee4:	461a      	mov	r2, r3
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	80da      	strh	r2, [r3, #6]
}
 8011eea:	bf00      	nop
 8011eec:	3710      	adds	r7, #16
 8011eee:	46bd      	mov	sp, r7
 8011ef0:	bd80      	pop	{r7, pc}

08011ef2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011ef2:	b580      	push	{r7, lr}
 8011ef4:	b082      	sub	sp, #8
 8011ef6:	af00      	add	r7, sp, #0
 8011ef8:	6078      	str	r0, [r7, #4]
 8011efa:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8011efc:	2180      	movs	r1, #128	@ 0x80
 8011efe:	6878      	ldr	r0, [r7, #4]
 8011f00:	f002 f8cc 	bl	801409c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011f04:	2100      	movs	r1, #0
 8011f06:	6878      	ldr	r0, [r7, #4]
 8011f08:	f002 f8c8 	bl	801409c <USBD_LL_StallEP>
}
 8011f0c:	bf00      	nop
 8011f0e:	3708      	adds	r7, #8
 8011f10:	46bd      	mov	sp, r7
 8011f12:	bd80      	pop	{r7, pc}

08011f14 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b086      	sub	sp, #24
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	60f8      	str	r0, [r7, #12]
 8011f1c:	60b9      	str	r1, [r7, #8]
 8011f1e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011f20:	2300      	movs	r3, #0
 8011f22:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d042      	beq.n	8011fb0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8011f2e:	6938      	ldr	r0, [r7, #16]
 8011f30:	f000 f842 	bl	8011fb8 <USBD_GetLen>
 8011f34:	4603      	mov	r3, r0
 8011f36:	3301      	adds	r3, #1
 8011f38:	005b      	lsls	r3, r3, #1
 8011f3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011f3e:	d808      	bhi.n	8011f52 <USBD_GetString+0x3e>
 8011f40:	6938      	ldr	r0, [r7, #16]
 8011f42:	f000 f839 	bl	8011fb8 <USBD_GetLen>
 8011f46:	4603      	mov	r3, r0
 8011f48:	3301      	adds	r3, #1
 8011f4a:	b29b      	uxth	r3, r3
 8011f4c:	005b      	lsls	r3, r3, #1
 8011f4e:	b29a      	uxth	r2, r3
 8011f50:	e001      	b.n	8011f56 <USBD_GetString+0x42>
 8011f52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011f5a:	7dfb      	ldrb	r3, [r7, #23]
 8011f5c:	68ba      	ldr	r2, [r7, #8]
 8011f5e:	4413      	add	r3, r2
 8011f60:	687a      	ldr	r2, [r7, #4]
 8011f62:	7812      	ldrb	r2, [r2, #0]
 8011f64:	701a      	strb	r2, [r3, #0]
  idx++;
 8011f66:	7dfb      	ldrb	r3, [r7, #23]
 8011f68:	3301      	adds	r3, #1
 8011f6a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8011f6c:	7dfb      	ldrb	r3, [r7, #23]
 8011f6e:	68ba      	ldr	r2, [r7, #8]
 8011f70:	4413      	add	r3, r2
 8011f72:	2203      	movs	r2, #3
 8011f74:	701a      	strb	r2, [r3, #0]
  idx++;
 8011f76:	7dfb      	ldrb	r3, [r7, #23]
 8011f78:	3301      	adds	r3, #1
 8011f7a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8011f7c:	e013      	b.n	8011fa6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8011f7e:	7dfb      	ldrb	r3, [r7, #23]
 8011f80:	68ba      	ldr	r2, [r7, #8]
 8011f82:	4413      	add	r3, r2
 8011f84:	693a      	ldr	r2, [r7, #16]
 8011f86:	7812      	ldrb	r2, [r2, #0]
 8011f88:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8011f8a:	693b      	ldr	r3, [r7, #16]
 8011f8c:	3301      	adds	r3, #1
 8011f8e:	613b      	str	r3, [r7, #16]
    idx++;
 8011f90:	7dfb      	ldrb	r3, [r7, #23]
 8011f92:	3301      	adds	r3, #1
 8011f94:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8011f96:	7dfb      	ldrb	r3, [r7, #23]
 8011f98:	68ba      	ldr	r2, [r7, #8]
 8011f9a:	4413      	add	r3, r2
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	701a      	strb	r2, [r3, #0]
    idx++;
 8011fa0:	7dfb      	ldrb	r3, [r7, #23]
 8011fa2:	3301      	adds	r3, #1
 8011fa4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8011fa6:	693b      	ldr	r3, [r7, #16]
 8011fa8:	781b      	ldrb	r3, [r3, #0]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d1e7      	bne.n	8011f7e <USBD_GetString+0x6a>
 8011fae:	e000      	b.n	8011fb2 <USBD_GetString+0x9e>
    return;
 8011fb0:	bf00      	nop
  }
}
 8011fb2:	3718      	adds	r7, #24
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	bd80      	pop	{r7, pc}

08011fb8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011fb8:	b480      	push	{r7}
 8011fba:	b085      	sub	sp, #20
 8011fbc:	af00      	add	r7, sp, #0
 8011fbe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011fc0:	2300      	movs	r3, #0
 8011fc2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011fc8:	e005      	b.n	8011fd6 <USBD_GetLen+0x1e>
  {
    len++;
 8011fca:	7bfb      	ldrb	r3, [r7, #15]
 8011fcc:	3301      	adds	r3, #1
 8011fce:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011fd0:	68bb      	ldr	r3, [r7, #8]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011fd6:	68bb      	ldr	r3, [r7, #8]
 8011fd8:	781b      	ldrb	r3, [r3, #0]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d1f5      	bne.n	8011fca <USBD_GetLen+0x12>
  }

  return len;
 8011fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fe0:	4618      	mov	r0, r3
 8011fe2:	3714      	adds	r7, #20
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fea:	4770      	bx	lr

08011fec <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011fec:	b580      	push	{r7, lr}
 8011fee:	b084      	sub	sp, #16
 8011ff0:	af00      	add	r7, sp, #0
 8011ff2:	60f8      	str	r0, [r7, #12]
 8011ff4:	60b9      	str	r1, [r7, #8]
 8011ff6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	2202      	movs	r2, #2
 8011ffc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	687a      	ldr	r2, [r7, #4]
 8012004:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012006:	68fb      	ldr	r3, [r7, #12]
 8012008:	687a      	ldr	r2, [r7, #4]
 801200a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	68ba      	ldr	r2, [r7, #8]
 8012010:	2100      	movs	r1, #0
 8012012:	68f8      	ldr	r0, [r7, #12]
 8012014:	f002 f910 	bl	8014238 <USBD_LL_Transmit>

  return USBD_OK;
 8012018:	2300      	movs	r3, #0
}
 801201a:	4618      	mov	r0, r3
 801201c:	3710      	adds	r7, #16
 801201e:	46bd      	mov	sp, r7
 8012020:	bd80      	pop	{r7, pc}

08012022 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012022:	b580      	push	{r7, lr}
 8012024:	b084      	sub	sp, #16
 8012026:	af00      	add	r7, sp, #0
 8012028:	60f8      	str	r0, [r7, #12]
 801202a:	60b9      	str	r1, [r7, #8]
 801202c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	68ba      	ldr	r2, [r7, #8]
 8012032:	2100      	movs	r1, #0
 8012034:	68f8      	ldr	r0, [r7, #12]
 8012036:	f002 f8ff 	bl	8014238 <USBD_LL_Transmit>

  return USBD_OK;
 801203a:	2300      	movs	r3, #0
}
 801203c:	4618      	mov	r0, r3
 801203e:	3710      	adds	r7, #16
 8012040:	46bd      	mov	sp, r7
 8012042:	bd80      	pop	{r7, pc}

08012044 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012044:	b580      	push	{r7, lr}
 8012046:	b084      	sub	sp, #16
 8012048:	af00      	add	r7, sp, #0
 801204a:	60f8      	str	r0, [r7, #12]
 801204c:	60b9      	str	r1, [r7, #8]
 801204e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	68ba      	ldr	r2, [r7, #8]
 8012054:	2100      	movs	r1, #0
 8012056:	68f8      	ldr	r0, [r7, #12]
 8012058:	f002 f926 	bl	80142a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801205c:	2300      	movs	r3, #0
}
 801205e:	4618      	mov	r0, r3
 8012060:	3710      	adds	r7, #16
 8012062:	46bd      	mov	sp, r7
 8012064:	bd80      	pop	{r7, pc}

08012066 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012066:	b580      	push	{r7, lr}
 8012068:	b082      	sub	sp, #8
 801206a:	af00      	add	r7, sp, #0
 801206c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	2204      	movs	r2, #4
 8012072:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012076:	2300      	movs	r3, #0
 8012078:	2200      	movs	r2, #0
 801207a:	2100      	movs	r1, #0
 801207c:	6878      	ldr	r0, [r7, #4]
 801207e:	f002 f8db 	bl	8014238 <USBD_LL_Transmit>

  return USBD_OK;
 8012082:	2300      	movs	r3, #0
}
 8012084:	4618      	mov	r0, r3
 8012086:	3708      	adds	r7, #8
 8012088:	46bd      	mov	sp, r7
 801208a:	bd80      	pop	{r7, pc}

0801208c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801208c:	b580      	push	{r7, lr}
 801208e:	b082      	sub	sp, #8
 8012090:	af00      	add	r7, sp, #0
 8012092:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	2205      	movs	r2, #5
 8012098:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801209c:	2300      	movs	r3, #0
 801209e:	2200      	movs	r2, #0
 80120a0:	2100      	movs	r1, #0
 80120a2:	6878      	ldr	r0, [r7, #4]
 80120a4:	f002 f900 	bl	80142a8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80120a8:	2300      	movs	r3, #0
}
 80120aa:	4618      	mov	r0, r3
 80120ac:	3708      	adds	r7, #8
 80120ae:	46bd      	mov	sp, r7
 80120b0:	bd80      	pop	{r7, pc}
	...

080120b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80120b4:	b480      	push	{r7}
 80120b6:	b087      	sub	sp, #28
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	60f8      	str	r0, [r7, #12]
 80120bc:	60b9      	str	r1, [r7, #8]
 80120be:	4613      	mov	r3, r2
 80120c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80120c2:	2301      	movs	r3, #1
 80120c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80120c6:	2300      	movs	r3, #0
 80120c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80120ca:	4b1f      	ldr	r3, [pc, #124]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120cc:	7a5b      	ldrb	r3, [r3, #9]
 80120ce:	b2db      	uxtb	r3, r3
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d131      	bne.n	8012138 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80120d4:	4b1c      	ldr	r3, [pc, #112]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120d6:	7a5b      	ldrb	r3, [r3, #9]
 80120d8:	b2db      	uxtb	r3, r3
 80120da:	461a      	mov	r2, r3
 80120dc:	4b1a      	ldr	r3, [pc, #104]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120de:	2100      	movs	r1, #0
 80120e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80120e2:	4b19      	ldr	r3, [pc, #100]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120e4:	7a5b      	ldrb	r3, [r3, #9]
 80120e6:	b2db      	uxtb	r3, r3
 80120e8:	4a17      	ldr	r2, [pc, #92]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120ea:	009b      	lsls	r3, r3, #2
 80120ec:	4413      	add	r3, r2
 80120ee:	68fa      	ldr	r2, [r7, #12]
 80120f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80120f2:	4b15      	ldr	r3, [pc, #84]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120f4:	7a5b      	ldrb	r3, [r3, #9]
 80120f6:	b2db      	uxtb	r3, r3
 80120f8:	461a      	mov	r2, r3
 80120fa:	4b13      	ldr	r3, [pc, #76]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 80120fc:	4413      	add	r3, r2
 80120fe:	79fa      	ldrb	r2, [r7, #7]
 8012100:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012102:	4b11      	ldr	r3, [pc, #68]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 8012104:	7a5b      	ldrb	r3, [r3, #9]
 8012106:	b2db      	uxtb	r3, r3
 8012108:	1c5a      	adds	r2, r3, #1
 801210a:	b2d1      	uxtb	r1, r2
 801210c:	4a0e      	ldr	r2, [pc, #56]	@ (8012148 <FATFS_LinkDriverEx+0x94>)
 801210e:	7251      	strb	r1, [r2, #9]
 8012110:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012112:	7dbb      	ldrb	r3, [r7, #22]
 8012114:	3330      	adds	r3, #48	@ 0x30
 8012116:	b2da      	uxtb	r2, r3
 8012118:	68bb      	ldr	r3, [r7, #8]
 801211a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801211c:	68bb      	ldr	r3, [r7, #8]
 801211e:	3301      	adds	r3, #1
 8012120:	223a      	movs	r2, #58	@ 0x3a
 8012122:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012124:	68bb      	ldr	r3, [r7, #8]
 8012126:	3302      	adds	r3, #2
 8012128:	222f      	movs	r2, #47	@ 0x2f
 801212a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801212c:	68bb      	ldr	r3, [r7, #8]
 801212e:	3303      	adds	r3, #3
 8012130:	2200      	movs	r2, #0
 8012132:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012134:	2300      	movs	r3, #0
 8012136:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012138:	7dfb      	ldrb	r3, [r7, #23]
}
 801213a:	4618      	mov	r0, r3
 801213c:	371c      	adds	r7, #28
 801213e:	46bd      	mov	sp, r7
 8012140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012144:	4770      	bx	lr
 8012146:	bf00      	nop
 8012148:	20000ec4 	.word	0x20000ec4

0801214c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801214c:	b580      	push	{r7, lr}
 801214e:	b082      	sub	sp, #8
 8012150:	af00      	add	r7, sp, #0
 8012152:	6078      	str	r0, [r7, #4]
 8012154:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012156:	2200      	movs	r2, #0
 8012158:	6839      	ldr	r1, [r7, #0]
 801215a:	6878      	ldr	r0, [r7, #4]
 801215c:	f7ff ffaa 	bl	80120b4 <FATFS_LinkDriverEx>
 8012160:	4603      	mov	r3, r0
}
 8012162:	4618      	mov	r0, r3
 8012164:	3708      	adds	r7, #8
 8012166:	46bd      	mov	sp, r7
 8012168:	bd80      	pop	{r7, pc}

0801216a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801216a:	b480      	push	{r7}
 801216c:	b085      	sub	sp, #20
 801216e:	af00      	add	r7, sp, #0
 8012170:	4603      	mov	r3, r0
 8012172:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8012174:	2300      	movs	r3, #0
 8012176:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8012178:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801217c:	2b84      	cmp	r3, #132	@ 0x84
 801217e:	d005      	beq.n	801218c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8012180:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	4413      	add	r3, r2
 8012188:	3303      	adds	r3, #3
 801218a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 801218c:	68fb      	ldr	r3, [r7, #12]
}
 801218e:	4618      	mov	r0, r3
 8012190:	3714      	adds	r7, #20
 8012192:	46bd      	mov	sp, r7
 8012194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012198:	4770      	bx	lr

0801219a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801219a:	b580      	push	{r7, lr}
 801219c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801219e:	f000 fb7d 	bl	801289c <vTaskStartScheduler>
  
  return osOK;
 80121a2:	2300      	movs	r3, #0
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	bd80      	pop	{r7, pc}

080121a8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80121a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80121aa:	b089      	sub	sp, #36	@ 0x24
 80121ac:	af04      	add	r7, sp, #16
 80121ae:	6078      	str	r0, [r7, #4]
 80121b0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	695b      	ldr	r3, [r3, #20]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d020      	beq.n	80121fc <osThreadCreate+0x54>
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	699b      	ldr	r3, [r3, #24]
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d01c      	beq.n	80121fc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	685c      	ldr	r4, [r3, #4]
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	691e      	ldr	r6, [r3, #16]
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80121d4:	4618      	mov	r0, r3
 80121d6:	f7ff ffc8 	bl	801216a <makeFreeRtosPriority>
 80121da:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	695b      	ldr	r3, [r3, #20]
 80121e0:	687a      	ldr	r2, [r7, #4]
 80121e2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80121e4:	9202      	str	r2, [sp, #8]
 80121e6:	9301      	str	r3, [sp, #4]
 80121e8:	9100      	str	r1, [sp, #0]
 80121ea:	683b      	ldr	r3, [r7, #0]
 80121ec:	4632      	mov	r2, r6
 80121ee:	4629      	mov	r1, r5
 80121f0:	4620      	mov	r0, r4
 80121f2:	f000 f8ed 	bl	80123d0 <xTaskCreateStatic>
 80121f6:	4603      	mov	r3, r0
 80121f8:	60fb      	str	r3, [r7, #12]
 80121fa:	e01c      	b.n	8012236 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	685c      	ldr	r4, [r3, #4]
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012208:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8012210:	4618      	mov	r0, r3
 8012212:	f7ff ffaa 	bl	801216a <makeFreeRtosPriority>
 8012216:	4602      	mov	r2, r0
 8012218:	f107 030c 	add.w	r3, r7, #12
 801221c:	9301      	str	r3, [sp, #4]
 801221e:	9200      	str	r2, [sp, #0]
 8012220:	683b      	ldr	r3, [r7, #0]
 8012222:	4632      	mov	r2, r6
 8012224:	4629      	mov	r1, r5
 8012226:	4620      	mov	r0, r4
 8012228:	f000 f932 	bl	8012490 <xTaskCreate>
 801222c:	4603      	mov	r3, r0
 801222e:	2b01      	cmp	r3, #1
 8012230:	d001      	beq.n	8012236 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8012232:	2300      	movs	r3, #0
 8012234:	e000      	b.n	8012238 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8012236:	68fb      	ldr	r3, [r7, #12]
}
 8012238:	4618      	mov	r0, r3
 801223a:	3714      	adds	r7, #20
 801223c:	46bd      	mov	sp, r7
 801223e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012240 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b084      	sub	sp, #16
 8012244:	af00      	add	r7, sp, #0
 8012246:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	2b00      	cmp	r3, #0
 8012250:	d001      	beq.n	8012256 <osDelay+0x16>
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	e000      	b.n	8012258 <osDelay+0x18>
 8012256:	2301      	movs	r3, #1
 8012258:	4618      	mov	r0, r3
 801225a:	f000 fae9 	bl	8012830 <vTaskDelay>
  
  return osOK;
 801225e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8012260:	4618      	mov	r0, r3
 8012262:	3710      	adds	r7, #16
 8012264:	46bd      	mov	sp, r7
 8012266:	bd80      	pop	{r7, pc}

08012268 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012268:	b480      	push	{r7}
 801226a:	b083      	sub	sp, #12
 801226c:	af00      	add	r7, sp, #0
 801226e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	f103 0208 	add.w	r2, r3, #8
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	f04f 32ff 	mov.w	r2, #4294967295
 8012280:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	f103 0208 	add.w	r2, r3, #8
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	f103 0208 	add.w	r2, r3, #8
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	2200      	movs	r2, #0
 801229a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801229c:	bf00      	nop
 801229e:	370c      	adds	r7, #12
 80122a0:	46bd      	mov	sp, r7
 80122a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a6:	4770      	bx	lr

080122a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80122a8:	b480      	push	{r7}
 80122aa:	b083      	sub	sp, #12
 80122ac:	af00      	add	r7, sp, #0
 80122ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	2200      	movs	r2, #0
 80122b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80122b6:	bf00      	nop
 80122b8:	370c      	adds	r7, #12
 80122ba:	46bd      	mov	sp, r7
 80122bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c0:	4770      	bx	lr

080122c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80122c2:	b480      	push	{r7}
 80122c4:	b085      	sub	sp, #20
 80122c6:	af00      	add	r7, sp, #0
 80122c8:	6078      	str	r0, [r7, #4]
 80122ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	685b      	ldr	r3, [r3, #4]
 80122d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80122d2:	683b      	ldr	r3, [r7, #0]
 80122d4:	68fa      	ldr	r2, [r7, #12]
 80122d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	689a      	ldr	r2, [r3, #8]
 80122dc:	683b      	ldr	r3, [r7, #0]
 80122de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	689b      	ldr	r3, [r3, #8]
 80122e4:	683a      	ldr	r2, [r7, #0]
 80122e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	683a      	ldr	r2, [r7, #0]
 80122ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80122ee:	683b      	ldr	r3, [r7, #0]
 80122f0:	687a      	ldr	r2, [r7, #4]
 80122f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	681b      	ldr	r3, [r3, #0]
 80122f8:	1c5a      	adds	r2, r3, #1
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	601a      	str	r2, [r3, #0]
}
 80122fe:	bf00      	nop
 8012300:	3714      	adds	r7, #20
 8012302:	46bd      	mov	sp, r7
 8012304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012308:	4770      	bx	lr

0801230a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801230a:	b480      	push	{r7}
 801230c:	b085      	sub	sp, #20
 801230e:	af00      	add	r7, sp, #0
 8012310:	6078      	str	r0, [r7, #4]
 8012312:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012314:	683b      	ldr	r3, [r7, #0]
 8012316:	681b      	ldr	r3, [r3, #0]
 8012318:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801231a:	68bb      	ldr	r3, [r7, #8]
 801231c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012320:	d103      	bne.n	801232a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	691b      	ldr	r3, [r3, #16]
 8012326:	60fb      	str	r3, [r7, #12]
 8012328:	e00c      	b.n	8012344 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	3308      	adds	r3, #8
 801232e:	60fb      	str	r3, [r7, #12]
 8012330:	e002      	b.n	8012338 <vListInsert+0x2e>
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	685b      	ldr	r3, [r3, #4]
 8012336:	60fb      	str	r3, [r7, #12]
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	685b      	ldr	r3, [r3, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	68ba      	ldr	r2, [r7, #8]
 8012340:	429a      	cmp	r2, r3
 8012342:	d2f6      	bcs.n	8012332 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	685a      	ldr	r2, [r3, #4]
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	685b      	ldr	r3, [r3, #4]
 8012350:	683a      	ldr	r2, [r7, #0]
 8012352:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012354:	683b      	ldr	r3, [r7, #0]
 8012356:	68fa      	ldr	r2, [r7, #12]
 8012358:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	683a      	ldr	r2, [r7, #0]
 801235e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012360:	683b      	ldr	r3, [r7, #0]
 8012362:	687a      	ldr	r2, [r7, #4]
 8012364:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	1c5a      	adds	r2, r3, #1
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	601a      	str	r2, [r3, #0]
}
 8012370:	bf00      	nop
 8012372:	3714      	adds	r7, #20
 8012374:	46bd      	mov	sp, r7
 8012376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237a:	4770      	bx	lr

0801237c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801237c:	b480      	push	{r7}
 801237e:	b085      	sub	sp, #20
 8012380:	af00      	add	r7, sp, #0
 8012382:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	691b      	ldr	r3, [r3, #16]
 8012388:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	685b      	ldr	r3, [r3, #4]
 801238e:	687a      	ldr	r2, [r7, #4]
 8012390:	6892      	ldr	r2, [r2, #8]
 8012392:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	689b      	ldr	r3, [r3, #8]
 8012398:	687a      	ldr	r2, [r7, #4]
 801239a:	6852      	ldr	r2, [r2, #4]
 801239c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	685b      	ldr	r3, [r3, #4]
 80123a2:	687a      	ldr	r2, [r7, #4]
 80123a4:	429a      	cmp	r2, r3
 80123a6:	d103      	bne.n	80123b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80123a8:	687b      	ldr	r3, [r7, #4]
 80123aa:	689a      	ldr	r2, [r3, #8]
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	2200      	movs	r2, #0
 80123b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	681b      	ldr	r3, [r3, #0]
 80123ba:	1e5a      	subs	r2, r3, #1
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	681b      	ldr	r3, [r3, #0]
}
 80123c4:	4618      	mov	r0, r3
 80123c6:	3714      	adds	r7, #20
 80123c8:	46bd      	mov	sp, r7
 80123ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ce:	4770      	bx	lr

080123d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80123d0:	b580      	push	{r7, lr}
 80123d2:	b08e      	sub	sp, #56	@ 0x38
 80123d4:	af04      	add	r7, sp, #16
 80123d6:	60f8      	str	r0, [r7, #12]
 80123d8:	60b9      	str	r1, [r7, #8]
 80123da:	607a      	str	r2, [r7, #4]
 80123dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80123de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d10b      	bne.n	80123fc <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80123e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123e8:	f383 8811 	msr	BASEPRI, r3
 80123ec:	f3bf 8f6f 	isb	sy
 80123f0:	f3bf 8f4f 	dsb	sy
 80123f4:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80123f6:	bf00      	nop
 80123f8:	bf00      	nop
 80123fa:	e7fd      	b.n	80123f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80123fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d10b      	bne.n	801241a <xTaskCreateStatic+0x4a>
	__asm volatile
 8012402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012406:	f383 8811 	msr	BASEPRI, r3
 801240a:	f3bf 8f6f 	isb	sy
 801240e:	f3bf 8f4f 	dsb	sy
 8012412:	61fb      	str	r3, [r7, #28]
}
 8012414:	bf00      	nop
 8012416:	bf00      	nop
 8012418:	e7fd      	b.n	8012416 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801241a:	23a0      	movs	r3, #160	@ 0xa0
 801241c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801241e:	693b      	ldr	r3, [r7, #16]
 8012420:	2ba0      	cmp	r3, #160	@ 0xa0
 8012422:	d00b      	beq.n	801243c <xTaskCreateStatic+0x6c>
	__asm volatile
 8012424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012428:	f383 8811 	msr	BASEPRI, r3
 801242c:	f3bf 8f6f 	isb	sy
 8012430:	f3bf 8f4f 	dsb	sy
 8012434:	61bb      	str	r3, [r7, #24]
}
 8012436:	bf00      	nop
 8012438:	bf00      	nop
 801243a:	e7fd      	b.n	8012438 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801243c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801243e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012440:	2b00      	cmp	r3, #0
 8012442:	d01e      	beq.n	8012482 <xTaskCreateStatic+0xb2>
 8012444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012446:	2b00      	cmp	r3, #0
 8012448:	d01b      	beq.n	8012482 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801244a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801244c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801244e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012450:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012452:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012456:	2202      	movs	r2, #2
 8012458:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801245c:	2300      	movs	r3, #0
 801245e:	9303      	str	r3, [sp, #12]
 8012460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012462:	9302      	str	r3, [sp, #8]
 8012464:	f107 0314 	add.w	r3, r7, #20
 8012468:	9301      	str	r3, [sp, #4]
 801246a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801246c:	9300      	str	r3, [sp, #0]
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	687a      	ldr	r2, [r7, #4]
 8012472:	68b9      	ldr	r1, [r7, #8]
 8012474:	68f8      	ldr	r0, [r7, #12]
 8012476:	f000 f851 	bl	801251c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801247a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801247c:	f000 f8ee 	bl	801265c <prvAddNewTaskToReadyList>
 8012480:	e001      	b.n	8012486 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8012482:	2300      	movs	r3, #0
 8012484:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8012486:	697b      	ldr	r3, [r7, #20]
	}
 8012488:	4618      	mov	r0, r3
 801248a:	3728      	adds	r7, #40	@ 0x28
 801248c:	46bd      	mov	sp, r7
 801248e:	bd80      	pop	{r7, pc}

08012490 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012490:	b580      	push	{r7, lr}
 8012492:	b08c      	sub	sp, #48	@ 0x30
 8012494:	af04      	add	r7, sp, #16
 8012496:	60f8      	str	r0, [r7, #12]
 8012498:	60b9      	str	r1, [r7, #8]
 801249a:	603b      	str	r3, [r7, #0]
 801249c:	4613      	mov	r3, r2
 801249e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80124a0:	88fb      	ldrh	r3, [r7, #6]
 80124a2:	009b      	lsls	r3, r3, #2
 80124a4:	4618      	mov	r0, r3
 80124a6:	f000 ff8f 	bl	80133c8 <pvPortMalloc>
 80124aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80124ac:	697b      	ldr	r3, [r7, #20]
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d00e      	beq.n	80124d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80124b2:	20a0      	movs	r0, #160	@ 0xa0
 80124b4:	f000 ff88 	bl	80133c8 <pvPortMalloc>
 80124b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80124ba:	69fb      	ldr	r3, [r7, #28]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d003      	beq.n	80124c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80124c0:	69fb      	ldr	r3, [r7, #28]
 80124c2:	697a      	ldr	r2, [r7, #20]
 80124c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80124c6:	e005      	b.n	80124d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80124c8:	6978      	ldr	r0, [r7, #20]
 80124ca:	f001 f84b 	bl	8013564 <vPortFree>
 80124ce:	e001      	b.n	80124d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80124d0:	2300      	movs	r3, #0
 80124d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80124d4:	69fb      	ldr	r3, [r7, #28]
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d017      	beq.n	801250a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80124da:	69fb      	ldr	r3, [r7, #28]
 80124dc:	2200      	movs	r2, #0
 80124de:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80124e2:	88fa      	ldrh	r2, [r7, #6]
 80124e4:	2300      	movs	r3, #0
 80124e6:	9303      	str	r3, [sp, #12]
 80124e8:	69fb      	ldr	r3, [r7, #28]
 80124ea:	9302      	str	r3, [sp, #8]
 80124ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124ee:	9301      	str	r3, [sp, #4]
 80124f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124f2:	9300      	str	r3, [sp, #0]
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	68b9      	ldr	r1, [r7, #8]
 80124f8:	68f8      	ldr	r0, [r7, #12]
 80124fa:	f000 f80f 	bl	801251c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80124fe:	69f8      	ldr	r0, [r7, #28]
 8012500:	f000 f8ac 	bl	801265c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012504:	2301      	movs	r3, #1
 8012506:	61bb      	str	r3, [r7, #24]
 8012508:	e002      	b.n	8012510 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801250a:	f04f 33ff 	mov.w	r3, #4294967295
 801250e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012510:	69bb      	ldr	r3, [r7, #24]
	}
 8012512:	4618      	mov	r0, r3
 8012514:	3720      	adds	r7, #32
 8012516:	46bd      	mov	sp, r7
 8012518:	bd80      	pop	{r7, pc}
	...

0801251c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801251c:	b580      	push	{r7, lr}
 801251e:	b088      	sub	sp, #32
 8012520:	af00      	add	r7, sp, #0
 8012522:	60f8      	str	r0, [r7, #12]
 8012524:	60b9      	str	r1, [r7, #8]
 8012526:	607a      	str	r2, [r7, #4]
 8012528:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801252a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801252c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8012534:	3b01      	subs	r3, #1
 8012536:	009b      	lsls	r3, r3, #2
 8012538:	4413      	add	r3, r2
 801253a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801253c:	69bb      	ldr	r3, [r7, #24]
 801253e:	f023 0307 	bic.w	r3, r3, #7
 8012542:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012544:	69bb      	ldr	r3, [r7, #24]
 8012546:	f003 0307 	and.w	r3, r3, #7
 801254a:	2b00      	cmp	r3, #0
 801254c:	d00b      	beq.n	8012566 <prvInitialiseNewTask+0x4a>
	__asm volatile
 801254e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012552:	f383 8811 	msr	BASEPRI, r3
 8012556:	f3bf 8f6f 	isb	sy
 801255a:	f3bf 8f4f 	dsb	sy
 801255e:	617b      	str	r3, [r7, #20]
}
 8012560:	bf00      	nop
 8012562:	bf00      	nop
 8012564:	e7fd      	b.n	8012562 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012566:	68bb      	ldr	r3, [r7, #8]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d01f      	beq.n	80125ac <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801256c:	2300      	movs	r3, #0
 801256e:	61fb      	str	r3, [r7, #28]
 8012570:	e012      	b.n	8012598 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012572:	68ba      	ldr	r2, [r7, #8]
 8012574:	69fb      	ldr	r3, [r7, #28]
 8012576:	4413      	add	r3, r2
 8012578:	7819      	ldrb	r1, [r3, #0]
 801257a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801257c:	69fb      	ldr	r3, [r7, #28]
 801257e:	4413      	add	r3, r2
 8012580:	3334      	adds	r3, #52	@ 0x34
 8012582:	460a      	mov	r2, r1
 8012584:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012586:	68ba      	ldr	r2, [r7, #8]
 8012588:	69fb      	ldr	r3, [r7, #28]
 801258a:	4413      	add	r3, r2
 801258c:	781b      	ldrb	r3, [r3, #0]
 801258e:	2b00      	cmp	r3, #0
 8012590:	d006      	beq.n	80125a0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012592:	69fb      	ldr	r3, [r7, #28]
 8012594:	3301      	adds	r3, #1
 8012596:	61fb      	str	r3, [r7, #28]
 8012598:	69fb      	ldr	r3, [r7, #28]
 801259a:	2b0f      	cmp	r3, #15
 801259c:	d9e9      	bls.n	8012572 <prvInitialiseNewTask+0x56>
 801259e:	e000      	b.n	80125a2 <prvInitialiseNewTask+0x86>
			{
				break;
 80125a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80125a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125a4:	2200      	movs	r2, #0
 80125a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80125aa:	e003      	b.n	80125b4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80125ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125ae:	2200      	movs	r2, #0
 80125b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80125b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125b6:	2b06      	cmp	r3, #6
 80125b8:	d901      	bls.n	80125be <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80125ba:	2306      	movs	r3, #6
 80125bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80125be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80125c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80125c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80125c8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80125ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125cc:	2200      	movs	r2, #0
 80125ce:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80125d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125d2:	3304      	adds	r3, #4
 80125d4:	4618      	mov	r0, r3
 80125d6:	f7ff fe67 	bl	80122a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80125da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125dc:	3318      	adds	r3, #24
 80125de:	4618      	mov	r0, r3
 80125e0:	f7ff fe62 	bl	80122a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80125e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80125e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80125ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125ec:	f1c3 0207 	rsb	r2, r3, #7
 80125f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80125f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80125f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80125fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125fc:	2200      	movs	r2, #0
 80125fe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012604:	2200      	movs	r2, #0
 8012606:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801260a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801260c:	334c      	adds	r3, #76	@ 0x4c
 801260e:	224c      	movs	r2, #76	@ 0x4c
 8012610:	2100      	movs	r1, #0
 8012612:	4618      	mov	r0, r3
 8012614:	f002 fea9 	bl	801536a <memset>
 8012618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801261a:	4a0d      	ldr	r2, [pc, #52]	@ (8012650 <prvInitialiseNewTask+0x134>)
 801261c:	651a      	str	r2, [r3, #80]	@ 0x50
 801261e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012620:	4a0c      	ldr	r2, [pc, #48]	@ (8012654 <prvInitialiseNewTask+0x138>)
 8012622:	655a      	str	r2, [r3, #84]	@ 0x54
 8012624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012626:	4a0c      	ldr	r2, [pc, #48]	@ (8012658 <prvInitialiseNewTask+0x13c>)
 8012628:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801262a:	683a      	ldr	r2, [r7, #0]
 801262c:	68f9      	ldr	r1, [r7, #12]
 801262e:	69b8      	ldr	r0, [r7, #24]
 8012630:	f000 fcba 	bl	8012fa8 <pxPortInitialiseStack>
 8012634:	4602      	mov	r2, r0
 8012636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012638:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801263a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801263c:	2b00      	cmp	r3, #0
 801263e:	d002      	beq.n	8012646 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012646:	bf00      	nop
 8012648:	3720      	adds	r7, #32
 801264a:	46bd      	mov	sp, r7
 801264c:	bd80      	pop	{r7, pc}
 801264e:	bf00      	nop
 8012650:	20006a58 	.word	0x20006a58
 8012654:	20006ac0 	.word	0x20006ac0
 8012658:	20006b28 	.word	0x20006b28

0801265c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801265c:	b580      	push	{r7, lr}
 801265e:	b082      	sub	sp, #8
 8012660:	af00      	add	r7, sp, #0
 8012662:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012664:	f000 fdd0 	bl	8013208 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012668:	4b2a      	ldr	r3, [pc, #168]	@ (8012714 <prvAddNewTaskToReadyList+0xb8>)
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	3301      	adds	r3, #1
 801266e:	4a29      	ldr	r2, [pc, #164]	@ (8012714 <prvAddNewTaskToReadyList+0xb8>)
 8012670:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012672:	4b29      	ldr	r3, [pc, #164]	@ (8012718 <prvAddNewTaskToReadyList+0xbc>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d109      	bne.n	801268e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801267a:	4a27      	ldr	r2, [pc, #156]	@ (8012718 <prvAddNewTaskToReadyList+0xbc>)
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012680:	4b24      	ldr	r3, [pc, #144]	@ (8012714 <prvAddNewTaskToReadyList+0xb8>)
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	2b01      	cmp	r3, #1
 8012686:	d110      	bne.n	80126aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012688:	f000 fb64 	bl	8012d54 <prvInitialiseTaskLists>
 801268c:	e00d      	b.n	80126aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801268e:	4b23      	ldr	r3, [pc, #140]	@ (801271c <prvAddNewTaskToReadyList+0xc0>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d109      	bne.n	80126aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012696:	4b20      	ldr	r3, [pc, #128]	@ (8012718 <prvAddNewTaskToReadyList+0xbc>)
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126a0:	429a      	cmp	r2, r3
 80126a2:	d802      	bhi.n	80126aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80126a4:	4a1c      	ldr	r2, [pc, #112]	@ (8012718 <prvAddNewTaskToReadyList+0xbc>)
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80126aa:	4b1d      	ldr	r3, [pc, #116]	@ (8012720 <prvAddNewTaskToReadyList+0xc4>)
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	3301      	adds	r3, #1
 80126b0:	4a1b      	ldr	r2, [pc, #108]	@ (8012720 <prvAddNewTaskToReadyList+0xc4>)
 80126b2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126b8:	2201      	movs	r2, #1
 80126ba:	409a      	lsls	r2, r3
 80126bc:	4b19      	ldr	r3, [pc, #100]	@ (8012724 <prvAddNewTaskToReadyList+0xc8>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	4313      	orrs	r3, r2
 80126c2:	4a18      	ldr	r2, [pc, #96]	@ (8012724 <prvAddNewTaskToReadyList+0xc8>)
 80126c4:	6013      	str	r3, [r2, #0]
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80126ca:	4613      	mov	r3, r2
 80126cc:	009b      	lsls	r3, r3, #2
 80126ce:	4413      	add	r3, r2
 80126d0:	009b      	lsls	r3, r3, #2
 80126d2:	4a15      	ldr	r2, [pc, #84]	@ (8012728 <prvAddNewTaskToReadyList+0xcc>)
 80126d4:	441a      	add	r2, r3
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	3304      	adds	r3, #4
 80126da:	4619      	mov	r1, r3
 80126dc:	4610      	mov	r0, r2
 80126de:	f7ff fdf0 	bl	80122c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80126e2:	f000 fdc3 	bl	801326c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80126e6:	4b0d      	ldr	r3, [pc, #52]	@ (801271c <prvAddNewTaskToReadyList+0xc0>)
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	2b00      	cmp	r3, #0
 80126ec:	d00e      	beq.n	801270c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80126ee:	4b0a      	ldr	r3, [pc, #40]	@ (8012718 <prvAddNewTaskToReadyList+0xbc>)
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126f8:	429a      	cmp	r2, r3
 80126fa:	d207      	bcs.n	801270c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80126fc:	4b0b      	ldr	r3, [pc, #44]	@ (801272c <prvAddNewTaskToReadyList+0xd0>)
 80126fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012702:	601a      	str	r2, [r3, #0]
 8012704:	f3bf 8f4f 	dsb	sy
 8012708:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801270c:	bf00      	nop
 801270e:	3708      	adds	r7, #8
 8012710:	46bd      	mov	sp, r7
 8012712:	bd80      	pop	{r7, pc}
 8012714:	20000fd0 	.word	0x20000fd0
 8012718:	20000ed0 	.word	0x20000ed0
 801271c:	20000fdc 	.word	0x20000fdc
 8012720:	20000fec 	.word	0x20000fec
 8012724:	20000fd8 	.word	0x20000fd8
 8012728:	20000ed4 	.word	0x20000ed4
 801272c:	e000ed04 	.word	0xe000ed04

08012730 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8012730:	b580      	push	{r7, lr}
 8012732:	b08a      	sub	sp, #40	@ 0x28
 8012734:	af00      	add	r7, sp, #0
 8012736:	6078      	str	r0, [r7, #4]
 8012738:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801273a:	2300      	movs	r3, #0
 801273c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801273e:	687b      	ldr	r3, [r7, #4]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d10b      	bne.n	801275c <vTaskDelayUntil+0x2c>
	__asm volatile
 8012744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012748:	f383 8811 	msr	BASEPRI, r3
 801274c:	f3bf 8f6f 	isb	sy
 8012750:	f3bf 8f4f 	dsb	sy
 8012754:	617b      	str	r3, [r7, #20]
}
 8012756:	bf00      	nop
 8012758:	bf00      	nop
 801275a:	e7fd      	b.n	8012758 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 801275c:	683b      	ldr	r3, [r7, #0]
 801275e:	2b00      	cmp	r3, #0
 8012760:	d10b      	bne.n	801277a <vTaskDelayUntil+0x4a>
	__asm volatile
 8012762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012766:	f383 8811 	msr	BASEPRI, r3
 801276a:	f3bf 8f6f 	isb	sy
 801276e:	f3bf 8f4f 	dsb	sy
 8012772:	613b      	str	r3, [r7, #16]
}
 8012774:	bf00      	nop
 8012776:	bf00      	nop
 8012778:	e7fd      	b.n	8012776 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 801277a:	4b2a      	ldr	r3, [pc, #168]	@ (8012824 <vTaskDelayUntil+0xf4>)
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d00b      	beq.n	801279a <vTaskDelayUntil+0x6a>
	__asm volatile
 8012782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012786:	f383 8811 	msr	BASEPRI, r3
 801278a:	f3bf 8f6f 	isb	sy
 801278e:	f3bf 8f4f 	dsb	sy
 8012792:	60fb      	str	r3, [r7, #12]
}
 8012794:	bf00      	nop
 8012796:	bf00      	nop
 8012798:	e7fd      	b.n	8012796 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 801279a:	f000 f8e9 	bl	8012970 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801279e:	4b22      	ldr	r3, [pc, #136]	@ (8012828 <vTaskDelayUntil+0xf8>)
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	683a      	ldr	r2, [r7, #0]
 80127aa:	4413      	add	r3, r2
 80127ac:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	6a3a      	ldr	r2, [r7, #32]
 80127b4:	429a      	cmp	r2, r3
 80127b6:	d20b      	bcs.n	80127d0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	681b      	ldr	r3, [r3, #0]
 80127bc:	69fa      	ldr	r2, [r7, #28]
 80127be:	429a      	cmp	r2, r3
 80127c0:	d211      	bcs.n	80127e6 <vTaskDelayUntil+0xb6>
 80127c2:	69fa      	ldr	r2, [r7, #28]
 80127c4:	6a3b      	ldr	r3, [r7, #32]
 80127c6:	429a      	cmp	r2, r3
 80127c8:	d90d      	bls.n	80127e6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80127ca:	2301      	movs	r3, #1
 80127cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80127ce:	e00a      	b.n	80127e6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	69fa      	ldr	r2, [r7, #28]
 80127d6:	429a      	cmp	r2, r3
 80127d8:	d303      	bcc.n	80127e2 <vTaskDelayUntil+0xb2>
 80127da:	69fa      	ldr	r2, [r7, #28]
 80127dc:	6a3b      	ldr	r3, [r7, #32]
 80127de:	429a      	cmp	r2, r3
 80127e0:	d901      	bls.n	80127e6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80127e2:	2301      	movs	r3, #1
 80127e4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	69fa      	ldr	r2, [r7, #28]
 80127ea:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80127ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d006      	beq.n	8012800 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80127f2:	69fa      	ldr	r2, [r7, #28]
 80127f4:	6a3b      	ldr	r3, [r7, #32]
 80127f6:	1ad3      	subs	r3, r2, r3
 80127f8:	2100      	movs	r1, #0
 80127fa:	4618      	mov	r0, r3
 80127fc:	f000 fb6e 	bl	8012edc <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8012800:	f000 f8c4 	bl	801298c <xTaskResumeAll>
 8012804:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012806:	69bb      	ldr	r3, [r7, #24]
 8012808:	2b00      	cmp	r3, #0
 801280a:	d107      	bne.n	801281c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 801280c:	4b07      	ldr	r3, [pc, #28]	@ (801282c <vTaskDelayUntil+0xfc>)
 801280e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012812:	601a      	str	r2, [r3, #0]
 8012814:	f3bf 8f4f 	dsb	sy
 8012818:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801281c:	bf00      	nop
 801281e:	3728      	adds	r7, #40	@ 0x28
 8012820:	46bd      	mov	sp, r7
 8012822:	bd80      	pop	{r7, pc}
 8012824:	20000ff8 	.word	0x20000ff8
 8012828:	20000fd4 	.word	0x20000fd4
 801282c:	e000ed04 	.word	0xe000ed04

08012830 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012830:	b580      	push	{r7, lr}
 8012832:	b084      	sub	sp, #16
 8012834:	af00      	add	r7, sp, #0
 8012836:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012838:	2300      	movs	r3, #0
 801283a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d018      	beq.n	8012874 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012842:	4b14      	ldr	r3, [pc, #80]	@ (8012894 <vTaskDelay+0x64>)
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d00b      	beq.n	8012862 <vTaskDelay+0x32>
	__asm volatile
 801284a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801284e:	f383 8811 	msr	BASEPRI, r3
 8012852:	f3bf 8f6f 	isb	sy
 8012856:	f3bf 8f4f 	dsb	sy
 801285a:	60bb      	str	r3, [r7, #8]
}
 801285c:	bf00      	nop
 801285e:	bf00      	nop
 8012860:	e7fd      	b.n	801285e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012862:	f000 f885 	bl	8012970 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012866:	2100      	movs	r1, #0
 8012868:	6878      	ldr	r0, [r7, #4]
 801286a:	f000 fb37 	bl	8012edc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801286e:	f000 f88d 	bl	801298c <xTaskResumeAll>
 8012872:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d107      	bne.n	801288a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801287a:	4b07      	ldr	r3, [pc, #28]	@ (8012898 <vTaskDelay+0x68>)
 801287c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012880:	601a      	str	r2, [r3, #0]
 8012882:	f3bf 8f4f 	dsb	sy
 8012886:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801288a:	bf00      	nop
 801288c:	3710      	adds	r7, #16
 801288e:	46bd      	mov	sp, r7
 8012890:	bd80      	pop	{r7, pc}
 8012892:	bf00      	nop
 8012894:	20000ff8 	.word	0x20000ff8
 8012898:	e000ed04 	.word	0xe000ed04

0801289c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b08a      	sub	sp, #40	@ 0x28
 80128a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80128a2:	2300      	movs	r3, #0
 80128a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80128a6:	2300      	movs	r3, #0
 80128a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80128aa:	463a      	mov	r2, r7
 80128ac:	1d39      	adds	r1, r7, #4
 80128ae:	f107 0308 	add.w	r3, r7, #8
 80128b2:	4618      	mov	r0, r3
 80128b4:	f7ee ff4e 	bl	8001754 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80128b8:	6839      	ldr	r1, [r7, #0]
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	68ba      	ldr	r2, [r7, #8]
 80128be:	9202      	str	r2, [sp, #8]
 80128c0:	9301      	str	r3, [sp, #4]
 80128c2:	2300      	movs	r3, #0
 80128c4:	9300      	str	r3, [sp, #0]
 80128c6:	2300      	movs	r3, #0
 80128c8:	460a      	mov	r2, r1
 80128ca:	4921      	ldr	r1, [pc, #132]	@ (8012950 <vTaskStartScheduler+0xb4>)
 80128cc:	4821      	ldr	r0, [pc, #132]	@ (8012954 <vTaskStartScheduler+0xb8>)
 80128ce:	f7ff fd7f 	bl	80123d0 <xTaskCreateStatic>
 80128d2:	4603      	mov	r3, r0
 80128d4:	4a20      	ldr	r2, [pc, #128]	@ (8012958 <vTaskStartScheduler+0xbc>)
 80128d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80128d8:	4b1f      	ldr	r3, [pc, #124]	@ (8012958 <vTaskStartScheduler+0xbc>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	2b00      	cmp	r3, #0
 80128de:	d002      	beq.n	80128e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80128e0:	2301      	movs	r3, #1
 80128e2:	617b      	str	r3, [r7, #20]
 80128e4:	e001      	b.n	80128ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80128e6:	2300      	movs	r3, #0
 80128e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80128ea:	697b      	ldr	r3, [r7, #20]
 80128ec:	2b01      	cmp	r3, #1
 80128ee:	d11b      	bne.n	8012928 <vTaskStartScheduler+0x8c>
	__asm volatile
 80128f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128f4:	f383 8811 	msr	BASEPRI, r3
 80128f8:	f3bf 8f6f 	isb	sy
 80128fc:	f3bf 8f4f 	dsb	sy
 8012900:	613b      	str	r3, [r7, #16]
}
 8012902:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012904:	4b15      	ldr	r3, [pc, #84]	@ (801295c <vTaskStartScheduler+0xc0>)
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	334c      	adds	r3, #76	@ 0x4c
 801290a:	4a15      	ldr	r2, [pc, #84]	@ (8012960 <vTaskStartScheduler+0xc4>)
 801290c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801290e:	4b15      	ldr	r3, [pc, #84]	@ (8012964 <vTaskStartScheduler+0xc8>)
 8012910:	f04f 32ff 	mov.w	r2, #4294967295
 8012914:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012916:	4b14      	ldr	r3, [pc, #80]	@ (8012968 <vTaskStartScheduler+0xcc>)
 8012918:	2201      	movs	r2, #1
 801291a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801291c:	4b13      	ldr	r3, [pc, #76]	@ (801296c <vTaskStartScheduler+0xd0>)
 801291e:	2200      	movs	r2, #0
 8012920:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012922:	f000 fbcd 	bl	80130c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012926:	e00f      	b.n	8012948 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801292e:	d10b      	bne.n	8012948 <vTaskStartScheduler+0xac>
	__asm volatile
 8012930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012934:	f383 8811 	msr	BASEPRI, r3
 8012938:	f3bf 8f6f 	isb	sy
 801293c:	f3bf 8f4f 	dsb	sy
 8012940:	60fb      	str	r3, [r7, #12]
}
 8012942:	bf00      	nop
 8012944:	bf00      	nop
 8012946:	e7fd      	b.n	8012944 <vTaskStartScheduler+0xa8>
}
 8012948:	bf00      	nop
 801294a:	3718      	adds	r7, #24
 801294c:	46bd      	mov	sp, r7
 801294e:	bd80      	pop	{r7, pc}
 8012950:	08018eac 	.word	0x08018eac
 8012954:	08012d25 	.word	0x08012d25
 8012958:	20000ff4 	.word	0x20000ff4
 801295c:	20000ed0 	.word	0x20000ed0
 8012960:	20000150 	.word	0x20000150
 8012964:	20000ff0 	.word	0x20000ff0
 8012968:	20000fdc 	.word	0x20000fdc
 801296c:	20000fd4 	.word	0x20000fd4

08012970 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012970:	b480      	push	{r7}
 8012972:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012974:	4b04      	ldr	r3, [pc, #16]	@ (8012988 <vTaskSuspendAll+0x18>)
 8012976:	681b      	ldr	r3, [r3, #0]
 8012978:	3301      	adds	r3, #1
 801297a:	4a03      	ldr	r2, [pc, #12]	@ (8012988 <vTaskSuspendAll+0x18>)
 801297c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801297e:	bf00      	nop
 8012980:	46bd      	mov	sp, r7
 8012982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012986:	4770      	bx	lr
 8012988:	20000ff8 	.word	0x20000ff8

0801298c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b084      	sub	sp, #16
 8012990:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012992:	2300      	movs	r3, #0
 8012994:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012996:	2300      	movs	r3, #0
 8012998:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801299a:	4b42      	ldr	r3, [pc, #264]	@ (8012aa4 <xTaskResumeAll+0x118>)
 801299c:	681b      	ldr	r3, [r3, #0]
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d10b      	bne.n	80129ba <xTaskResumeAll+0x2e>
	__asm volatile
 80129a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80129a6:	f383 8811 	msr	BASEPRI, r3
 80129aa:	f3bf 8f6f 	isb	sy
 80129ae:	f3bf 8f4f 	dsb	sy
 80129b2:	603b      	str	r3, [r7, #0]
}
 80129b4:	bf00      	nop
 80129b6:	bf00      	nop
 80129b8:	e7fd      	b.n	80129b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80129ba:	f000 fc25 	bl	8013208 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80129be:	4b39      	ldr	r3, [pc, #228]	@ (8012aa4 <xTaskResumeAll+0x118>)
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	3b01      	subs	r3, #1
 80129c4:	4a37      	ldr	r2, [pc, #220]	@ (8012aa4 <xTaskResumeAll+0x118>)
 80129c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80129c8:	4b36      	ldr	r3, [pc, #216]	@ (8012aa4 <xTaskResumeAll+0x118>)
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d161      	bne.n	8012a94 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80129d0:	4b35      	ldr	r3, [pc, #212]	@ (8012aa8 <xTaskResumeAll+0x11c>)
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	d05d      	beq.n	8012a94 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80129d8:	e02e      	b.n	8012a38 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80129da:	4b34      	ldr	r3, [pc, #208]	@ (8012aac <xTaskResumeAll+0x120>)
 80129dc:	68db      	ldr	r3, [r3, #12]
 80129de:	68db      	ldr	r3, [r3, #12]
 80129e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80129e2:	68fb      	ldr	r3, [r7, #12]
 80129e4:	3318      	adds	r3, #24
 80129e6:	4618      	mov	r0, r3
 80129e8:	f7ff fcc8 	bl	801237c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	3304      	adds	r3, #4
 80129f0:	4618      	mov	r0, r3
 80129f2:	f7ff fcc3 	bl	801237c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129fa:	2201      	movs	r2, #1
 80129fc:	409a      	lsls	r2, r3
 80129fe:	4b2c      	ldr	r3, [pc, #176]	@ (8012ab0 <xTaskResumeAll+0x124>)
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	4313      	orrs	r3, r2
 8012a04:	4a2a      	ldr	r2, [pc, #168]	@ (8012ab0 <xTaskResumeAll+0x124>)
 8012a06:	6013      	str	r3, [r2, #0]
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a0c:	4613      	mov	r3, r2
 8012a0e:	009b      	lsls	r3, r3, #2
 8012a10:	4413      	add	r3, r2
 8012a12:	009b      	lsls	r3, r3, #2
 8012a14:	4a27      	ldr	r2, [pc, #156]	@ (8012ab4 <xTaskResumeAll+0x128>)
 8012a16:	441a      	add	r2, r3
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	3304      	adds	r3, #4
 8012a1c:	4619      	mov	r1, r3
 8012a1e:	4610      	mov	r0, r2
 8012a20:	f7ff fc4f 	bl	80122c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012a24:	68fb      	ldr	r3, [r7, #12]
 8012a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012a28:	4b23      	ldr	r3, [pc, #140]	@ (8012ab8 <xTaskResumeAll+0x12c>)
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a2e:	429a      	cmp	r2, r3
 8012a30:	d302      	bcc.n	8012a38 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012a32:	4b22      	ldr	r3, [pc, #136]	@ (8012abc <xTaskResumeAll+0x130>)
 8012a34:	2201      	movs	r2, #1
 8012a36:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012a38:	4b1c      	ldr	r3, [pc, #112]	@ (8012aac <xTaskResumeAll+0x120>)
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	2b00      	cmp	r3, #0
 8012a3e:	d1cc      	bne.n	80129da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d001      	beq.n	8012a4a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012a46:	f000 fa29 	bl	8012e9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8012ac0 <xTaskResumeAll+0x134>)
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d010      	beq.n	8012a78 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012a56:	f000 f847 	bl	8012ae8 <xTaskIncrementTick>
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d002      	beq.n	8012a66 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012a60:	4b16      	ldr	r3, [pc, #88]	@ (8012abc <xTaskResumeAll+0x130>)
 8012a62:	2201      	movs	r2, #1
 8012a64:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012a66:	687b      	ldr	r3, [r7, #4]
 8012a68:	3b01      	subs	r3, #1
 8012a6a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d1f1      	bne.n	8012a56 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012a72:	4b13      	ldr	r3, [pc, #76]	@ (8012ac0 <xTaskResumeAll+0x134>)
 8012a74:	2200      	movs	r2, #0
 8012a76:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012a78:	4b10      	ldr	r3, [pc, #64]	@ (8012abc <xTaskResumeAll+0x130>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d009      	beq.n	8012a94 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012a80:	2301      	movs	r3, #1
 8012a82:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012a84:	4b0f      	ldr	r3, [pc, #60]	@ (8012ac4 <xTaskResumeAll+0x138>)
 8012a86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012a8a:	601a      	str	r2, [r3, #0]
 8012a8c:	f3bf 8f4f 	dsb	sy
 8012a90:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012a94:	f000 fbea 	bl	801326c <vPortExitCritical>

	return xAlreadyYielded;
 8012a98:	68bb      	ldr	r3, [r7, #8]
}
 8012a9a:	4618      	mov	r0, r3
 8012a9c:	3710      	adds	r7, #16
 8012a9e:	46bd      	mov	sp, r7
 8012aa0:	bd80      	pop	{r7, pc}
 8012aa2:	bf00      	nop
 8012aa4:	20000ff8 	.word	0x20000ff8
 8012aa8:	20000fd0 	.word	0x20000fd0
 8012aac:	20000f90 	.word	0x20000f90
 8012ab0:	20000fd8 	.word	0x20000fd8
 8012ab4:	20000ed4 	.word	0x20000ed4
 8012ab8:	20000ed0 	.word	0x20000ed0
 8012abc:	20000fe4 	.word	0x20000fe4
 8012ac0:	20000fe0 	.word	0x20000fe0
 8012ac4:	e000ed04 	.word	0xe000ed04

08012ac8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012ac8:	b480      	push	{r7}
 8012aca:	b083      	sub	sp, #12
 8012acc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012ace:	4b05      	ldr	r3, [pc, #20]	@ (8012ae4 <xTaskGetTickCount+0x1c>)
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012ad4:	687b      	ldr	r3, [r7, #4]
}
 8012ad6:	4618      	mov	r0, r3
 8012ad8:	370c      	adds	r7, #12
 8012ada:	46bd      	mov	sp, r7
 8012adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae0:	4770      	bx	lr
 8012ae2:	bf00      	nop
 8012ae4:	20000fd4 	.word	0x20000fd4

08012ae8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b086      	sub	sp, #24
 8012aec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012aee:	2300      	movs	r3, #0
 8012af0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012af2:	4b4f      	ldr	r3, [pc, #316]	@ (8012c30 <xTaskIncrementTick+0x148>)
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	f040 808f 	bne.w	8012c1a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012afc:	4b4d      	ldr	r3, [pc, #308]	@ (8012c34 <xTaskIncrementTick+0x14c>)
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	3301      	adds	r3, #1
 8012b02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012b04:	4a4b      	ldr	r2, [pc, #300]	@ (8012c34 <xTaskIncrementTick+0x14c>)
 8012b06:	693b      	ldr	r3, [r7, #16]
 8012b08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d121      	bne.n	8012b54 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8012b10:	4b49      	ldr	r3, [pc, #292]	@ (8012c38 <xTaskIncrementTick+0x150>)
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	2b00      	cmp	r3, #0
 8012b18:	d00b      	beq.n	8012b32 <xTaskIncrementTick+0x4a>
	__asm volatile
 8012b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b1e:	f383 8811 	msr	BASEPRI, r3
 8012b22:	f3bf 8f6f 	isb	sy
 8012b26:	f3bf 8f4f 	dsb	sy
 8012b2a:	603b      	str	r3, [r7, #0]
}
 8012b2c:	bf00      	nop
 8012b2e:	bf00      	nop
 8012b30:	e7fd      	b.n	8012b2e <xTaskIncrementTick+0x46>
 8012b32:	4b41      	ldr	r3, [pc, #260]	@ (8012c38 <xTaskIncrementTick+0x150>)
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	60fb      	str	r3, [r7, #12]
 8012b38:	4b40      	ldr	r3, [pc, #256]	@ (8012c3c <xTaskIncrementTick+0x154>)
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8012c38 <xTaskIncrementTick+0x150>)
 8012b3e:	6013      	str	r3, [r2, #0]
 8012b40:	4a3e      	ldr	r2, [pc, #248]	@ (8012c3c <xTaskIncrementTick+0x154>)
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	6013      	str	r3, [r2, #0]
 8012b46:	4b3e      	ldr	r3, [pc, #248]	@ (8012c40 <xTaskIncrementTick+0x158>)
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	3301      	adds	r3, #1
 8012b4c:	4a3c      	ldr	r2, [pc, #240]	@ (8012c40 <xTaskIncrementTick+0x158>)
 8012b4e:	6013      	str	r3, [r2, #0]
 8012b50:	f000 f9a4 	bl	8012e9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012b54:	4b3b      	ldr	r3, [pc, #236]	@ (8012c44 <xTaskIncrementTick+0x15c>)
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	693a      	ldr	r2, [r7, #16]
 8012b5a:	429a      	cmp	r2, r3
 8012b5c:	d348      	bcc.n	8012bf0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012b5e:	4b36      	ldr	r3, [pc, #216]	@ (8012c38 <xTaskIncrementTick+0x150>)
 8012b60:	681b      	ldr	r3, [r3, #0]
 8012b62:	681b      	ldr	r3, [r3, #0]
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d104      	bne.n	8012b72 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012b68:	4b36      	ldr	r3, [pc, #216]	@ (8012c44 <xTaskIncrementTick+0x15c>)
 8012b6a:	f04f 32ff 	mov.w	r2, #4294967295
 8012b6e:	601a      	str	r2, [r3, #0]
					break;
 8012b70:	e03e      	b.n	8012bf0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012b72:	4b31      	ldr	r3, [pc, #196]	@ (8012c38 <xTaskIncrementTick+0x150>)
 8012b74:	681b      	ldr	r3, [r3, #0]
 8012b76:	68db      	ldr	r3, [r3, #12]
 8012b78:	68db      	ldr	r3, [r3, #12]
 8012b7a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012b7c:	68bb      	ldr	r3, [r7, #8]
 8012b7e:	685b      	ldr	r3, [r3, #4]
 8012b80:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012b82:	693a      	ldr	r2, [r7, #16]
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	429a      	cmp	r2, r3
 8012b88:	d203      	bcs.n	8012b92 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012b8a:	4a2e      	ldr	r2, [pc, #184]	@ (8012c44 <xTaskIncrementTick+0x15c>)
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012b90:	e02e      	b.n	8012bf0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012b92:	68bb      	ldr	r3, [r7, #8]
 8012b94:	3304      	adds	r3, #4
 8012b96:	4618      	mov	r0, r3
 8012b98:	f7ff fbf0 	bl	801237c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012b9c:	68bb      	ldr	r3, [r7, #8]
 8012b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d004      	beq.n	8012bae <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012ba4:	68bb      	ldr	r3, [r7, #8]
 8012ba6:	3318      	adds	r3, #24
 8012ba8:	4618      	mov	r0, r3
 8012baa:	f7ff fbe7 	bl	801237c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012bae:	68bb      	ldr	r3, [r7, #8]
 8012bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012bb2:	2201      	movs	r2, #1
 8012bb4:	409a      	lsls	r2, r3
 8012bb6:	4b24      	ldr	r3, [pc, #144]	@ (8012c48 <xTaskIncrementTick+0x160>)
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	4313      	orrs	r3, r2
 8012bbc:	4a22      	ldr	r2, [pc, #136]	@ (8012c48 <xTaskIncrementTick+0x160>)
 8012bbe:	6013      	str	r3, [r2, #0]
 8012bc0:	68bb      	ldr	r3, [r7, #8]
 8012bc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bc4:	4613      	mov	r3, r2
 8012bc6:	009b      	lsls	r3, r3, #2
 8012bc8:	4413      	add	r3, r2
 8012bca:	009b      	lsls	r3, r3, #2
 8012bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8012c4c <xTaskIncrementTick+0x164>)
 8012bce:	441a      	add	r2, r3
 8012bd0:	68bb      	ldr	r3, [r7, #8]
 8012bd2:	3304      	adds	r3, #4
 8012bd4:	4619      	mov	r1, r3
 8012bd6:	4610      	mov	r0, r2
 8012bd8:	f7ff fb73 	bl	80122c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012bdc:	68bb      	ldr	r3, [r7, #8]
 8012bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012be0:	4b1b      	ldr	r3, [pc, #108]	@ (8012c50 <xTaskIncrementTick+0x168>)
 8012be2:	681b      	ldr	r3, [r3, #0]
 8012be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012be6:	429a      	cmp	r2, r3
 8012be8:	d3b9      	bcc.n	8012b5e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8012bea:	2301      	movs	r3, #1
 8012bec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012bee:	e7b6      	b.n	8012b5e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012bf0:	4b17      	ldr	r3, [pc, #92]	@ (8012c50 <xTaskIncrementTick+0x168>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012bf6:	4915      	ldr	r1, [pc, #84]	@ (8012c4c <xTaskIncrementTick+0x164>)
 8012bf8:	4613      	mov	r3, r2
 8012bfa:	009b      	lsls	r3, r3, #2
 8012bfc:	4413      	add	r3, r2
 8012bfe:	009b      	lsls	r3, r3, #2
 8012c00:	440b      	add	r3, r1
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	2b01      	cmp	r3, #1
 8012c06:	d901      	bls.n	8012c0c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012c08:	2301      	movs	r3, #1
 8012c0a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012c0c:	4b11      	ldr	r3, [pc, #68]	@ (8012c54 <xTaskIncrementTick+0x16c>)
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d007      	beq.n	8012c24 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012c14:	2301      	movs	r3, #1
 8012c16:	617b      	str	r3, [r7, #20]
 8012c18:	e004      	b.n	8012c24 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8012c58 <xTaskIncrementTick+0x170>)
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	3301      	adds	r3, #1
 8012c20:	4a0d      	ldr	r2, [pc, #52]	@ (8012c58 <xTaskIncrementTick+0x170>)
 8012c22:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012c24:	697b      	ldr	r3, [r7, #20]
}
 8012c26:	4618      	mov	r0, r3
 8012c28:	3718      	adds	r7, #24
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}
 8012c2e:	bf00      	nop
 8012c30:	20000ff8 	.word	0x20000ff8
 8012c34:	20000fd4 	.word	0x20000fd4
 8012c38:	20000f88 	.word	0x20000f88
 8012c3c:	20000f8c 	.word	0x20000f8c
 8012c40:	20000fe8 	.word	0x20000fe8
 8012c44:	20000ff0 	.word	0x20000ff0
 8012c48:	20000fd8 	.word	0x20000fd8
 8012c4c:	20000ed4 	.word	0x20000ed4
 8012c50:	20000ed0 	.word	0x20000ed0
 8012c54:	20000fe4 	.word	0x20000fe4
 8012c58:	20000fe0 	.word	0x20000fe0

08012c5c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012c5c:	b480      	push	{r7}
 8012c5e:	b087      	sub	sp, #28
 8012c60:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012c62:	4b2a      	ldr	r3, [pc, #168]	@ (8012d0c <vTaskSwitchContext+0xb0>)
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d003      	beq.n	8012c72 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012c6a:	4b29      	ldr	r3, [pc, #164]	@ (8012d10 <vTaskSwitchContext+0xb4>)
 8012c6c:	2201      	movs	r2, #1
 8012c6e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012c70:	e045      	b.n	8012cfe <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8012c72:	4b27      	ldr	r3, [pc, #156]	@ (8012d10 <vTaskSwitchContext+0xb4>)
 8012c74:	2200      	movs	r2, #0
 8012c76:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012c78:	4b26      	ldr	r3, [pc, #152]	@ (8012d14 <vTaskSwitchContext+0xb8>)
 8012c7a:	681b      	ldr	r3, [r3, #0]
 8012c7c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8012c7e:	68fb      	ldr	r3, [r7, #12]
 8012c80:	fab3 f383 	clz	r3, r3
 8012c84:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8012c86:	7afb      	ldrb	r3, [r7, #11]
 8012c88:	f1c3 031f 	rsb	r3, r3, #31
 8012c8c:	617b      	str	r3, [r7, #20]
 8012c8e:	4922      	ldr	r1, [pc, #136]	@ (8012d18 <vTaskSwitchContext+0xbc>)
 8012c90:	697a      	ldr	r2, [r7, #20]
 8012c92:	4613      	mov	r3, r2
 8012c94:	009b      	lsls	r3, r3, #2
 8012c96:	4413      	add	r3, r2
 8012c98:	009b      	lsls	r3, r3, #2
 8012c9a:	440b      	add	r3, r1
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d10b      	bne.n	8012cba <vTaskSwitchContext+0x5e>
	__asm volatile
 8012ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ca6:	f383 8811 	msr	BASEPRI, r3
 8012caa:	f3bf 8f6f 	isb	sy
 8012cae:	f3bf 8f4f 	dsb	sy
 8012cb2:	607b      	str	r3, [r7, #4]
}
 8012cb4:	bf00      	nop
 8012cb6:	bf00      	nop
 8012cb8:	e7fd      	b.n	8012cb6 <vTaskSwitchContext+0x5a>
 8012cba:	697a      	ldr	r2, [r7, #20]
 8012cbc:	4613      	mov	r3, r2
 8012cbe:	009b      	lsls	r3, r3, #2
 8012cc0:	4413      	add	r3, r2
 8012cc2:	009b      	lsls	r3, r3, #2
 8012cc4:	4a14      	ldr	r2, [pc, #80]	@ (8012d18 <vTaskSwitchContext+0xbc>)
 8012cc6:	4413      	add	r3, r2
 8012cc8:	613b      	str	r3, [r7, #16]
 8012cca:	693b      	ldr	r3, [r7, #16]
 8012ccc:	685b      	ldr	r3, [r3, #4]
 8012cce:	685a      	ldr	r2, [r3, #4]
 8012cd0:	693b      	ldr	r3, [r7, #16]
 8012cd2:	605a      	str	r2, [r3, #4]
 8012cd4:	693b      	ldr	r3, [r7, #16]
 8012cd6:	685a      	ldr	r2, [r3, #4]
 8012cd8:	693b      	ldr	r3, [r7, #16]
 8012cda:	3308      	adds	r3, #8
 8012cdc:	429a      	cmp	r2, r3
 8012cde:	d104      	bne.n	8012cea <vTaskSwitchContext+0x8e>
 8012ce0:	693b      	ldr	r3, [r7, #16]
 8012ce2:	685b      	ldr	r3, [r3, #4]
 8012ce4:	685a      	ldr	r2, [r3, #4]
 8012ce6:	693b      	ldr	r3, [r7, #16]
 8012ce8:	605a      	str	r2, [r3, #4]
 8012cea:	693b      	ldr	r3, [r7, #16]
 8012cec:	685b      	ldr	r3, [r3, #4]
 8012cee:	68db      	ldr	r3, [r3, #12]
 8012cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8012d1c <vTaskSwitchContext+0xc0>)
 8012cf2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012cf4:	4b09      	ldr	r3, [pc, #36]	@ (8012d1c <vTaskSwitchContext+0xc0>)
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	334c      	adds	r3, #76	@ 0x4c
 8012cfa:	4a09      	ldr	r2, [pc, #36]	@ (8012d20 <vTaskSwitchContext+0xc4>)
 8012cfc:	6013      	str	r3, [r2, #0]
}
 8012cfe:	bf00      	nop
 8012d00:	371c      	adds	r7, #28
 8012d02:	46bd      	mov	sp, r7
 8012d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d08:	4770      	bx	lr
 8012d0a:	bf00      	nop
 8012d0c:	20000ff8 	.word	0x20000ff8
 8012d10:	20000fe4 	.word	0x20000fe4
 8012d14:	20000fd8 	.word	0x20000fd8
 8012d18:	20000ed4 	.word	0x20000ed4
 8012d1c:	20000ed0 	.word	0x20000ed0
 8012d20:	20000150 	.word	0x20000150

08012d24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012d24:	b580      	push	{r7, lr}
 8012d26:	b082      	sub	sp, #8
 8012d28:	af00      	add	r7, sp, #0
 8012d2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012d2c:	f000 f852 	bl	8012dd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012d30:	4b06      	ldr	r3, [pc, #24]	@ (8012d4c <prvIdleTask+0x28>)
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	2b01      	cmp	r3, #1
 8012d36:	d9f9      	bls.n	8012d2c <prvIdleTask+0x8>
			{
				taskYIELD();
 8012d38:	4b05      	ldr	r3, [pc, #20]	@ (8012d50 <prvIdleTask+0x2c>)
 8012d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012d3e:	601a      	str	r2, [r3, #0]
 8012d40:	f3bf 8f4f 	dsb	sy
 8012d44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012d48:	e7f0      	b.n	8012d2c <prvIdleTask+0x8>
 8012d4a:	bf00      	nop
 8012d4c:	20000ed4 	.word	0x20000ed4
 8012d50:	e000ed04 	.word	0xe000ed04

08012d54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012d54:	b580      	push	{r7, lr}
 8012d56:	b082      	sub	sp, #8
 8012d58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	607b      	str	r3, [r7, #4]
 8012d5e:	e00c      	b.n	8012d7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012d60:	687a      	ldr	r2, [r7, #4]
 8012d62:	4613      	mov	r3, r2
 8012d64:	009b      	lsls	r3, r3, #2
 8012d66:	4413      	add	r3, r2
 8012d68:	009b      	lsls	r3, r3, #2
 8012d6a:	4a12      	ldr	r2, [pc, #72]	@ (8012db4 <prvInitialiseTaskLists+0x60>)
 8012d6c:	4413      	add	r3, r2
 8012d6e:	4618      	mov	r0, r3
 8012d70:	f7ff fa7a 	bl	8012268 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	3301      	adds	r3, #1
 8012d78:	607b      	str	r3, [r7, #4]
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	2b06      	cmp	r3, #6
 8012d7e:	d9ef      	bls.n	8012d60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012d80:	480d      	ldr	r0, [pc, #52]	@ (8012db8 <prvInitialiseTaskLists+0x64>)
 8012d82:	f7ff fa71 	bl	8012268 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012d86:	480d      	ldr	r0, [pc, #52]	@ (8012dbc <prvInitialiseTaskLists+0x68>)
 8012d88:	f7ff fa6e 	bl	8012268 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012d8c:	480c      	ldr	r0, [pc, #48]	@ (8012dc0 <prvInitialiseTaskLists+0x6c>)
 8012d8e:	f7ff fa6b 	bl	8012268 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012d92:	480c      	ldr	r0, [pc, #48]	@ (8012dc4 <prvInitialiseTaskLists+0x70>)
 8012d94:	f7ff fa68 	bl	8012268 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012d98:	480b      	ldr	r0, [pc, #44]	@ (8012dc8 <prvInitialiseTaskLists+0x74>)
 8012d9a:	f7ff fa65 	bl	8012268 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8012dcc <prvInitialiseTaskLists+0x78>)
 8012da0:	4a05      	ldr	r2, [pc, #20]	@ (8012db8 <prvInitialiseTaskLists+0x64>)
 8012da2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012da4:	4b0a      	ldr	r3, [pc, #40]	@ (8012dd0 <prvInitialiseTaskLists+0x7c>)
 8012da6:	4a05      	ldr	r2, [pc, #20]	@ (8012dbc <prvInitialiseTaskLists+0x68>)
 8012da8:	601a      	str	r2, [r3, #0]
}
 8012daa:	bf00      	nop
 8012dac:	3708      	adds	r7, #8
 8012dae:	46bd      	mov	sp, r7
 8012db0:	bd80      	pop	{r7, pc}
 8012db2:	bf00      	nop
 8012db4:	20000ed4 	.word	0x20000ed4
 8012db8:	20000f60 	.word	0x20000f60
 8012dbc:	20000f74 	.word	0x20000f74
 8012dc0:	20000f90 	.word	0x20000f90
 8012dc4:	20000fa4 	.word	0x20000fa4
 8012dc8:	20000fbc 	.word	0x20000fbc
 8012dcc:	20000f88 	.word	0x20000f88
 8012dd0:	20000f8c 	.word	0x20000f8c

08012dd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b082      	sub	sp, #8
 8012dd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012dda:	e019      	b.n	8012e10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012ddc:	f000 fa14 	bl	8013208 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012de0:	4b10      	ldr	r3, [pc, #64]	@ (8012e24 <prvCheckTasksWaitingTermination+0x50>)
 8012de2:	68db      	ldr	r3, [r3, #12]
 8012de4:	68db      	ldr	r3, [r3, #12]
 8012de6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	3304      	adds	r3, #4
 8012dec:	4618      	mov	r0, r3
 8012dee:	f7ff fac5 	bl	801237c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012df2:	4b0d      	ldr	r3, [pc, #52]	@ (8012e28 <prvCheckTasksWaitingTermination+0x54>)
 8012df4:	681b      	ldr	r3, [r3, #0]
 8012df6:	3b01      	subs	r3, #1
 8012df8:	4a0b      	ldr	r2, [pc, #44]	@ (8012e28 <prvCheckTasksWaitingTermination+0x54>)
 8012dfa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8012e2c <prvCheckTasksWaitingTermination+0x58>)
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	3b01      	subs	r3, #1
 8012e02:	4a0a      	ldr	r2, [pc, #40]	@ (8012e2c <prvCheckTasksWaitingTermination+0x58>)
 8012e04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012e06:	f000 fa31 	bl	801326c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012e0a:	6878      	ldr	r0, [r7, #4]
 8012e0c:	f000 f810 	bl	8012e30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012e10:	4b06      	ldr	r3, [pc, #24]	@ (8012e2c <prvCheckTasksWaitingTermination+0x58>)
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	2b00      	cmp	r3, #0
 8012e16:	d1e1      	bne.n	8012ddc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012e18:	bf00      	nop
 8012e1a:	bf00      	nop
 8012e1c:	3708      	adds	r7, #8
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	bd80      	pop	{r7, pc}
 8012e22:	bf00      	nop
 8012e24:	20000fa4 	.word	0x20000fa4
 8012e28:	20000fd0 	.word	0x20000fd0
 8012e2c:	20000fb8 	.word	0x20000fb8

08012e30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b084      	sub	sp, #16
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	334c      	adds	r3, #76	@ 0x4c
 8012e3c:	4618      	mov	r0, r3
 8012e3e:	f002 fab1 	bl	80153a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d108      	bne.n	8012e5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012e50:	4618      	mov	r0, r3
 8012e52:	f000 fb87 	bl	8013564 <vPortFree>
				vPortFree( pxTCB );
 8012e56:	6878      	ldr	r0, [r7, #4]
 8012e58:	f000 fb84 	bl	8013564 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012e5c:	e019      	b.n	8012e92 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8012e64:	2b01      	cmp	r3, #1
 8012e66:	d103      	bne.n	8012e70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012e68:	6878      	ldr	r0, [r7, #4]
 8012e6a:	f000 fb7b 	bl	8013564 <vPortFree>
	}
 8012e6e:	e010      	b.n	8012e92 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8012e76:	2b02      	cmp	r3, #2
 8012e78:	d00b      	beq.n	8012e92 <prvDeleteTCB+0x62>
	__asm volatile
 8012e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e7e:	f383 8811 	msr	BASEPRI, r3
 8012e82:	f3bf 8f6f 	isb	sy
 8012e86:	f3bf 8f4f 	dsb	sy
 8012e8a:	60fb      	str	r3, [r7, #12]
}
 8012e8c:	bf00      	nop
 8012e8e:	bf00      	nop
 8012e90:	e7fd      	b.n	8012e8e <prvDeleteTCB+0x5e>
	}
 8012e92:	bf00      	nop
 8012e94:	3710      	adds	r7, #16
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}
	...

08012e9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b083      	sub	sp, #12
 8012ea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8012ed4 <prvResetNextTaskUnblockTime+0x38>)
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	2b00      	cmp	r3, #0
 8012eaa:	d104      	bne.n	8012eb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012eac:	4b0a      	ldr	r3, [pc, #40]	@ (8012ed8 <prvResetNextTaskUnblockTime+0x3c>)
 8012eae:	f04f 32ff 	mov.w	r2, #4294967295
 8012eb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012eb4:	e008      	b.n	8012ec8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012eb6:	4b07      	ldr	r3, [pc, #28]	@ (8012ed4 <prvResetNextTaskUnblockTime+0x38>)
 8012eb8:	681b      	ldr	r3, [r3, #0]
 8012eba:	68db      	ldr	r3, [r3, #12]
 8012ebc:	68db      	ldr	r3, [r3, #12]
 8012ebe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	685b      	ldr	r3, [r3, #4]
 8012ec4:	4a04      	ldr	r2, [pc, #16]	@ (8012ed8 <prvResetNextTaskUnblockTime+0x3c>)
 8012ec6:	6013      	str	r3, [r2, #0]
}
 8012ec8:	bf00      	nop
 8012eca:	370c      	adds	r7, #12
 8012ecc:	46bd      	mov	sp, r7
 8012ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed2:	4770      	bx	lr
 8012ed4:	20000f88 	.word	0x20000f88
 8012ed8:	20000ff0 	.word	0x20000ff0

08012edc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012edc:	b580      	push	{r7, lr}
 8012ede:	b084      	sub	sp, #16
 8012ee0:	af00      	add	r7, sp, #0
 8012ee2:	6078      	str	r0, [r7, #4]
 8012ee4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012ee6:	4b29      	ldr	r3, [pc, #164]	@ (8012f8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012eec:	4b28      	ldr	r3, [pc, #160]	@ (8012f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	3304      	adds	r3, #4
 8012ef2:	4618      	mov	r0, r3
 8012ef4:	f7ff fa42 	bl	801237c <uxListRemove>
 8012ef8:	4603      	mov	r3, r0
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d10b      	bne.n	8012f16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8012efe:	4b24      	ldr	r3, [pc, #144]	@ (8012f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f04:	2201      	movs	r2, #1
 8012f06:	fa02 f303 	lsl.w	r3, r2, r3
 8012f0a:	43da      	mvns	r2, r3
 8012f0c:	4b21      	ldr	r3, [pc, #132]	@ (8012f94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	4013      	ands	r3, r2
 8012f12:	4a20      	ldr	r2, [pc, #128]	@ (8012f94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012f14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f1c:	d10a      	bne.n	8012f34 <prvAddCurrentTaskToDelayedList+0x58>
 8012f1e:	683b      	ldr	r3, [r7, #0]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d007      	beq.n	8012f34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f24:	4b1a      	ldr	r3, [pc, #104]	@ (8012f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	3304      	adds	r3, #4
 8012f2a:	4619      	mov	r1, r3
 8012f2c:	481a      	ldr	r0, [pc, #104]	@ (8012f98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8012f2e:	f7ff f9c8 	bl	80122c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012f32:	e026      	b.n	8012f82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012f34:	68fa      	ldr	r2, [r7, #12]
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	4413      	add	r3, r2
 8012f3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012f3c:	4b14      	ldr	r3, [pc, #80]	@ (8012f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	68ba      	ldr	r2, [r7, #8]
 8012f42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012f44:	68ba      	ldr	r2, [r7, #8]
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	429a      	cmp	r2, r3
 8012f4a:	d209      	bcs.n	8012f60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f4c:	4b13      	ldr	r3, [pc, #76]	@ (8012f9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8012f4e:	681a      	ldr	r2, [r3, #0]
 8012f50:	4b0f      	ldr	r3, [pc, #60]	@ (8012f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f52:	681b      	ldr	r3, [r3, #0]
 8012f54:	3304      	adds	r3, #4
 8012f56:	4619      	mov	r1, r3
 8012f58:	4610      	mov	r0, r2
 8012f5a:	f7ff f9d6 	bl	801230a <vListInsert>
}
 8012f5e:	e010      	b.n	8012f82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012f60:	4b0f      	ldr	r3, [pc, #60]	@ (8012fa0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8012f62:	681a      	ldr	r2, [r3, #0]
 8012f64:	4b0a      	ldr	r3, [pc, #40]	@ (8012f90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	3304      	adds	r3, #4
 8012f6a:	4619      	mov	r1, r3
 8012f6c:	4610      	mov	r0, r2
 8012f6e:	f7ff f9cc 	bl	801230a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012f72:	4b0c      	ldr	r3, [pc, #48]	@ (8012fa4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012f74:	681b      	ldr	r3, [r3, #0]
 8012f76:	68ba      	ldr	r2, [r7, #8]
 8012f78:	429a      	cmp	r2, r3
 8012f7a:	d202      	bcs.n	8012f82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8012f7c:	4a09      	ldr	r2, [pc, #36]	@ (8012fa4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012f7e:	68bb      	ldr	r3, [r7, #8]
 8012f80:	6013      	str	r3, [r2, #0]
}
 8012f82:	bf00      	nop
 8012f84:	3710      	adds	r7, #16
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bd80      	pop	{r7, pc}
 8012f8a:	bf00      	nop
 8012f8c:	20000fd4 	.word	0x20000fd4
 8012f90:	20000ed0 	.word	0x20000ed0
 8012f94:	20000fd8 	.word	0x20000fd8
 8012f98:	20000fbc 	.word	0x20000fbc
 8012f9c:	20000f8c 	.word	0x20000f8c
 8012fa0:	20000f88 	.word	0x20000f88
 8012fa4:	20000ff0 	.word	0x20000ff0

08012fa8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012fa8:	b480      	push	{r7}
 8012faa:	b085      	sub	sp, #20
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	60f8      	str	r0, [r7, #12]
 8012fb0:	60b9      	str	r1, [r7, #8]
 8012fb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	3b04      	subs	r3, #4
 8012fb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012fc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012fc2:	68fb      	ldr	r3, [r7, #12]
 8012fc4:	3b04      	subs	r3, #4
 8012fc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012fc8:	68bb      	ldr	r3, [r7, #8]
 8012fca:	f023 0201 	bic.w	r2, r3, #1
 8012fce:	68fb      	ldr	r3, [r7, #12]
 8012fd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012fd2:	68fb      	ldr	r3, [r7, #12]
 8012fd4:	3b04      	subs	r3, #4
 8012fd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012fd8:	4a0c      	ldr	r2, [pc, #48]	@ (801300c <pxPortInitialiseStack+0x64>)
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	3b14      	subs	r3, #20
 8012fe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012fe4:	687a      	ldr	r2, [r7, #4]
 8012fe6:	68fb      	ldr	r3, [r7, #12]
 8012fe8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	3b04      	subs	r3, #4
 8012fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	f06f 0202 	mvn.w	r2, #2
 8012ff6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	3b20      	subs	r3, #32
 8012ffc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012ffe:	68fb      	ldr	r3, [r7, #12]
}
 8013000:	4618      	mov	r0, r3
 8013002:	3714      	adds	r7, #20
 8013004:	46bd      	mov	sp, r7
 8013006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801300a:	4770      	bx	lr
 801300c:	08013011 	.word	0x08013011

08013010 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013010:	b480      	push	{r7}
 8013012:	b085      	sub	sp, #20
 8013014:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013016:	2300      	movs	r3, #0
 8013018:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801301a:	4b13      	ldr	r3, [pc, #76]	@ (8013068 <prvTaskExitError+0x58>)
 801301c:	681b      	ldr	r3, [r3, #0]
 801301e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013022:	d00b      	beq.n	801303c <prvTaskExitError+0x2c>
	__asm volatile
 8013024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013028:	f383 8811 	msr	BASEPRI, r3
 801302c:	f3bf 8f6f 	isb	sy
 8013030:	f3bf 8f4f 	dsb	sy
 8013034:	60fb      	str	r3, [r7, #12]
}
 8013036:	bf00      	nop
 8013038:	bf00      	nop
 801303a:	e7fd      	b.n	8013038 <prvTaskExitError+0x28>
	__asm volatile
 801303c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013040:	f383 8811 	msr	BASEPRI, r3
 8013044:	f3bf 8f6f 	isb	sy
 8013048:	f3bf 8f4f 	dsb	sy
 801304c:	60bb      	str	r3, [r7, #8]
}
 801304e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013050:	bf00      	nop
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d0fc      	beq.n	8013052 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013058:	bf00      	nop
 801305a:	bf00      	nop
 801305c:	3714      	adds	r7, #20
 801305e:	46bd      	mov	sp, r7
 8013060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013064:	4770      	bx	lr
 8013066:	bf00      	nop
 8013068:	200000c0 	.word	0x200000c0
 801306c:	00000000 	.word	0x00000000

08013070 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013070:	4b07      	ldr	r3, [pc, #28]	@ (8013090 <pxCurrentTCBConst2>)
 8013072:	6819      	ldr	r1, [r3, #0]
 8013074:	6808      	ldr	r0, [r1, #0]
 8013076:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801307a:	f380 8809 	msr	PSP, r0
 801307e:	f3bf 8f6f 	isb	sy
 8013082:	f04f 0000 	mov.w	r0, #0
 8013086:	f380 8811 	msr	BASEPRI, r0
 801308a:	4770      	bx	lr
 801308c:	f3af 8000 	nop.w

08013090 <pxCurrentTCBConst2>:
 8013090:	20000ed0 	.word	0x20000ed0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013094:	bf00      	nop
 8013096:	bf00      	nop

08013098 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013098:	4808      	ldr	r0, [pc, #32]	@ (80130bc <prvPortStartFirstTask+0x24>)
 801309a:	6800      	ldr	r0, [r0, #0]
 801309c:	6800      	ldr	r0, [r0, #0]
 801309e:	f380 8808 	msr	MSP, r0
 80130a2:	f04f 0000 	mov.w	r0, #0
 80130a6:	f380 8814 	msr	CONTROL, r0
 80130aa:	b662      	cpsie	i
 80130ac:	b661      	cpsie	f
 80130ae:	f3bf 8f4f 	dsb	sy
 80130b2:	f3bf 8f6f 	isb	sy
 80130b6:	df00      	svc	0
 80130b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80130ba:	bf00      	nop
 80130bc:	e000ed08 	.word	0xe000ed08

080130c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80130c0:	b580      	push	{r7, lr}
 80130c2:	b086      	sub	sp, #24
 80130c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80130c6:	4b47      	ldr	r3, [pc, #284]	@ (80131e4 <xPortStartScheduler+0x124>)
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	4a47      	ldr	r2, [pc, #284]	@ (80131e8 <xPortStartScheduler+0x128>)
 80130cc:	4293      	cmp	r3, r2
 80130ce:	d10b      	bne.n	80130e8 <xPortStartScheduler+0x28>
	__asm volatile
 80130d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130d4:	f383 8811 	msr	BASEPRI, r3
 80130d8:	f3bf 8f6f 	isb	sy
 80130dc:	f3bf 8f4f 	dsb	sy
 80130e0:	60fb      	str	r3, [r7, #12]
}
 80130e2:	bf00      	nop
 80130e4:	bf00      	nop
 80130e6:	e7fd      	b.n	80130e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80130e8:	4b3e      	ldr	r3, [pc, #248]	@ (80131e4 <xPortStartScheduler+0x124>)
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	4a3f      	ldr	r2, [pc, #252]	@ (80131ec <xPortStartScheduler+0x12c>)
 80130ee:	4293      	cmp	r3, r2
 80130f0:	d10b      	bne.n	801310a <xPortStartScheduler+0x4a>
	__asm volatile
 80130f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130f6:	f383 8811 	msr	BASEPRI, r3
 80130fa:	f3bf 8f6f 	isb	sy
 80130fe:	f3bf 8f4f 	dsb	sy
 8013102:	613b      	str	r3, [r7, #16]
}
 8013104:	bf00      	nop
 8013106:	bf00      	nop
 8013108:	e7fd      	b.n	8013106 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801310a:	4b39      	ldr	r3, [pc, #228]	@ (80131f0 <xPortStartScheduler+0x130>)
 801310c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801310e:	697b      	ldr	r3, [r7, #20]
 8013110:	781b      	ldrb	r3, [r3, #0]
 8013112:	b2db      	uxtb	r3, r3
 8013114:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013116:	697b      	ldr	r3, [r7, #20]
 8013118:	22ff      	movs	r2, #255	@ 0xff
 801311a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801311c:	697b      	ldr	r3, [r7, #20]
 801311e:	781b      	ldrb	r3, [r3, #0]
 8013120:	b2db      	uxtb	r3, r3
 8013122:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013124:	78fb      	ldrb	r3, [r7, #3]
 8013126:	b2db      	uxtb	r3, r3
 8013128:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801312c:	b2da      	uxtb	r2, r3
 801312e:	4b31      	ldr	r3, [pc, #196]	@ (80131f4 <xPortStartScheduler+0x134>)
 8013130:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013132:	4b31      	ldr	r3, [pc, #196]	@ (80131f8 <xPortStartScheduler+0x138>)
 8013134:	2207      	movs	r2, #7
 8013136:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013138:	e009      	b.n	801314e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801313a:	4b2f      	ldr	r3, [pc, #188]	@ (80131f8 <xPortStartScheduler+0x138>)
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	3b01      	subs	r3, #1
 8013140:	4a2d      	ldr	r2, [pc, #180]	@ (80131f8 <xPortStartScheduler+0x138>)
 8013142:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013144:	78fb      	ldrb	r3, [r7, #3]
 8013146:	b2db      	uxtb	r3, r3
 8013148:	005b      	lsls	r3, r3, #1
 801314a:	b2db      	uxtb	r3, r3
 801314c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801314e:	78fb      	ldrb	r3, [r7, #3]
 8013150:	b2db      	uxtb	r3, r3
 8013152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013156:	2b80      	cmp	r3, #128	@ 0x80
 8013158:	d0ef      	beq.n	801313a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801315a:	4b27      	ldr	r3, [pc, #156]	@ (80131f8 <xPortStartScheduler+0x138>)
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	f1c3 0307 	rsb	r3, r3, #7
 8013162:	2b04      	cmp	r3, #4
 8013164:	d00b      	beq.n	801317e <xPortStartScheduler+0xbe>
	__asm volatile
 8013166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801316a:	f383 8811 	msr	BASEPRI, r3
 801316e:	f3bf 8f6f 	isb	sy
 8013172:	f3bf 8f4f 	dsb	sy
 8013176:	60bb      	str	r3, [r7, #8]
}
 8013178:	bf00      	nop
 801317a:	bf00      	nop
 801317c:	e7fd      	b.n	801317a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801317e:	4b1e      	ldr	r3, [pc, #120]	@ (80131f8 <xPortStartScheduler+0x138>)
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	021b      	lsls	r3, r3, #8
 8013184:	4a1c      	ldr	r2, [pc, #112]	@ (80131f8 <xPortStartScheduler+0x138>)
 8013186:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013188:	4b1b      	ldr	r3, [pc, #108]	@ (80131f8 <xPortStartScheduler+0x138>)
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8013190:	4a19      	ldr	r2, [pc, #100]	@ (80131f8 <xPortStartScheduler+0x138>)
 8013192:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	b2da      	uxtb	r2, r3
 8013198:	697b      	ldr	r3, [r7, #20]
 801319a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801319c:	4b17      	ldr	r3, [pc, #92]	@ (80131fc <xPortStartScheduler+0x13c>)
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	4a16      	ldr	r2, [pc, #88]	@ (80131fc <xPortStartScheduler+0x13c>)
 80131a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80131a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80131a8:	4b14      	ldr	r3, [pc, #80]	@ (80131fc <xPortStartScheduler+0x13c>)
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	4a13      	ldr	r2, [pc, #76]	@ (80131fc <xPortStartScheduler+0x13c>)
 80131ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80131b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80131b4:	f000 f8da 	bl	801336c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80131b8:	4b11      	ldr	r3, [pc, #68]	@ (8013200 <xPortStartScheduler+0x140>)
 80131ba:	2200      	movs	r2, #0
 80131bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80131be:	f000 f8f9 	bl	80133b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80131c2:	4b10      	ldr	r3, [pc, #64]	@ (8013204 <xPortStartScheduler+0x144>)
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	4a0f      	ldr	r2, [pc, #60]	@ (8013204 <xPortStartScheduler+0x144>)
 80131c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80131cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80131ce:	f7ff ff63 	bl	8013098 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80131d2:	f7ff fd43 	bl	8012c5c <vTaskSwitchContext>
	prvTaskExitError();
 80131d6:	f7ff ff1b 	bl	8013010 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80131da:	2300      	movs	r3, #0
}
 80131dc:	4618      	mov	r0, r3
 80131de:	3718      	adds	r7, #24
 80131e0:	46bd      	mov	sp, r7
 80131e2:	bd80      	pop	{r7, pc}
 80131e4:	e000ed00 	.word	0xe000ed00
 80131e8:	410fc271 	.word	0x410fc271
 80131ec:	410fc270 	.word	0x410fc270
 80131f0:	e000e400 	.word	0xe000e400
 80131f4:	20000ffc 	.word	0x20000ffc
 80131f8:	20001000 	.word	0x20001000
 80131fc:	e000ed20 	.word	0xe000ed20
 8013200:	200000c0 	.word	0x200000c0
 8013204:	e000ef34 	.word	0xe000ef34

08013208 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013208:	b480      	push	{r7}
 801320a:	b083      	sub	sp, #12
 801320c:	af00      	add	r7, sp, #0
	__asm volatile
 801320e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013212:	f383 8811 	msr	BASEPRI, r3
 8013216:	f3bf 8f6f 	isb	sy
 801321a:	f3bf 8f4f 	dsb	sy
 801321e:	607b      	str	r3, [r7, #4]
}
 8013220:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013222:	4b10      	ldr	r3, [pc, #64]	@ (8013264 <vPortEnterCritical+0x5c>)
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	3301      	adds	r3, #1
 8013228:	4a0e      	ldr	r2, [pc, #56]	@ (8013264 <vPortEnterCritical+0x5c>)
 801322a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801322c:	4b0d      	ldr	r3, [pc, #52]	@ (8013264 <vPortEnterCritical+0x5c>)
 801322e:	681b      	ldr	r3, [r3, #0]
 8013230:	2b01      	cmp	r3, #1
 8013232:	d110      	bne.n	8013256 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013234:	4b0c      	ldr	r3, [pc, #48]	@ (8013268 <vPortEnterCritical+0x60>)
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	b2db      	uxtb	r3, r3
 801323a:	2b00      	cmp	r3, #0
 801323c:	d00b      	beq.n	8013256 <vPortEnterCritical+0x4e>
	__asm volatile
 801323e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013242:	f383 8811 	msr	BASEPRI, r3
 8013246:	f3bf 8f6f 	isb	sy
 801324a:	f3bf 8f4f 	dsb	sy
 801324e:	603b      	str	r3, [r7, #0]
}
 8013250:	bf00      	nop
 8013252:	bf00      	nop
 8013254:	e7fd      	b.n	8013252 <vPortEnterCritical+0x4a>
	}
}
 8013256:	bf00      	nop
 8013258:	370c      	adds	r7, #12
 801325a:	46bd      	mov	sp, r7
 801325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013260:	4770      	bx	lr
 8013262:	bf00      	nop
 8013264:	200000c0 	.word	0x200000c0
 8013268:	e000ed04 	.word	0xe000ed04

0801326c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801326c:	b480      	push	{r7}
 801326e:	b083      	sub	sp, #12
 8013270:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013272:	4b12      	ldr	r3, [pc, #72]	@ (80132bc <vPortExitCritical+0x50>)
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	2b00      	cmp	r3, #0
 8013278:	d10b      	bne.n	8013292 <vPortExitCritical+0x26>
	__asm volatile
 801327a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801327e:	f383 8811 	msr	BASEPRI, r3
 8013282:	f3bf 8f6f 	isb	sy
 8013286:	f3bf 8f4f 	dsb	sy
 801328a:	607b      	str	r3, [r7, #4]
}
 801328c:	bf00      	nop
 801328e:	bf00      	nop
 8013290:	e7fd      	b.n	801328e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013292:	4b0a      	ldr	r3, [pc, #40]	@ (80132bc <vPortExitCritical+0x50>)
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	3b01      	subs	r3, #1
 8013298:	4a08      	ldr	r2, [pc, #32]	@ (80132bc <vPortExitCritical+0x50>)
 801329a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801329c:	4b07      	ldr	r3, [pc, #28]	@ (80132bc <vPortExitCritical+0x50>)
 801329e:	681b      	ldr	r3, [r3, #0]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d105      	bne.n	80132b0 <vPortExitCritical+0x44>
 80132a4:	2300      	movs	r3, #0
 80132a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80132a8:	683b      	ldr	r3, [r7, #0]
 80132aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80132ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80132b0:	bf00      	nop
 80132b2:	370c      	adds	r7, #12
 80132b4:	46bd      	mov	sp, r7
 80132b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ba:	4770      	bx	lr
 80132bc:	200000c0 	.word	0x200000c0

080132c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80132c0:	f3ef 8009 	mrs	r0, PSP
 80132c4:	f3bf 8f6f 	isb	sy
 80132c8:	4b15      	ldr	r3, [pc, #84]	@ (8013320 <pxCurrentTCBConst>)
 80132ca:	681a      	ldr	r2, [r3, #0]
 80132cc:	f01e 0f10 	tst.w	lr, #16
 80132d0:	bf08      	it	eq
 80132d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80132d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132da:	6010      	str	r0, [r2, #0]
 80132dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80132e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80132e4:	f380 8811 	msr	BASEPRI, r0
 80132e8:	f3bf 8f4f 	dsb	sy
 80132ec:	f3bf 8f6f 	isb	sy
 80132f0:	f7ff fcb4 	bl	8012c5c <vTaskSwitchContext>
 80132f4:	f04f 0000 	mov.w	r0, #0
 80132f8:	f380 8811 	msr	BASEPRI, r0
 80132fc:	bc09      	pop	{r0, r3}
 80132fe:	6819      	ldr	r1, [r3, #0]
 8013300:	6808      	ldr	r0, [r1, #0]
 8013302:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013306:	f01e 0f10 	tst.w	lr, #16
 801330a:	bf08      	it	eq
 801330c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013310:	f380 8809 	msr	PSP, r0
 8013314:	f3bf 8f6f 	isb	sy
 8013318:	4770      	bx	lr
 801331a:	bf00      	nop
 801331c:	f3af 8000 	nop.w

08013320 <pxCurrentTCBConst>:
 8013320:	20000ed0 	.word	0x20000ed0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013324:	bf00      	nop
 8013326:	bf00      	nop

08013328 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013328:	b580      	push	{r7, lr}
 801332a:	b082      	sub	sp, #8
 801332c:	af00      	add	r7, sp, #0
	__asm volatile
 801332e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013332:	f383 8811 	msr	BASEPRI, r3
 8013336:	f3bf 8f6f 	isb	sy
 801333a:	f3bf 8f4f 	dsb	sy
 801333e:	607b      	str	r3, [r7, #4]
}
 8013340:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013342:	f7ff fbd1 	bl	8012ae8 <xTaskIncrementTick>
 8013346:	4603      	mov	r3, r0
 8013348:	2b00      	cmp	r3, #0
 801334a:	d003      	beq.n	8013354 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801334c:	4b06      	ldr	r3, [pc, #24]	@ (8013368 <SysTick_Handler+0x40>)
 801334e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013352:	601a      	str	r2, [r3, #0]
 8013354:	2300      	movs	r3, #0
 8013356:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	f383 8811 	msr	BASEPRI, r3
}
 801335e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013360:	bf00      	nop
 8013362:	3708      	adds	r7, #8
 8013364:	46bd      	mov	sp, r7
 8013366:	bd80      	pop	{r7, pc}
 8013368:	e000ed04 	.word	0xe000ed04

0801336c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801336c:	b480      	push	{r7}
 801336e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013370:	4b0b      	ldr	r3, [pc, #44]	@ (80133a0 <vPortSetupTimerInterrupt+0x34>)
 8013372:	2200      	movs	r2, #0
 8013374:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013376:	4b0b      	ldr	r3, [pc, #44]	@ (80133a4 <vPortSetupTimerInterrupt+0x38>)
 8013378:	2200      	movs	r2, #0
 801337a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801337c:	4b0a      	ldr	r3, [pc, #40]	@ (80133a8 <vPortSetupTimerInterrupt+0x3c>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	4a0a      	ldr	r2, [pc, #40]	@ (80133ac <vPortSetupTimerInterrupt+0x40>)
 8013382:	fba2 2303 	umull	r2, r3, r2, r3
 8013386:	099b      	lsrs	r3, r3, #6
 8013388:	4a09      	ldr	r2, [pc, #36]	@ (80133b0 <vPortSetupTimerInterrupt+0x44>)
 801338a:	3b01      	subs	r3, #1
 801338c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801338e:	4b04      	ldr	r3, [pc, #16]	@ (80133a0 <vPortSetupTimerInterrupt+0x34>)
 8013390:	2207      	movs	r2, #7
 8013392:	601a      	str	r2, [r3, #0]
}
 8013394:	bf00      	nop
 8013396:	46bd      	mov	sp, r7
 8013398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801339c:	4770      	bx	lr
 801339e:	bf00      	nop
 80133a0:	e000e010 	.word	0xe000e010
 80133a4:	e000e018 	.word	0xe000e018
 80133a8:	20000020 	.word	0x20000020
 80133ac:	10624dd3 	.word	0x10624dd3
 80133b0:	e000e014 	.word	0xe000e014

080133b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80133b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80133c4 <vPortEnableVFP+0x10>
 80133b8:	6801      	ldr	r1, [r0, #0]
 80133ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80133be:	6001      	str	r1, [r0, #0]
 80133c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80133c2:	bf00      	nop
 80133c4:	e000ed88 	.word	0xe000ed88

080133c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	b08a      	sub	sp, #40	@ 0x28
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80133d0:	2300      	movs	r3, #0
 80133d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80133d4:	f7ff facc 	bl	8012970 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80133d8:	4b5c      	ldr	r3, [pc, #368]	@ (801354c <pvPortMalloc+0x184>)
 80133da:	681b      	ldr	r3, [r3, #0]
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d101      	bne.n	80133e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80133e0:	f000 f924 	bl	801362c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80133e4:	4b5a      	ldr	r3, [pc, #360]	@ (8013550 <pvPortMalloc+0x188>)
 80133e6:	681a      	ldr	r2, [r3, #0]
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	4013      	ands	r3, r2
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	f040 8095 	bne.w	801351c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d01e      	beq.n	8013436 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80133f8:	2208      	movs	r2, #8
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	4413      	add	r3, r2
 80133fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	f003 0307 	and.w	r3, r3, #7
 8013406:	2b00      	cmp	r3, #0
 8013408:	d015      	beq.n	8013436 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	f023 0307 	bic.w	r3, r3, #7
 8013410:	3308      	adds	r3, #8
 8013412:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f003 0307 	and.w	r3, r3, #7
 801341a:	2b00      	cmp	r3, #0
 801341c:	d00b      	beq.n	8013436 <pvPortMalloc+0x6e>
	__asm volatile
 801341e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013422:	f383 8811 	msr	BASEPRI, r3
 8013426:	f3bf 8f6f 	isb	sy
 801342a:	f3bf 8f4f 	dsb	sy
 801342e:	617b      	str	r3, [r7, #20]
}
 8013430:	bf00      	nop
 8013432:	bf00      	nop
 8013434:	e7fd      	b.n	8013432 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	2b00      	cmp	r3, #0
 801343a:	d06f      	beq.n	801351c <pvPortMalloc+0x154>
 801343c:	4b45      	ldr	r3, [pc, #276]	@ (8013554 <pvPortMalloc+0x18c>)
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	687a      	ldr	r2, [r7, #4]
 8013442:	429a      	cmp	r2, r3
 8013444:	d86a      	bhi.n	801351c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013446:	4b44      	ldr	r3, [pc, #272]	@ (8013558 <pvPortMalloc+0x190>)
 8013448:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801344a:	4b43      	ldr	r3, [pc, #268]	@ (8013558 <pvPortMalloc+0x190>)
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013450:	e004      	b.n	801345c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013454:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801345c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801345e:	685b      	ldr	r3, [r3, #4]
 8013460:	687a      	ldr	r2, [r7, #4]
 8013462:	429a      	cmp	r2, r3
 8013464:	d903      	bls.n	801346e <pvPortMalloc+0xa6>
 8013466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d1f1      	bne.n	8013452 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801346e:	4b37      	ldr	r3, [pc, #220]	@ (801354c <pvPortMalloc+0x184>)
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013474:	429a      	cmp	r2, r3
 8013476:	d051      	beq.n	801351c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013478:	6a3b      	ldr	r3, [r7, #32]
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	2208      	movs	r2, #8
 801347e:	4413      	add	r3, r2
 8013480:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013484:	681a      	ldr	r2, [r3, #0]
 8013486:	6a3b      	ldr	r3, [r7, #32]
 8013488:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801348a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801348c:	685a      	ldr	r2, [r3, #4]
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	1ad2      	subs	r2, r2, r3
 8013492:	2308      	movs	r3, #8
 8013494:	005b      	lsls	r3, r3, #1
 8013496:	429a      	cmp	r2, r3
 8013498:	d920      	bls.n	80134dc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801349a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	4413      	add	r3, r2
 80134a0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80134a2:	69bb      	ldr	r3, [r7, #24]
 80134a4:	f003 0307 	and.w	r3, r3, #7
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d00b      	beq.n	80134c4 <pvPortMalloc+0xfc>
	__asm volatile
 80134ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80134b0:	f383 8811 	msr	BASEPRI, r3
 80134b4:	f3bf 8f6f 	isb	sy
 80134b8:	f3bf 8f4f 	dsb	sy
 80134bc:	613b      	str	r3, [r7, #16]
}
 80134be:	bf00      	nop
 80134c0:	bf00      	nop
 80134c2:	e7fd      	b.n	80134c0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80134c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134c6:	685a      	ldr	r2, [r3, #4]
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	1ad2      	subs	r2, r2, r3
 80134cc:	69bb      	ldr	r3, [r7, #24]
 80134ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80134d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134d2:	687a      	ldr	r2, [r7, #4]
 80134d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80134d6:	69b8      	ldr	r0, [r7, #24]
 80134d8:	f000 f90a 	bl	80136f0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80134dc:	4b1d      	ldr	r3, [pc, #116]	@ (8013554 <pvPortMalloc+0x18c>)
 80134de:	681a      	ldr	r2, [r3, #0]
 80134e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134e2:	685b      	ldr	r3, [r3, #4]
 80134e4:	1ad3      	subs	r3, r2, r3
 80134e6:	4a1b      	ldr	r2, [pc, #108]	@ (8013554 <pvPortMalloc+0x18c>)
 80134e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80134ea:	4b1a      	ldr	r3, [pc, #104]	@ (8013554 <pvPortMalloc+0x18c>)
 80134ec:	681a      	ldr	r2, [r3, #0]
 80134ee:	4b1b      	ldr	r3, [pc, #108]	@ (801355c <pvPortMalloc+0x194>)
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	429a      	cmp	r2, r3
 80134f4:	d203      	bcs.n	80134fe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80134f6:	4b17      	ldr	r3, [pc, #92]	@ (8013554 <pvPortMalloc+0x18c>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	4a18      	ldr	r2, [pc, #96]	@ (801355c <pvPortMalloc+0x194>)
 80134fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80134fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013500:	685a      	ldr	r2, [r3, #4]
 8013502:	4b13      	ldr	r3, [pc, #76]	@ (8013550 <pvPortMalloc+0x188>)
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	431a      	orrs	r2, r3
 8013508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801350a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801350e:	2200      	movs	r2, #0
 8013510:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013512:	4b13      	ldr	r3, [pc, #76]	@ (8013560 <pvPortMalloc+0x198>)
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	3301      	adds	r3, #1
 8013518:	4a11      	ldr	r2, [pc, #68]	@ (8013560 <pvPortMalloc+0x198>)
 801351a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801351c:	f7ff fa36 	bl	801298c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013520:	69fb      	ldr	r3, [r7, #28]
 8013522:	f003 0307 	and.w	r3, r3, #7
 8013526:	2b00      	cmp	r3, #0
 8013528:	d00b      	beq.n	8013542 <pvPortMalloc+0x17a>
	__asm volatile
 801352a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801352e:	f383 8811 	msr	BASEPRI, r3
 8013532:	f3bf 8f6f 	isb	sy
 8013536:	f3bf 8f4f 	dsb	sy
 801353a:	60fb      	str	r3, [r7, #12]
}
 801353c:	bf00      	nop
 801353e:	bf00      	nop
 8013540:	e7fd      	b.n	801353e <pvPortMalloc+0x176>
	return pvReturn;
 8013542:	69fb      	ldr	r3, [r7, #28]
}
 8013544:	4618      	mov	r0, r3
 8013546:	3728      	adds	r7, #40	@ 0x28
 8013548:	46bd      	mov	sp, r7
 801354a:	bd80      	pop	{r7, pc}
 801354c:	2000500c 	.word	0x2000500c
 8013550:	20005020 	.word	0x20005020
 8013554:	20005010 	.word	0x20005010
 8013558:	20005004 	.word	0x20005004
 801355c:	20005014 	.word	0x20005014
 8013560:	20005018 	.word	0x20005018

08013564 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013564:	b580      	push	{r7, lr}
 8013566:	b086      	sub	sp, #24
 8013568:	af00      	add	r7, sp, #0
 801356a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	2b00      	cmp	r3, #0
 8013574:	d04f      	beq.n	8013616 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013576:	2308      	movs	r3, #8
 8013578:	425b      	negs	r3, r3
 801357a:	697a      	ldr	r2, [r7, #20]
 801357c:	4413      	add	r3, r2
 801357e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013580:	697b      	ldr	r3, [r7, #20]
 8013582:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013584:	693b      	ldr	r3, [r7, #16]
 8013586:	685a      	ldr	r2, [r3, #4]
 8013588:	4b25      	ldr	r3, [pc, #148]	@ (8013620 <vPortFree+0xbc>)
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	4013      	ands	r3, r2
 801358e:	2b00      	cmp	r3, #0
 8013590:	d10b      	bne.n	80135aa <vPortFree+0x46>
	__asm volatile
 8013592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013596:	f383 8811 	msr	BASEPRI, r3
 801359a:	f3bf 8f6f 	isb	sy
 801359e:	f3bf 8f4f 	dsb	sy
 80135a2:	60fb      	str	r3, [r7, #12]
}
 80135a4:	bf00      	nop
 80135a6:	bf00      	nop
 80135a8:	e7fd      	b.n	80135a6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80135aa:	693b      	ldr	r3, [r7, #16]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d00b      	beq.n	80135ca <vPortFree+0x66>
	__asm volatile
 80135b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135b6:	f383 8811 	msr	BASEPRI, r3
 80135ba:	f3bf 8f6f 	isb	sy
 80135be:	f3bf 8f4f 	dsb	sy
 80135c2:	60bb      	str	r3, [r7, #8]
}
 80135c4:	bf00      	nop
 80135c6:	bf00      	nop
 80135c8:	e7fd      	b.n	80135c6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80135ca:	693b      	ldr	r3, [r7, #16]
 80135cc:	685a      	ldr	r2, [r3, #4]
 80135ce:	4b14      	ldr	r3, [pc, #80]	@ (8013620 <vPortFree+0xbc>)
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	4013      	ands	r3, r2
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d01e      	beq.n	8013616 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80135d8:	693b      	ldr	r3, [r7, #16]
 80135da:	681b      	ldr	r3, [r3, #0]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d11a      	bne.n	8013616 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80135e0:	693b      	ldr	r3, [r7, #16]
 80135e2:	685a      	ldr	r2, [r3, #4]
 80135e4:	4b0e      	ldr	r3, [pc, #56]	@ (8013620 <vPortFree+0xbc>)
 80135e6:	681b      	ldr	r3, [r3, #0]
 80135e8:	43db      	mvns	r3, r3
 80135ea:	401a      	ands	r2, r3
 80135ec:	693b      	ldr	r3, [r7, #16]
 80135ee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80135f0:	f7ff f9be 	bl	8012970 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80135f4:	693b      	ldr	r3, [r7, #16]
 80135f6:	685a      	ldr	r2, [r3, #4]
 80135f8:	4b0a      	ldr	r3, [pc, #40]	@ (8013624 <vPortFree+0xc0>)
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	4413      	add	r3, r2
 80135fe:	4a09      	ldr	r2, [pc, #36]	@ (8013624 <vPortFree+0xc0>)
 8013600:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013602:	6938      	ldr	r0, [r7, #16]
 8013604:	f000 f874 	bl	80136f0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013608:	4b07      	ldr	r3, [pc, #28]	@ (8013628 <vPortFree+0xc4>)
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	3301      	adds	r3, #1
 801360e:	4a06      	ldr	r2, [pc, #24]	@ (8013628 <vPortFree+0xc4>)
 8013610:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013612:	f7ff f9bb 	bl	801298c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013616:	bf00      	nop
 8013618:	3718      	adds	r7, #24
 801361a:	46bd      	mov	sp, r7
 801361c:	bd80      	pop	{r7, pc}
 801361e:	bf00      	nop
 8013620:	20005020 	.word	0x20005020
 8013624:	20005010 	.word	0x20005010
 8013628:	2000501c 	.word	0x2000501c

0801362c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801362c:	b480      	push	{r7}
 801362e:	b085      	sub	sp, #20
 8013630:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013632:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8013636:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013638:	4b27      	ldr	r3, [pc, #156]	@ (80136d8 <prvHeapInit+0xac>)
 801363a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801363c:	68fb      	ldr	r3, [r7, #12]
 801363e:	f003 0307 	and.w	r3, r3, #7
 8013642:	2b00      	cmp	r3, #0
 8013644:	d00c      	beq.n	8013660 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013646:	68fb      	ldr	r3, [r7, #12]
 8013648:	3307      	adds	r3, #7
 801364a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	f023 0307 	bic.w	r3, r3, #7
 8013652:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013654:	68ba      	ldr	r2, [r7, #8]
 8013656:	68fb      	ldr	r3, [r7, #12]
 8013658:	1ad3      	subs	r3, r2, r3
 801365a:	4a1f      	ldr	r2, [pc, #124]	@ (80136d8 <prvHeapInit+0xac>)
 801365c:	4413      	add	r3, r2
 801365e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013664:	4a1d      	ldr	r2, [pc, #116]	@ (80136dc <prvHeapInit+0xb0>)
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801366a:	4b1c      	ldr	r3, [pc, #112]	@ (80136dc <prvHeapInit+0xb0>)
 801366c:	2200      	movs	r2, #0
 801366e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	68ba      	ldr	r2, [r7, #8]
 8013674:	4413      	add	r3, r2
 8013676:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013678:	2208      	movs	r2, #8
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	1a9b      	subs	r3, r3, r2
 801367e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	f023 0307 	bic.w	r3, r3, #7
 8013686:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	4a15      	ldr	r2, [pc, #84]	@ (80136e0 <prvHeapInit+0xb4>)
 801368c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801368e:	4b14      	ldr	r3, [pc, #80]	@ (80136e0 <prvHeapInit+0xb4>)
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	2200      	movs	r2, #0
 8013694:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013696:	4b12      	ldr	r3, [pc, #72]	@ (80136e0 <prvHeapInit+0xb4>)
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	2200      	movs	r2, #0
 801369c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80136a2:	683b      	ldr	r3, [r7, #0]
 80136a4:	68fa      	ldr	r2, [r7, #12]
 80136a6:	1ad2      	subs	r2, r2, r3
 80136a8:	683b      	ldr	r3, [r7, #0]
 80136aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80136ac:	4b0c      	ldr	r3, [pc, #48]	@ (80136e0 <prvHeapInit+0xb4>)
 80136ae:	681a      	ldr	r2, [r3, #0]
 80136b0:	683b      	ldr	r3, [r7, #0]
 80136b2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80136b4:	683b      	ldr	r3, [r7, #0]
 80136b6:	685b      	ldr	r3, [r3, #4]
 80136b8:	4a0a      	ldr	r2, [pc, #40]	@ (80136e4 <prvHeapInit+0xb8>)
 80136ba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80136bc:	683b      	ldr	r3, [r7, #0]
 80136be:	685b      	ldr	r3, [r3, #4]
 80136c0:	4a09      	ldr	r2, [pc, #36]	@ (80136e8 <prvHeapInit+0xbc>)
 80136c2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80136c4:	4b09      	ldr	r3, [pc, #36]	@ (80136ec <prvHeapInit+0xc0>)
 80136c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80136ca:	601a      	str	r2, [r3, #0]
}
 80136cc:	bf00      	nop
 80136ce:	3714      	adds	r7, #20
 80136d0:	46bd      	mov	sp, r7
 80136d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136d6:	4770      	bx	lr
 80136d8:	20001004 	.word	0x20001004
 80136dc:	20005004 	.word	0x20005004
 80136e0:	2000500c 	.word	0x2000500c
 80136e4:	20005014 	.word	0x20005014
 80136e8:	20005010 	.word	0x20005010
 80136ec:	20005020 	.word	0x20005020

080136f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80136f0:	b480      	push	{r7}
 80136f2:	b085      	sub	sp, #20
 80136f4:	af00      	add	r7, sp, #0
 80136f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80136f8:	4b28      	ldr	r3, [pc, #160]	@ (801379c <prvInsertBlockIntoFreeList+0xac>)
 80136fa:	60fb      	str	r3, [r7, #12]
 80136fc:	e002      	b.n	8013704 <prvInsertBlockIntoFreeList+0x14>
 80136fe:	68fb      	ldr	r3, [r7, #12]
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	60fb      	str	r3, [r7, #12]
 8013704:	68fb      	ldr	r3, [r7, #12]
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	687a      	ldr	r2, [r7, #4]
 801370a:	429a      	cmp	r2, r3
 801370c:	d8f7      	bhi.n	80136fe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	685b      	ldr	r3, [r3, #4]
 8013716:	68ba      	ldr	r2, [r7, #8]
 8013718:	4413      	add	r3, r2
 801371a:	687a      	ldr	r2, [r7, #4]
 801371c:	429a      	cmp	r2, r3
 801371e:	d108      	bne.n	8013732 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	685a      	ldr	r2, [r3, #4]
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	685b      	ldr	r3, [r3, #4]
 8013728:	441a      	add	r2, r3
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	685b      	ldr	r3, [r3, #4]
 801373a:	68ba      	ldr	r2, [r7, #8]
 801373c:	441a      	add	r2, r3
 801373e:	68fb      	ldr	r3, [r7, #12]
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	429a      	cmp	r2, r3
 8013744:	d118      	bne.n	8013778 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	681a      	ldr	r2, [r3, #0]
 801374a:	4b15      	ldr	r3, [pc, #84]	@ (80137a0 <prvInsertBlockIntoFreeList+0xb0>)
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	429a      	cmp	r2, r3
 8013750:	d00d      	beq.n	801376e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	685a      	ldr	r2, [r3, #4]
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	685b      	ldr	r3, [r3, #4]
 801375c:	441a      	add	r2, r3
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	681a      	ldr	r2, [r3, #0]
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	601a      	str	r2, [r3, #0]
 801376c:	e008      	b.n	8013780 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801376e:	4b0c      	ldr	r3, [pc, #48]	@ (80137a0 <prvInsertBlockIntoFreeList+0xb0>)
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	601a      	str	r2, [r3, #0]
 8013776:	e003      	b.n	8013780 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	681a      	ldr	r2, [r3, #0]
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8013780:	68fa      	ldr	r2, [r7, #12]
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	429a      	cmp	r2, r3
 8013786:	d002      	beq.n	801378e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	687a      	ldr	r2, [r7, #4]
 801378c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801378e:	bf00      	nop
 8013790:	3714      	adds	r7, #20
 8013792:	46bd      	mov	sp, r7
 8013794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013798:	4770      	bx	lr
 801379a:	bf00      	nop
 801379c:	20005004 	.word	0x20005004
 80137a0:	2000500c 	.word	0x2000500c

080137a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80137a4:	b580      	push	{r7, lr}
 80137a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80137a8:	2200      	movs	r2, #0
 80137aa:	4912      	ldr	r1, [pc, #72]	@ (80137f4 <MX_USB_DEVICE_Init+0x50>)
 80137ac:	4812      	ldr	r0, [pc, #72]	@ (80137f8 <MX_USB_DEVICE_Init+0x54>)
 80137ae:	f7fd fa02 	bl	8010bb6 <USBD_Init>
 80137b2:	4603      	mov	r3, r0
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d001      	beq.n	80137bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80137b8:	f7ee fb8e 	bl	8001ed8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 80137bc:	490f      	ldr	r1, [pc, #60]	@ (80137fc <MX_USB_DEVICE_Init+0x58>)
 80137be:	480e      	ldr	r0, [pc, #56]	@ (80137f8 <MX_USB_DEVICE_Init+0x54>)
 80137c0:	f7fd fa29 	bl	8010c16 <USBD_RegisterClass>
 80137c4:	4603      	mov	r3, r0
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d001      	beq.n	80137ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80137ca:	f7ee fb85 	bl	8001ed8 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 80137ce:	490c      	ldr	r1, [pc, #48]	@ (8013800 <MX_USB_DEVICE_Init+0x5c>)
 80137d0:	4809      	ldr	r0, [pc, #36]	@ (80137f8 <MX_USB_DEVICE_Init+0x54>)
 80137d2:	f7fb fca7 	bl	800f124 <USBD_MSC_RegisterStorage>
 80137d6:	4603      	mov	r3, r0
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d001      	beq.n	80137e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80137dc:	f7ee fb7c 	bl	8001ed8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80137e0:	4805      	ldr	r0, [pc, #20]	@ (80137f8 <MX_USB_DEVICE_Init+0x54>)
 80137e2:	f7fd fa4e 	bl	8010c82 <USBD_Start>
 80137e6:	4603      	mov	r3, r0
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d001      	beq.n	80137f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80137ec:	f7ee fb74 	bl	8001ed8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80137f0:	bf00      	nop
 80137f2:	bd80      	pop	{r7, pc}
 80137f4:	200000c4 	.word	0x200000c4
 80137f8:	20005024 	.word	0x20005024
 80137fc:	20000040 	.word	0x20000040
 8013800:	20000124 	.word	0x20000124

08013804 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013804:	b480      	push	{r7}
 8013806:	b083      	sub	sp, #12
 8013808:	af00      	add	r7, sp, #0
 801380a:	4603      	mov	r3, r0
 801380c:	6039      	str	r1, [r7, #0]
 801380e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	2212      	movs	r2, #18
 8013814:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8013816:	4b03      	ldr	r3, [pc, #12]	@ (8013824 <USBD_FS_DeviceDescriptor+0x20>)
}
 8013818:	4618      	mov	r0, r3
 801381a:	370c      	adds	r7, #12
 801381c:	46bd      	mov	sp, r7
 801381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013822:	4770      	bx	lr
 8013824:	200000e4 	.word	0x200000e4

08013828 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013828:	b480      	push	{r7}
 801382a:	b083      	sub	sp, #12
 801382c:	af00      	add	r7, sp, #0
 801382e:	4603      	mov	r3, r0
 8013830:	6039      	str	r1, [r7, #0]
 8013832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8013834:	683b      	ldr	r3, [r7, #0]
 8013836:	2204      	movs	r2, #4
 8013838:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801383a:	4b03      	ldr	r3, [pc, #12]	@ (8013848 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801383c:	4618      	mov	r0, r3
 801383e:	370c      	adds	r7, #12
 8013840:	46bd      	mov	sp, r7
 8013842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013846:	4770      	bx	lr
 8013848:	20000104 	.word	0x20000104

0801384c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b082      	sub	sp, #8
 8013850:	af00      	add	r7, sp, #0
 8013852:	4603      	mov	r3, r0
 8013854:	6039      	str	r1, [r7, #0]
 8013856:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013858:	79fb      	ldrb	r3, [r7, #7]
 801385a:	2b00      	cmp	r3, #0
 801385c:	d105      	bne.n	801386a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801385e:	683a      	ldr	r2, [r7, #0]
 8013860:	4907      	ldr	r1, [pc, #28]	@ (8013880 <USBD_FS_ProductStrDescriptor+0x34>)
 8013862:	4808      	ldr	r0, [pc, #32]	@ (8013884 <USBD_FS_ProductStrDescriptor+0x38>)
 8013864:	f7fe fb56 	bl	8011f14 <USBD_GetString>
 8013868:	e004      	b.n	8013874 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801386a:	683a      	ldr	r2, [r7, #0]
 801386c:	4904      	ldr	r1, [pc, #16]	@ (8013880 <USBD_FS_ProductStrDescriptor+0x34>)
 801386e:	4805      	ldr	r0, [pc, #20]	@ (8013884 <USBD_FS_ProductStrDescriptor+0x38>)
 8013870:	f7fe fb50 	bl	8011f14 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013874:	4b02      	ldr	r3, [pc, #8]	@ (8013880 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8013876:	4618      	mov	r0, r3
 8013878:	3708      	adds	r7, #8
 801387a:	46bd      	mov	sp, r7
 801387c:	bd80      	pop	{r7, pc}
 801387e:	bf00      	nop
 8013880:	20005300 	.word	0x20005300
 8013884:	08018eb4 	.word	0x08018eb4

08013888 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b082      	sub	sp, #8
 801388c:	af00      	add	r7, sp, #0
 801388e:	4603      	mov	r3, r0
 8013890:	6039      	str	r1, [r7, #0]
 8013892:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8013894:	683a      	ldr	r2, [r7, #0]
 8013896:	4904      	ldr	r1, [pc, #16]	@ (80138a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013898:	4804      	ldr	r0, [pc, #16]	@ (80138ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801389a:	f7fe fb3b 	bl	8011f14 <USBD_GetString>
  return USBD_StrDesc;
 801389e:	4b02      	ldr	r3, [pc, #8]	@ (80138a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80138a0:	4618      	mov	r0, r3
 80138a2:	3708      	adds	r7, #8
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bd80      	pop	{r7, pc}
 80138a8:	20005300 	.word	0x20005300
 80138ac:	08018ec8 	.word	0x08018ec8

080138b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80138b0:	b580      	push	{r7, lr}
 80138b2:	b082      	sub	sp, #8
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	4603      	mov	r3, r0
 80138b8:	6039      	str	r1, [r7, #0]
 80138ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80138bc:	683b      	ldr	r3, [r7, #0]
 80138be:	221a      	movs	r2, #26
 80138c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80138c2:	f000 f855 	bl	8013970 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80138c6:	4b02      	ldr	r3, [pc, #8]	@ (80138d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80138c8:	4618      	mov	r0, r3
 80138ca:	3708      	adds	r7, #8
 80138cc:	46bd      	mov	sp, r7
 80138ce:	bd80      	pop	{r7, pc}
 80138d0:	20000108 	.word	0x20000108

080138d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80138d4:	b580      	push	{r7, lr}
 80138d6:	b082      	sub	sp, #8
 80138d8:	af00      	add	r7, sp, #0
 80138da:	4603      	mov	r3, r0
 80138dc:	6039      	str	r1, [r7, #0]
 80138de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80138e0:	79fb      	ldrb	r3, [r7, #7]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d105      	bne.n	80138f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80138e6:	683a      	ldr	r2, [r7, #0]
 80138e8:	4907      	ldr	r1, [pc, #28]	@ (8013908 <USBD_FS_ConfigStrDescriptor+0x34>)
 80138ea:	4808      	ldr	r0, [pc, #32]	@ (801390c <USBD_FS_ConfigStrDescriptor+0x38>)
 80138ec:	f7fe fb12 	bl	8011f14 <USBD_GetString>
 80138f0:	e004      	b.n	80138fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80138f2:	683a      	ldr	r2, [r7, #0]
 80138f4:	4904      	ldr	r1, [pc, #16]	@ (8013908 <USBD_FS_ConfigStrDescriptor+0x34>)
 80138f6:	4805      	ldr	r0, [pc, #20]	@ (801390c <USBD_FS_ConfigStrDescriptor+0x38>)
 80138f8:	f7fe fb0c 	bl	8011f14 <USBD_GetString>
  }
  return USBD_StrDesc;
 80138fc:	4b02      	ldr	r3, [pc, #8]	@ (8013908 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80138fe:	4618      	mov	r0, r3
 8013900:	3708      	adds	r7, #8
 8013902:	46bd      	mov	sp, r7
 8013904:	bd80      	pop	{r7, pc}
 8013906:	bf00      	nop
 8013908:	20005300 	.word	0x20005300
 801390c:	08018edc 	.word	0x08018edc

08013910 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013910:	b580      	push	{r7, lr}
 8013912:	b082      	sub	sp, #8
 8013914:	af00      	add	r7, sp, #0
 8013916:	4603      	mov	r3, r0
 8013918:	6039      	str	r1, [r7, #0]
 801391a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801391c:	79fb      	ldrb	r3, [r7, #7]
 801391e:	2b00      	cmp	r3, #0
 8013920:	d105      	bne.n	801392e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8013922:	683a      	ldr	r2, [r7, #0]
 8013924:	4907      	ldr	r1, [pc, #28]	@ (8013944 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013926:	4808      	ldr	r0, [pc, #32]	@ (8013948 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013928:	f7fe faf4 	bl	8011f14 <USBD_GetString>
 801392c:	e004      	b.n	8013938 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801392e:	683a      	ldr	r2, [r7, #0]
 8013930:	4904      	ldr	r1, [pc, #16]	@ (8013944 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8013932:	4805      	ldr	r0, [pc, #20]	@ (8013948 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8013934:	f7fe faee 	bl	8011f14 <USBD_GetString>
  }
  return USBD_StrDesc;
 8013938:	4b02      	ldr	r3, [pc, #8]	@ (8013944 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801393a:	4618      	mov	r0, r3
 801393c:	3708      	adds	r7, #8
 801393e:	46bd      	mov	sp, r7
 8013940:	bd80      	pop	{r7, pc}
 8013942:	bf00      	nop
 8013944:	20005300 	.word	0x20005300
 8013948:	08018ee8 	.word	0x08018ee8

0801394c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801394c:	b480      	push	{r7}
 801394e:	b083      	sub	sp, #12
 8013950:	af00      	add	r7, sp, #0
 8013952:	4603      	mov	r3, r0
 8013954:	6039      	str	r1, [r7, #0]
 8013956:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8013958:	683b      	ldr	r3, [r7, #0]
 801395a:	220c      	movs	r2, #12
 801395c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801395e:	4b03      	ldr	r3, [pc, #12]	@ (801396c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8013960:	4618      	mov	r0, r3
 8013962:	370c      	adds	r7, #12
 8013964:	46bd      	mov	sp, r7
 8013966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801396a:	4770      	bx	lr
 801396c:	200000f8 	.word	0x200000f8

08013970 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013970:	b580      	push	{r7, lr}
 8013972:	b084      	sub	sp, #16
 8013974:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8013976:	4b0f      	ldr	r3, [pc, #60]	@ (80139b4 <Get_SerialNum+0x44>)
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801397c:	4b0e      	ldr	r3, [pc, #56]	@ (80139b8 <Get_SerialNum+0x48>)
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013982:	4b0e      	ldr	r3, [pc, #56]	@ (80139bc <Get_SerialNum+0x4c>)
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8013988:	68fa      	ldr	r2, [r7, #12]
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	4413      	add	r3, r2
 801398e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	2b00      	cmp	r3, #0
 8013994:	d009      	beq.n	80139aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8013996:	2208      	movs	r2, #8
 8013998:	4909      	ldr	r1, [pc, #36]	@ (80139c0 <Get_SerialNum+0x50>)
 801399a:	68f8      	ldr	r0, [r7, #12]
 801399c:	f000 f814 	bl	80139c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80139a0:	2204      	movs	r2, #4
 80139a2:	4908      	ldr	r1, [pc, #32]	@ (80139c4 <Get_SerialNum+0x54>)
 80139a4:	68b8      	ldr	r0, [r7, #8]
 80139a6:	f000 f80f 	bl	80139c8 <IntToUnicode>
  }
}
 80139aa:	bf00      	nop
 80139ac:	3710      	adds	r7, #16
 80139ae:	46bd      	mov	sp, r7
 80139b0:	bd80      	pop	{r7, pc}
 80139b2:	bf00      	nop
 80139b4:	1fff7590 	.word	0x1fff7590
 80139b8:	1fff7594 	.word	0x1fff7594
 80139bc:	1fff7598 	.word	0x1fff7598
 80139c0:	2000010a 	.word	0x2000010a
 80139c4:	2000011a 	.word	0x2000011a

080139c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80139c8:	b480      	push	{r7}
 80139ca:	b087      	sub	sp, #28
 80139cc:	af00      	add	r7, sp, #0
 80139ce:	60f8      	str	r0, [r7, #12]
 80139d0:	60b9      	str	r1, [r7, #8]
 80139d2:	4613      	mov	r3, r2
 80139d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80139d6:	2300      	movs	r3, #0
 80139d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80139da:	2300      	movs	r3, #0
 80139dc:	75fb      	strb	r3, [r7, #23]
 80139de:	e027      	b.n	8013a30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	0f1b      	lsrs	r3, r3, #28
 80139e4:	2b09      	cmp	r3, #9
 80139e6:	d80b      	bhi.n	8013a00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	0f1b      	lsrs	r3, r3, #28
 80139ec:	b2da      	uxtb	r2, r3
 80139ee:	7dfb      	ldrb	r3, [r7, #23]
 80139f0:	005b      	lsls	r3, r3, #1
 80139f2:	4619      	mov	r1, r3
 80139f4:	68bb      	ldr	r3, [r7, #8]
 80139f6:	440b      	add	r3, r1
 80139f8:	3230      	adds	r2, #48	@ 0x30
 80139fa:	b2d2      	uxtb	r2, r2
 80139fc:	701a      	strb	r2, [r3, #0]
 80139fe:	e00a      	b.n	8013a16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	0f1b      	lsrs	r3, r3, #28
 8013a04:	b2da      	uxtb	r2, r3
 8013a06:	7dfb      	ldrb	r3, [r7, #23]
 8013a08:	005b      	lsls	r3, r3, #1
 8013a0a:	4619      	mov	r1, r3
 8013a0c:	68bb      	ldr	r3, [r7, #8]
 8013a0e:	440b      	add	r3, r1
 8013a10:	3237      	adds	r2, #55	@ 0x37
 8013a12:	b2d2      	uxtb	r2, r2
 8013a14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8013a16:	68fb      	ldr	r3, [r7, #12]
 8013a18:	011b      	lsls	r3, r3, #4
 8013a1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8013a1c:	7dfb      	ldrb	r3, [r7, #23]
 8013a1e:	005b      	lsls	r3, r3, #1
 8013a20:	3301      	adds	r3, #1
 8013a22:	68ba      	ldr	r2, [r7, #8]
 8013a24:	4413      	add	r3, r2
 8013a26:	2200      	movs	r2, #0
 8013a28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8013a2a:	7dfb      	ldrb	r3, [r7, #23]
 8013a2c:	3301      	adds	r3, #1
 8013a2e:	75fb      	strb	r3, [r7, #23]
 8013a30:	7dfa      	ldrb	r2, [r7, #23]
 8013a32:	79fb      	ldrb	r3, [r7, #7]
 8013a34:	429a      	cmp	r2, r3
 8013a36:	d3d3      	bcc.n	80139e0 <IntToUnicode+0x18>
  }
}
 8013a38:	bf00      	nop
 8013a3a:	bf00      	nop
 8013a3c:	371c      	adds	r7, #28
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a44:	4770      	bx	lr

08013a46 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8013a46:	b480      	push	{r7}
 8013a48:	b083      	sub	sp, #12
 8013a4a:	af00      	add	r7, sp, #0
 8013a4c:	4603      	mov	r3, r0
 8013a4e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8013a50:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8013a52:	4618      	mov	r0, r3
 8013a54:	370c      	adds	r7, #12
 8013a56:	46bd      	mov	sp, r7
 8013a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a5c:	4770      	bx	lr

08013a5e <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8013a5e:	b480      	push	{r7}
 8013a60:	b085      	sub	sp, #20
 8013a62:	af00      	add	r7, sp, #0
 8013a64:	4603      	mov	r3, r0
 8013a66:	60b9      	str	r1, [r7, #8]
 8013a68:	607a      	str	r2, [r7, #4]
 8013a6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR-1;
 8013a6c:	68bb      	ldr	r3, [r7, #8]
 8013a6e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013a72:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a7a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 8013a7c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8013a7e:	4618      	mov	r0, r3
 8013a80:	3714      	adds	r7, #20
 8013a82:	46bd      	mov	sp, r7
 8013a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a88:	4770      	bx	lr

08013a8a <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8013a8a:	b480      	push	{r7}
 8013a8c:	b083      	sub	sp, #12
 8013a8e:	af00      	add	r7, sp, #0
 8013a90:	4603      	mov	r3, r0
 8013a92:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8013a94:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8013a96:	4618      	mov	r0, r3
 8013a98:	370c      	adds	r7, #12
 8013a9a:	46bd      	mov	sp, r7
 8013a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aa0:	4770      	bx	lr

08013aa2 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8013aa2:	b480      	push	{r7}
 8013aa4:	b083      	sub	sp, #12
 8013aa6:	af00      	add	r7, sp, #0
 8013aa8:	4603      	mov	r3, r0
 8013aaa:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8013aac:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8013aae:	4618      	mov	r0, r3
 8013ab0:	370c      	adds	r7, #12
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab8:	4770      	bx	lr
	...

08013abc <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8013abc:	b580      	push	{r7, lr}
 8013abe:	b08a      	sub	sp, #40	@ 0x28
 8013ac0:	af02      	add	r7, sp, #8
 8013ac2:	60b9      	str	r1, [r7, #8]
 8013ac4:	607a      	str	r2, [r7, #4]
 8013ac6:	461a      	mov	r2, r3
 8013ac8:	4603      	mov	r3, r0
 8013aca:	73fb      	strb	r3, [r7, #15]
 8013acc:	4613      	mov	r3, r2
 8013ace:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	  for (uint32_t i = 0; i < blk_len; i++)
 8013ad0:	2300      	movs	r3, #0
 8013ad2:	61fb      	str	r3, [r7, #28]
 8013ad4:	e034      	b.n	8013b40 <STORAGE_Read_FS+0x84>
	  {
	    uint32_t logical_block = blk_addr + i;
 8013ad6:	687a      	ldr	r2, [r7, #4]
 8013ad8:	69fb      	ldr	r3, [r7, #28]
 8013ada:	4413      	add	r3, r2
 8013adc:	61bb      	str	r3, [r7, #24]
	    uint32_t page_index    = logical_block * 2;
 8013ade:	69bb      	ldr	r3, [r7, #24]
 8013ae0:	005b      	lsls	r3, r3, #1
 8013ae2:	617b      	str	r3, [r7, #20]

	    // 1er 256
	    if (SPIF_ReadPage(&hspif1, page_index,(uint8_t *) buf+i * 512, 256, 0) != true)
 8013ae4:	69fb      	ldr	r3, [r7, #28]
 8013ae6:	025b      	lsls	r3, r3, #9
 8013ae8:	68ba      	ldr	r2, [r7, #8]
 8013aea:	441a      	add	r2, r3
 8013aec:	2300      	movs	r3, #0
 8013aee:	9300      	str	r3, [sp, #0]
 8013af0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013af4:	6979      	ldr	r1, [r7, #20]
 8013af6:	4817      	ldr	r0, [pc, #92]	@ (8013b54 <STORAGE_Read_FS+0x98>)
 8013af8:	f7f1 f9ad 	bl	8004e56 <SPIF_ReadPage>
 8013afc:	4603      	mov	r3, r0
 8013afe:	f083 0301 	eor.w	r3, r3, #1
 8013b02:	b2db      	uxtb	r3, r3
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d001      	beq.n	8013b0c <STORAGE_Read_FS+0x50>
	      return USBD_FAIL;
 8013b08:	2303      	movs	r3, #3
 8013b0a:	e01e      	b.n	8013b4a <STORAGE_Read_FS+0x8e>

	    // 2me 256
	    if (SPIF_ReadPage(&hspif1, page_index + 1,(uint8_t *) buf + i * 512 + 256, 256, 0) != true)
 8013b0c:	697b      	ldr	r3, [r7, #20]
 8013b0e:	1c59      	adds	r1, r3, #1
 8013b10:	69fb      	ldr	r3, [r7, #28]
 8013b12:	025b      	lsls	r3, r3, #9
 8013b14:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8013b18:	68ba      	ldr	r2, [r7, #8]
 8013b1a:	441a      	add	r2, r3
 8013b1c:	2300      	movs	r3, #0
 8013b1e:	9300      	str	r3, [sp, #0]
 8013b20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013b24:	480b      	ldr	r0, [pc, #44]	@ (8013b54 <STORAGE_Read_FS+0x98>)
 8013b26:	f7f1 f996 	bl	8004e56 <SPIF_ReadPage>
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	f083 0301 	eor.w	r3, r3, #1
 8013b30:	b2db      	uxtb	r3, r3
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d001      	beq.n	8013b3a <STORAGE_Read_FS+0x7e>
	      return USBD_FAIL;
 8013b36:	2303      	movs	r3, #3
 8013b38:	e007      	b.n	8013b4a <STORAGE_Read_FS+0x8e>
	  for (uint32_t i = 0; i < blk_len; i++)
 8013b3a:	69fb      	ldr	r3, [r7, #28]
 8013b3c:	3301      	adds	r3, #1
 8013b3e:	61fb      	str	r3, [r7, #28]
 8013b40:	89bb      	ldrh	r3, [r7, #12]
 8013b42:	69fa      	ldr	r2, [r7, #28]
 8013b44:	429a      	cmp	r2, r3
 8013b46:	d3c6      	bcc.n	8013ad6 <STORAGE_Read_FS+0x1a>
	  }
	  return USBD_OK;
 8013b48:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8013b4a:	4618      	mov	r0, r3
 8013b4c:	3720      	adds	r7, #32
 8013b4e:	46bd      	mov	sp, r7
 8013b50:	bd80      	pop	{r7, pc}
 8013b52:	bf00      	nop
 8013b54:	200007ec 	.word	0x200007ec

08013b58 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8013b58:	b580      	push	{r7, lr}
 8013b5a:	b090      	sub	sp, #64	@ 0x40
 8013b5c:	af02      	add	r7, sp, #8
 8013b5e:	60b9      	str	r1, [r7, #8]
 8013b60:	607a      	str	r2, [r7, #4]
 8013b62:	461a      	mov	r2, r3
 8013b64:	4603      	mov	r3, r0
 8013b66:	73fb      	strb	r3, [r7, #15]
 8013b68:	4613      	mov	r3, r2
 8013b6a:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
    uint32_t first_blk = blk_addr;
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t last_blk  = blk_addr + blk_len - 1;
 8013b70:	89ba      	ldrh	r2, [r7, #12]
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	4413      	add	r3, r2
 8013b76:	3b01      	subs	r3, #1
 8013b78:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while (first_blk <= last_blk)
 8013b7a:	e060      	b.n	8013c3e <STORAGE_Write_FS+0xe6>
    {
        uint32_t sector_idx      = first_blk / 8;          // 8 blocs de 512 par secteur
 8013b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b7e:	08db      	lsrs	r3, r3, #3
 8013b80:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t first_blk_in_se = sector_idx * 8;
 8013b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b84:	00db      	lsls	r3, r3, #3
 8013b86:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t last_blk_in_se  = first_blk_in_se + 7;
 8013b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b8a:	3307      	adds	r3, #7
 8013b8c:	623b      	str	r3, [r7, #32]

        // bornes dans ce secteur
        uint32_t blk_start = first_blk;
 8013b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b90:	61fb      	str	r3, [r7, #28]
        uint32_t blk_end   = (last_blk < last_blk_in_se) ? last_blk : last_blk_in_se;
 8013b92:	6a3a      	ldr	r2, [r7, #32]
 8013b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013b96:	4293      	cmp	r3, r2
 8013b98:	bf28      	it	cs
 8013b9a:	4613      	movcs	r3, r2
 8013b9c:	61bb      	str	r3, [r7, #24]

        // 1) lire le secteur complet
        if (!SPIF_ReadSector(&hspif1, sector_idx, sector_buffer, 4096, 0)){
 8013b9e:	2300      	movs	r3, #0
 8013ba0:	9300      	str	r3, [sp, #0]
 8013ba2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8013c50 <STORAGE_Write_FS+0xf8>)
 8013ba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013baa:	482a      	ldr	r0, [pc, #168]	@ (8013c54 <STORAGE_Write_FS+0xfc>)
 8013bac:	f7f1 f97e 	bl	8004eac <SPIF_ReadSector>
 8013bb0:	4603      	mov	r3, r0
 8013bb2:	f083 0301 	eor.w	r3, r3, #1
 8013bb6:	b2db      	uxtb	r3, r3
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d001      	beq.n	8013bc0 <STORAGE_Write_FS+0x68>
            return USBD_FAIL;
 8013bbc:	2303      	movs	r3, #3
 8013bbe:	e043      	b.n	8013c48 <STORAGE_Write_FS+0xf0>
        }

        // 2) pour tous les blocs de ce secteur, patcher les 512B
        for (uint32_t b = blk_start; b <= blk_end; b++)
 8013bc0:	69fb      	ldr	r3, [r7, #28]
 8013bc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8013bc4:	e017      	b.n	8013bf6 <STORAGE_Write_FS+0x9e>
        {
            uint32_t offset_in_sector = (b % 8) * STORAGE_BLK_SIZ;
 8013bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bc8:	f003 0307 	and.w	r3, r3, #7
 8013bcc:	025b      	lsls	r3, r3, #9
 8013bce:	617b      	str	r3, [r7, #20]
            uint32_t buf_index        = (b - blk_addr) * STORAGE_BLK_SIZ;
 8013bd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	1ad3      	subs	r3, r2, r3
 8013bd6:	025b      	lsls	r3, r3, #9
 8013bd8:	613b      	str	r3, [r7, #16]

            memcpy(sector_buffer + offset_in_sector,buf + buf_index,STORAGE_BLK_SIZ);
 8013bda:	697b      	ldr	r3, [r7, #20]
 8013bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8013c50 <STORAGE_Write_FS+0xf8>)
 8013bde:	1898      	adds	r0, r3, r2
 8013be0:	68ba      	ldr	r2, [r7, #8]
 8013be2:	693b      	ldr	r3, [r7, #16]
 8013be4:	4413      	add	r3, r2
 8013be6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013bea:	4619      	mov	r1, r3
 8013bec:	f001 fc9b 	bl	8015526 <memcpy>
        for (uint32_t b = blk_start; b <= blk_end; b++)
 8013bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bf2:	3301      	adds	r3, #1
 8013bf4:	633b      	str	r3, [r7, #48]	@ 0x30
 8013bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013bf8:	69bb      	ldr	r3, [r7, #24]
 8013bfa:	429a      	cmp	r2, r3
 8013bfc:	d9e3      	bls.n	8013bc6 <STORAGE_Write_FS+0x6e>
        }

        // 3) effacer secteur
        if (!SPIF_EraseSector(&hspif1, sector_idx)){
 8013bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013c00:	4814      	ldr	r0, [pc, #80]	@ (8013c54 <STORAGE_Write_FS+0xfc>)
 8013c02:	f7f1 f83b 	bl	8004c7c <SPIF_EraseSector>
 8013c06:	4603      	mov	r3, r0
 8013c08:	f083 0301 	eor.w	r3, r3, #1
 8013c0c:	b2db      	uxtb	r3, r3
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	d001      	beq.n	8013c16 <STORAGE_Write_FS+0xbe>
            return USBD_FAIL;
 8013c12:	2303      	movs	r3, #3
 8013c14:	e018      	b.n	8013c48 <STORAGE_Write_FS+0xf0>
        }

        // 4) rcrire secteur complet
        if (!SPIF_WriteSector(&hspif1, sector_idx, sector_buffer, 4096, 0)){
 8013c16:	2300      	movs	r3, #0
 8013c18:	9300      	str	r3, [sp, #0]
 8013c1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013c1e:	4a0c      	ldr	r2, [pc, #48]	@ (8013c50 <STORAGE_Write_FS+0xf8>)
 8013c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013c22:	480c      	ldr	r0, [pc, #48]	@ (8013c54 <STORAGE_Write_FS+0xfc>)
 8013c24:	f7f1 f8ad 	bl	8004d82 <SPIF_WriteSector>
 8013c28:	4603      	mov	r3, r0
 8013c2a:	f083 0301 	eor.w	r3, r3, #1
 8013c2e:	b2db      	uxtb	r3, r3
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d001      	beq.n	8013c38 <STORAGE_Write_FS+0xe0>
            return USBD_FAIL;
 8013c34:	2303      	movs	r3, #3
 8013c36:	e007      	b.n	8013c48 <STORAGE_Write_FS+0xf0>
        }

        // passer au premier bloc du secteur suivant
        first_blk = blk_end + 1;
 8013c38:	69bb      	ldr	r3, [r7, #24]
 8013c3a:	3301      	adds	r3, #1
 8013c3c:	637b      	str	r3, [r7, #52]	@ 0x34
    while (first_blk <= last_blk)
 8013c3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c42:	429a      	cmp	r2, r3
 8013c44:	d99a      	bls.n	8013b7c <STORAGE_Write_FS+0x24>
    }

    return USBD_OK;
 8013c46:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8013c48:	4618      	mov	r0, r3
 8013c4a:	3738      	adds	r7, #56	@ 0x38
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	bd80      	pop	{r7, pc}
 8013c50:	20005500 	.word	0x20005500
 8013c54:	200007ec 	.word	0x200007ec

08013c58 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8013c58:	b480      	push	{r7}
 8013c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8013c5c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8013c5e:	4618      	mov	r0, r3
 8013c60:	46bd      	mov	sp, r7
 8013c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c66:	4770      	bx	lr

08013c68 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8013c68:	b580      	push	{r7, lr}
 8013c6a:	b098      	sub	sp, #96	@ 0x60
 8013c6c:	af00      	add	r7, sp, #0
 8013c6e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8013c70:	f107 030c 	add.w	r3, r7, #12
 8013c74:	2254      	movs	r2, #84	@ 0x54
 8013c76:	2100      	movs	r1, #0
 8013c78:	4618      	mov	r0, r3
 8013c7a:	f001 fb76 	bl	801536a <memset>
  if(pcdHandle->Instance==USB)
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	681b      	ldr	r3, [r3, #0]
 8013c82:	4a15      	ldr	r2, [pc, #84]	@ (8013cd8 <HAL_PCD_MspInit+0x70>)
 8013c84:	4293      	cmp	r3, r2
 8013c86:	d122      	bne.n	8013cce <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8013c88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013c8c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8013c8e:	2300      	movs	r3, #0
 8013c90:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8013c92:	f107 030c 	add.w	r3, r7, #12
 8013c96:	4618      	mov	r0, r3
 8013c98:	f7f6 f88c 	bl	8009db4 <HAL_RCCEx_PeriphCLKConfig>
 8013c9c:	4603      	mov	r3, r0
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d001      	beq.n	8013ca6 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8013ca2:	f7ee f919 	bl	8001ed8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8013ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8013cdc <HAL_PCD_MspInit+0x74>)
 8013ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013caa:	4a0c      	ldr	r2, [pc, #48]	@ (8013cdc <HAL_PCD_MspInit+0x74>)
 8013cac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8013cb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8013cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8013cdc <HAL_PCD_MspInit+0x74>)
 8013cb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013cb6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013cba:	60bb      	str	r3, [r7, #8]
 8013cbc:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 5, 0);
 8013cbe:	2200      	movs	r2, #0
 8013cc0:	2105      	movs	r1, #5
 8013cc2:	2043      	movs	r0, #67	@ 0x43
 8013cc4:	f7f2 fb36 	bl	8006334 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8013cc8:	2043      	movs	r0, #67	@ 0x43
 8013cca:	f7f2 fb4f 	bl	800636c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8013cce:	bf00      	nop
 8013cd0:	3760      	adds	r7, #96	@ 0x60
 8013cd2:	46bd      	mov	sp, r7
 8013cd4:	bd80      	pop	{r7, pc}
 8013cd6:	bf00      	nop
 8013cd8:	40006800 	.word	0x40006800
 8013cdc:	40021000 	.word	0x40021000

08013ce0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013ce0:	b580      	push	{r7, lr}
 8013ce2:	b082      	sub	sp, #8
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8013cf4:	4619      	mov	r1, r3
 8013cf6:	4610      	mov	r0, r2
 8013cf8:	f7fd f810 	bl	8010d1c <USBD_LL_SetupStage>
}
 8013cfc:	bf00      	nop
 8013cfe:	3708      	adds	r7, #8
 8013d00:	46bd      	mov	sp, r7
 8013d02:	bd80      	pop	{r7, pc}

08013d04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b082      	sub	sp, #8
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
 8013d0c:	460b      	mov	r3, r1
 8013d0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8013d16:	78fa      	ldrb	r2, [r7, #3]
 8013d18:	6879      	ldr	r1, [r7, #4]
 8013d1a:	4613      	mov	r3, r2
 8013d1c:	009b      	lsls	r3, r3, #2
 8013d1e:	4413      	add	r3, r2
 8013d20:	00db      	lsls	r3, r3, #3
 8013d22:	440b      	add	r3, r1
 8013d24:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013d28:	681a      	ldr	r2, [r3, #0]
 8013d2a:	78fb      	ldrb	r3, [r7, #3]
 8013d2c:	4619      	mov	r1, r3
 8013d2e:	f7fd f84a 	bl	8010dc6 <USBD_LL_DataOutStage>
}
 8013d32:	bf00      	nop
 8013d34:	3708      	adds	r7, #8
 8013d36:	46bd      	mov	sp, r7
 8013d38:	bd80      	pop	{r7, pc}

08013d3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013d3a:	b580      	push	{r7, lr}
 8013d3c:	b082      	sub	sp, #8
 8013d3e:	af00      	add	r7, sp, #0
 8013d40:	6078      	str	r0, [r7, #4]
 8013d42:	460b      	mov	r3, r1
 8013d44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8013d4c:	78fa      	ldrb	r2, [r7, #3]
 8013d4e:	6879      	ldr	r1, [r7, #4]
 8013d50:	4613      	mov	r3, r2
 8013d52:	009b      	lsls	r3, r3, #2
 8013d54:	4413      	add	r3, r2
 8013d56:	00db      	lsls	r3, r3, #3
 8013d58:	440b      	add	r3, r1
 8013d5a:	3324      	adds	r3, #36	@ 0x24
 8013d5c:	681a      	ldr	r2, [r3, #0]
 8013d5e:	78fb      	ldrb	r3, [r7, #3]
 8013d60:	4619      	mov	r1, r3
 8013d62:	f7fd f8e3 	bl	8010f2c <USBD_LL_DataInStage>
}
 8013d66:	bf00      	nop
 8013d68:	3708      	adds	r7, #8
 8013d6a:	46bd      	mov	sp, r7
 8013d6c:	bd80      	pop	{r7, pc}

08013d6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013d6e:	b580      	push	{r7, lr}
 8013d70:	b082      	sub	sp, #8
 8013d72:	af00      	add	r7, sp, #0
 8013d74:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	f7fd fa1d 	bl	80111bc <USBD_LL_SOF>
}
 8013d82:	bf00      	nop
 8013d84:	3708      	adds	r7, #8
 8013d86:	46bd      	mov	sp, r7
 8013d88:	bd80      	pop	{r7, pc}

08013d8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013d8a:	b580      	push	{r7, lr}
 8013d8c:	b084      	sub	sp, #16
 8013d8e:	af00      	add	r7, sp, #0
 8013d90:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8013d92:	2301      	movs	r3, #1
 8013d94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	799b      	ldrb	r3, [r3, #6]
 8013d9a:	2b02      	cmp	r3, #2
 8013d9c:	d001      	beq.n	8013da2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8013d9e:	f7ee f89b 	bl	8001ed8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8013da8:	7bfa      	ldrb	r2, [r7, #15]
 8013daa:	4611      	mov	r1, r2
 8013dac:	4618      	mov	r0, r3
 8013dae:	f7fd f9c1 	bl	8011134 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8013db8:	4618      	mov	r0, r3
 8013dba:	f7fd f969 	bl	8011090 <USBD_LL_Reset>
}
 8013dbe:	bf00      	nop
 8013dc0:	3710      	adds	r7, #16
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	bd80      	pop	{r7, pc}
	...

08013dc8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	b082      	sub	sp, #8
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8013dd6:	4618      	mov	r0, r3
 8013dd8:	f7fd f9bc 	bl	8011154 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	7a9b      	ldrb	r3, [r3, #10]
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d005      	beq.n	8013df0 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013de4:	4b04      	ldr	r3, [pc, #16]	@ (8013df8 <HAL_PCD_SuspendCallback+0x30>)
 8013de6:	691b      	ldr	r3, [r3, #16]
 8013de8:	4a03      	ldr	r2, [pc, #12]	@ (8013df8 <HAL_PCD_SuspendCallback+0x30>)
 8013dea:	f043 0306 	orr.w	r3, r3, #6
 8013dee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013df0:	bf00      	nop
 8013df2:	3708      	adds	r7, #8
 8013df4:	46bd      	mov	sp, r7
 8013df6:	bd80      	pop	{r7, pc}
 8013df8:	e000ed00 	.word	0xe000ed00

08013dfc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b082      	sub	sp, #8
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	7a9b      	ldrb	r3, [r3, #10]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d007      	beq.n	8013e1c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013e0c:	4b08      	ldr	r3, [pc, #32]	@ (8013e30 <HAL_PCD_ResumeCallback+0x34>)
 8013e0e:	691b      	ldr	r3, [r3, #16]
 8013e10:	4a07      	ldr	r2, [pc, #28]	@ (8013e30 <HAL_PCD_ResumeCallback+0x34>)
 8013e12:	f023 0306 	bic.w	r3, r3, #6
 8013e16:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8013e18:	f000 fae0 	bl	80143dc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8013e22:	4618      	mov	r0, r3
 8013e24:	f7fd f9b2 	bl	801118c <USBD_LL_Resume>
}
 8013e28:	bf00      	nop
 8013e2a:	3708      	adds	r7, #8
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	bd80      	pop	{r7, pc}
 8013e30:	e000ed00 	.word	0xe000ed00

08013e34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013e34:	b580      	push	{r7, lr}
 8013e36:	b082      	sub	sp, #8
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8013e3c:	f7f5 f940 	bl	80090c0 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8013e40:	4a26      	ldr	r2, [pc, #152]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	4a24      	ldr	r2, [pc, #144]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e4c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 8013e50:	4b22      	ldr	r3, [pc, #136]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e52:	4a23      	ldr	r2, [pc, #140]	@ (8013ee0 <USBD_LL_Init+0xac>)
 8013e54:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8013e56:	4b21      	ldr	r3, [pc, #132]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e58:	2208      	movs	r2, #8
 8013e5a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8013e5c:	4b1f      	ldr	r3, [pc, #124]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e5e:	2202      	movs	r2, #2
 8013e60:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8013e62:	4b1e      	ldr	r3, [pc, #120]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e64:	2202      	movs	r2, #2
 8013e66:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8013e68:	4b1c      	ldr	r3, [pc, #112]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e6a:	2200      	movs	r2, #0
 8013e6c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8013e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e70:	2200      	movs	r2, #0
 8013e72:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8013e74:	4b19      	ldr	r3, [pc, #100]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e76:	2200      	movs	r2, #0
 8013e78:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8013e7a:	4b18      	ldr	r3, [pc, #96]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e7c:	2200      	movs	r2, #0
 8013e7e:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8013e80:	4816      	ldr	r0, [pc, #88]	@ (8013edc <USBD_LL_Init+0xa8>)
 8013e82:	f7f3 fb4d 	bl	8007520 <HAL_PCD_Init>
 8013e86:	4603      	mov	r3, r0
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d001      	beq.n	8013e90 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8013e8c:	f7ee f824 	bl	8001ed8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013e96:	2318      	movs	r3, #24
 8013e98:	2200      	movs	r2, #0
 8013e9a:	2100      	movs	r1, #0
 8013e9c:	f7f5 f83e 	bl	8008f1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013ea6:	2358      	movs	r3, #88	@ 0x58
 8013ea8:	2200      	movs	r2, #0
 8013eaa:	2180      	movs	r1, #128	@ 0x80
 8013eac:	f7f5 f836 	bl	8008f1c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013eb6:	2398      	movs	r3, #152	@ 0x98
 8013eb8:	2200      	movs	r2, #0
 8013eba:	2181      	movs	r1, #129	@ 0x81
 8013ebc:	f7f5 f82e 	bl	8008f1c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013ec6:	23d8      	movs	r3, #216	@ 0xd8
 8013ec8:	2200      	movs	r2, #0
 8013eca:	2101      	movs	r1, #1
 8013ecc:	f7f5 f826 	bl	8008f1c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8013ed0:	2300      	movs	r3, #0
}
 8013ed2:	4618      	mov	r0, r3
 8013ed4:	3708      	adds	r7, #8
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	bd80      	pop	{r7, pc}
 8013eda:	bf00      	nop
 8013edc:	20006500 	.word	0x20006500
 8013ee0:	40006800 	.word	0x40006800

08013ee4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013ee4:	b580      	push	{r7, lr}
 8013ee6:	b084      	sub	sp, #16
 8013ee8:	af00      	add	r7, sp, #0
 8013eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013eec:	2300      	movs	r3, #0
 8013eee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013efa:	4618      	mov	r0, r3
 8013efc:	f7f3 fc0d 	bl	800771a <HAL_PCD_Start>
 8013f00:	4603      	mov	r3, r0
 8013f02:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013f04:	7bbb      	ldrb	r3, [r7, #14]
 8013f06:	2b03      	cmp	r3, #3
 8013f08:	d816      	bhi.n	8013f38 <USBD_LL_Start+0x54>
 8013f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8013f10 <USBD_LL_Start+0x2c>)
 8013f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f10:	08013f21 	.word	0x08013f21
 8013f14:	08013f27 	.word	0x08013f27
 8013f18:	08013f2d 	.word	0x08013f2d
 8013f1c:	08013f33 	.word	0x08013f33
    case HAL_OK :
      usb_status = USBD_OK;
 8013f20:	2300      	movs	r3, #0
 8013f22:	73fb      	strb	r3, [r7, #15]
    break;
 8013f24:	e00b      	b.n	8013f3e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013f26:	2303      	movs	r3, #3
 8013f28:	73fb      	strb	r3, [r7, #15]
    break;
 8013f2a:	e008      	b.n	8013f3e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013f2c:	2301      	movs	r3, #1
 8013f2e:	73fb      	strb	r3, [r7, #15]
    break;
 8013f30:	e005      	b.n	8013f3e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013f32:	2303      	movs	r3, #3
 8013f34:	73fb      	strb	r3, [r7, #15]
    break;
 8013f36:	e002      	b.n	8013f3e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8013f38:	2303      	movs	r3, #3
 8013f3a:	73fb      	strb	r3, [r7, #15]
    break;
 8013f3c:	bf00      	nop
  }
  return usb_status;
 8013f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f40:	4618      	mov	r0, r3
 8013f42:	3710      	adds	r7, #16
 8013f44:	46bd      	mov	sp, r7
 8013f46:	bd80      	pop	{r7, pc}

08013f48 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013f48:	b580      	push	{r7, lr}
 8013f4a:	b084      	sub	sp, #16
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	6078      	str	r0, [r7, #4]
 8013f50:	4608      	mov	r0, r1
 8013f52:	4611      	mov	r1, r2
 8013f54:	461a      	mov	r2, r3
 8013f56:	4603      	mov	r3, r0
 8013f58:	70fb      	strb	r3, [r7, #3]
 8013f5a:	460b      	mov	r3, r1
 8013f5c:	70bb      	strb	r3, [r7, #2]
 8013f5e:	4613      	mov	r3, r2
 8013f60:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013f62:	2300      	movs	r3, #0
 8013f64:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013f66:	2300      	movs	r3, #0
 8013f68:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8013f70:	78bb      	ldrb	r3, [r7, #2]
 8013f72:	883a      	ldrh	r2, [r7, #0]
 8013f74:	78f9      	ldrb	r1, [r7, #3]
 8013f76:	f7f3 fd3d 	bl	80079f4 <HAL_PCD_EP_Open>
 8013f7a:	4603      	mov	r3, r0
 8013f7c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013f7e:	7bbb      	ldrb	r3, [r7, #14]
 8013f80:	2b03      	cmp	r3, #3
 8013f82:	d817      	bhi.n	8013fb4 <USBD_LL_OpenEP+0x6c>
 8013f84:	a201      	add	r2, pc, #4	@ (adr r2, 8013f8c <USBD_LL_OpenEP+0x44>)
 8013f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f8a:	bf00      	nop
 8013f8c:	08013f9d 	.word	0x08013f9d
 8013f90:	08013fa3 	.word	0x08013fa3
 8013f94:	08013fa9 	.word	0x08013fa9
 8013f98:	08013faf 	.word	0x08013faf
    case HAL_OK :
      usb_status = USBD_OK;
 8013f9c:	2300      	movs	r3, #0
 8013f9e:	73fb      	strb	r3, [r7, #15]
    break;
 8013fa0:	e00b      	b.n	8013fba <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013fa2:	2303      	movs	r3, #3
 8013fa4:	73fb      	strb	r3, [r7, #15]
    break;
 8013fa6:	e008      	b.n	8013fba <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013fa8:	2301      	movs	r3, #1
 8013faa:	73fb      	strb	r3, [r7, #15]
    break;
 8013fac:	e005      	b.n	8013fba <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013fae:	2303      	movs	r3, #3
 8013fb0:	73fb      	strb	r3, [r7, #15]
    break;
 8013fb2:	e002      	b.n	8013fba <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8013fb4:	2303      	movs	r3, #3
 8013fb6:	73fb      	strb	r3, [r7, #15]
    break;
 8013fb8:	bf00      	nop
  }
  return usb_status;
 8013fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fbc:	4618      	mov	r0, r3
 8013fbe:	3710      	adds	r7, #16
 8013fc0:	46bd      	mov	sp, r7
 8013fc2:	bd80      	pop	{r7, pc}

08013fc4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013fc4:	b580      	push	{r7, lr}
 8013fc6:	b084      	sub	sp, #16
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	6078      	str	r0, [r7, #4]
 8013fcc:	460b      	mov	r3, r1
 8013fce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013fd0:	2300      	movs	r3, #0
 8013fd2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013fd4:	2300      	movs	r3, #0
 8013fd6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8013fde:	78fa      	ldrb	r2, [r7, #3]
 8013fe0:	4611      	mov	r1, r2
 8013fe2:	4618      	mov	r0, r3
 8013fe4:	f7f3 fd65 	bl	8007ab2 <HAL_PCD_EP_Close>
 8013fe8:	4603      	mov	r3, r0
 8013fea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013fec:	7bbb      	ldrb	r3, [r7, #14]
 8013fee:	2b03      	cmp	r3, #3
 8013ff0:	d816      	bhi.n	8014020 <USBD_LL_CloseEP+0x5c>
 8013ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8013ff8 <USBD_LL_CloseEP+0x34>)
 8013ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ff8:	08014009 	.word	0x08014009
 8013ffc:	0801400f 	.word	0x0801400f
 8014000:	08014015 	.word	0x08014015
 8014004:	0801401b 	.word	0x0801401b
    case HAL_OK :
      usb_status = USBD_OK;
 8014008:	2300      	movs	r3, #0
 801400a:	73fb      	strb	r3, [r7, #15]
    break;
 801400c:	e00b      	b.n	8014026 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801400e:	2303      	movs	r3, #3
 8014010:	73fb      	strb	r3, [r7, #15]
    break;
 8014012:	e008      	b.n	8014026 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014014:	2301      	movs	r3, #1
 8014016:	73fb      	strb	r3, [r7, #15]
    break;
 8014018:	e005      	b.n	8014026 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801401a:	2303      	movs	r3, #3
 801401c:	73fb      	strb	r3, [r7, #15]
    break;
 801401e:	e002      	b.n	8014026 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014020:	2303      	movs	r3, #3
 8014022:	73fb      	strb	r3, [r7, #15]
    break;
 8014024:	bf00      	nop
  }
  return usb_status;
 8014026:	7bfb      	ldrb	r3, [r7, #15]
}
 8014028:	4618      	mov	r0, r3
 801402a:	3710      	adds	r7, #16
 801402c:	46bd      	mov	sp, r7
 801402e:	bd80      	pop	{r7, pc}

08014030 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014030:	b580      	push	{r7, lr}
 8014032:	b084      	sub	sp, #16
 8014034:	af00      	add	r7, sp, #0
 8014036:	6078      	str	r0, [r7, #4]
 8014038:	460b      	mov	r3, r1
 801403a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801403c:	2300      	movs	r3, #0
 801403e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014040:	2300      	movs	r3, #0
 8014042:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801404a:	78fa      	ldrb	r2, [r7, #3]
 801404c:	4611      	mov	r1, r2
 801404e:	4618      	mov	r0, r3
 8014050:	f7f3 feab 	bl	8007daa <HAL_PCD_EP_Flush>
 8014054:	4603      	mov	r3, r0
 8014056:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014058:	7bbb      	ldrb	r3, [r7, #14]
 801405a:	2b03      	cmp	r3, #3
 801405c:	d816      	bhi.n	801408c <USBD_LL_FlushEP+0x5c>
 801405e:	a201      	add	r2, pc, #4	@ (adr r2, 8014064 <USBD_LL_FlushEP+0x34>)
 8014060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014064:	08014075 	.word	0x08014075
 8014068:	0801407b 	.word	0x0801407b
 801406c:	08014081 	.word	0x08014081
 8014070:	08014087 	.word	0x08014087
    case HAL_OK :
      usb_status = USBD_OK;
 8014074:	2300      	movs	r3, #0
 8014076:	73fb      	strb	r3, [r7, #15]
    break;
 8014078:	e00b      	b.n	8014092 <USBD_LL_FlushEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801407a:	2303      	movs	r3, #3
 801407c:	73fb      	strb	r3, [r7, #15]
    break;
 801407e:	e008      	b.n	8014092 <USBD_LL_FlushEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014080:	2301      	movs	r3, #1
 8014082:	73fb      	strb	r3, [r7, #15]
    break;
 8014084:	e005      	b.n	8014092 <USBD_LL_FlushEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014086:	2303      	movs	r3, #3
 8014088:	73fb      	strb	r3, [r7, #15]
    break;
 801408a:	e002      	b.n	8014092 <USBD_LL_FlushEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801408c:	2303      	movs	r3, #3
 801408e:	73fb      	strb	r3, [r7, #15]
    break;
 8014090:	bf00      	nop
  }
  return usb_status;
 8014092:	7bfb      	ldrb	r3, [r7, #15]
}
 8014094:	4618      	mov	r0, r3
 8014096:	3710      	adds	r7, #16
 8014098:	46bd      	mov	sp, r7
 801409a:	bd80      	pop	{r7, pc}

0801409c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801409c:	b580      	push	{r7, lr}
 801409e:	b084      	sub	sp, #16
 80140a0:	af00      	add	r7, sp, #0
 80140a2:	6078      	str	r0, [r7, #4]
 80140a4:	460b      	mov	r3, r1
 80140a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80140a8:	2300      	movs	r3, #0
 80140aa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80140ac:	2300      	movs	r3, #0
 80140ae:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80140b6:	78fa      	ldrb	r2, [r7, #3]
 80140b8:	4611      	mov	r1, r2
 80140ba:	4618      	mov	r0, r3
 80140bc:	f7f3 fdc1 	bl	8007c42 <HAL_PCD_EP_SetStall>
 80140c0:	4603      	mov	r3, r0
 80140c2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80140c4:	7bbb      	ldrb	r3, [r7, #14]
 80140c6:	2b03      	cmp	r3, #3
 80140c8:	d816      	bhi.n	80140f8 <USBD_LL_StallEP+0x5c>
 80140ca:	a201      	add	r2, pc, #4	@ (adr r2, 80140d0 <USBD_LL_StallEP+0x34>)
 80140cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140d0:	080140e1 	.word	0x080140e1
 80140d4:	080140e7 	.word	0x080140e7
 80140d8:	080140ed 	.word	0x080140ed
 80140dc:	080140f3 	.word	0x080140f3
    case HAL_OK :
      usb_status = USBD_OK;
 80140e0:	2300      	movs	r3, #0
 80140e2:	73fb      	strb	r3, [r7, #15]
    break;
 80140e4:	e00b      	b.n	80140fe <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80140e6:	2303      	movs	r3, #3
 80140e8:	73fb      	strb	r3, [r7, #15]
    break;
 80140ea:	e008      	b.n	80140fe <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80140ec:	2301      	movs	r3, #1
 80140ee:	73fb      	strb	r3, [r7, #15]
    break;
 80140f0:	e005      	b.n	80140fe <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80140f2:	2303      	movs	r3, #3
 80140f4:	73fb      	strb	r3, [r7, #15]
    break;
 80140f6:	e002      	b.n	80140fe <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80140f8:	2303      	movs	r3, #3
 80140fa:	73fb      	strb	r3, [r7, #15]
    break;
 80140fc:	bf00      	nop
  }
  return usb_status;
 80140fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8014100:	4618      	mov	r0, r3
 8014102:	3710      	adds	r7, #16
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}

08014108 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b084      	sub	sp, #16
 801410c:	af00      	add	r7, sp, #0
 801410e:	6078      	str	r0, [r7, #4]
 8014110:	460b      	mov	r3, r1
 8014112:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014114:	2300      	movs	r3, #0
 8014116:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014118:	2300      	movs	r3, #0
 801411a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014122:	78fa      	ldrb	r2, [r7, #3]
 8014124:	4611      	mov	r1, r2
 8014126:	4618      	mov	r0, r3
 8014128:	f7f3 fdeb 	bl	8007d02 <HAL_PCD_EP_ClrStall>
 801412c:	4603      	mov	r3, r0
 801412e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8014130:	7bbb      	ldrb	r3, [r7, #14]
 8014132:	2b03      	cmp	r3, #3
 8014134:	d816      	bhi.n	8014164 <USBD_LL_ClearStallEP+0x5c>
 8014136:	a201      	add	r2, pc, #4	@ (adr r2, 801413c <USBD_LL_ClearStallEP+0x34>)
 8014138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801413c:	0801414d 	.word	0x0801414d
 8014140:	08014153 	.word	0x08014153
 8014144:	08014159 	.word	0x08014159
 8014148:	0801415f 	.word	0x0801415f
    case HAL_OK :
      usb_status = USBD_OK;
 801414c:	2300      	movs	r3, #0
 801414e:	73fb      	strb	r3, [r7, #15]
    break;
 8014150:	e00b      	b.n	801416a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014152:	2303      	movs	r3, #3
 8014154:	73fb      	strb	r3, [r7, #15]
    break;
 8014156:	e008      	b.n	801416a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014158:	2301      	movs	r3, #1
 801415a:	73fb      	strb	r3, [r7, #15]
    break;
 801415c:	e005      	b.n	801416a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801415e:	2303      	movs	r3, #3
 8014160:	73fb      	strb	r3, [r7, #15]
    break;
 8014162:	e002      	b.n	801416a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8014164:	2303      	movs	r3, #3
 8014166:	73fb      	strb	r3, [r7, #15]
    break;
 8014168:	bf00      	nop
  }
  return usb_status;
 801416a:	7bfb      	ldrb	r3, [r7, #15]
}
 801416c:	4618      	mov	r0, r3
 801416e:	3710      	adds	r7, #16
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}

08014174 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014174:	b480      	push	{r7}
 8014176:	b085      	sub	sp, #20
 8014178:	af00      	add	r7, sp, #0
 801417a:	6078      	str	r0, [r7, #4]
 801417c:	460b      	mov	r3, r1
 801417e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8014186:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8014188:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801418c:	2b00      	cmp	r3, #0
 801418e:	da0b      	bge.n	80141a8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8014190:	78fb      	ldrb	r3, [r7, #3]
 8014192:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8014196:	68f9      	ldr	r1, [r7, #12]
 8014198:	4613      	mov	r3, r2
 801419a:	009b      	lsls	r3, r3, #2
 801419c:	4413      	add	r3, r2
 801419e:	00db      	lsls	r3, r3, #3
 80141a0:	440b      	add	r3, r1
 80141a2:	3312      	adds	r3, #18
 80141a4:	781b      	ldrb	r3, [r3, #0]
 80141a6:	e00b      	b.n	80141c0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80141a8:	78fb      	ldrb	r3, [r7, #3]
 80141aa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80141ae:	68f9      	ldr	r1, [r7, #12]
 80141b0:	4613      	mov	r3, r2
 80141b2:	009b      	lsls	r3, r3, #2
 80141b4:	4413      	add	r3, r2
 80141b6:	00db      	lsls	r3, r3, #3
 80141b8:	440b      	add	r3, r1
 80141ba:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80141be:	781b      	ldrb	r3, [r3, #0]
  }
}
 80141c0:	4618      	mov	r0, r3
 80141c2:	3714      	adds	r7, #20
 80141c4:	46bd      	mov	sp, r7
 80141c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ca:	4770      	bx	lr

080141cc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b084      	sub	sp, #16
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	6078      	str	r0, [r7, #4]
 80141d4:	460b      	mov	r3, r1
 80141d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80141d8:	2300      	movs	r3, #0
 80141da:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80141dc:	2300      	movs	r3, #0
 80141de:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80141e6:	78fa      	ldrb	r2, [r7, #3]
 80141e8:	4611      	mov	r1, r2
 80141ea:	4618      	mov	r0, r3
 80141ec:	f7f3 fbde 	bl	80079ac <HAL_PCD_SetAddress>
 80141f0:	4603      	mov	r3, r0
 80141f2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80141f4:	7bbb      	ldrb	r3, [r7, #14]
 80141f6:	2b03      	cmp	r3, #3
 80141f8:	d816      	bhi.n	8014228 <USBD_LL_SetUSBAddress+0x5c>
 80141fa:	a201      	add	r2, pc, #4	@ (adr r2, 8014200 <USBD_LL_SetUSBAddress+0x34>)
 80141fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014200:	08014211 	.word	0x08014211
 8014204:	08014217 	.word	0x08014217
 8014208:	0801421d 	.word	0x0801421d
 801420c:	08014223 	.word	0x08014223
    case HAL_OK :
      usb_status = USBD_OK;
 8014210:	2300      	movs	r3, #0
 8014212:	73fb      	strb	r3, [r7, #15]
    break;
 8014214:	e00b      	b.n	801422e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014216:	2303      	movs	r3, #3
 8014218:	73fb      	strb	r3, [r7, #15]
    break;
 801421a:	e008      	b.n	801422e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801421c:	2301      	movs	r3, #1
 801421e:	73fb      	strb	r3, [r7, #15]
    break;
 8014220:	e005      	b.n	801422e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014222:	2303      	movs	r3, #3
 8014224:	73fb      	strb	r3, [r7, #15]
    break;
 8014226:	e002      	b.n	801422e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8014228:	2303      	movs	r3, #3
 801422a:	73fb      	strb	r3, [r7, #15]
    break;
 801422c:	bf00      	nop
  }
  return usb_status;
 801422e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014230:	4618      	mov	r0, r3
 8014232:	3710      	adds	r7, #16
 8014234:	46bd      	mov	sp, r7
 8014236:	bd80      	pop	{r7, pc}

08014238 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014238:	b580      	push	{r7, lr}
 801423a:	b086      	sub	sp, #24
 801423c:	af00      	add	r7, sp, #0
 801423e:	60f8      	str	r0, [r7, #12]
 8014240:	607a      	str	r2, [r7, #4]
 8014242:	603b      	str	r3, [r7, #0]
 8014244:	460b      	mov	r3, r1
 8014246:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014248:	2300      	movs	r3, #0
 801424a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801424c:	2300      	movs	r3, #0
 801424e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8014256:	7af9      	ldrb	r1, [r7, #11]
 8014258:	683b      	ldr	r3, [r7, #0]
 801425a:	687a      	ldr	r2, [r7, #4]
 801425c:	f7f3 fcba 	bl	8007bd4 <HAL_PCD_EP_Transmit>
 8014260:	4603      	mov	r3, r0
 8014262:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8014264:	7dbb      	ldrb	r3, [r7, #22]
 8014266:	2b03      	cmp	r3, #3
 8014268:	d816      	bhi.n	8014298 <USBD_LL_Transmit+0x60>
 801426a:	a201      	add	r2, pc, #4	@ (adr r2, 8014270 <USBD_LL_Transmit+0x38>)
 801426c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014270:	08014281 	.word	0x08014281
 8014274:	08014287 	.word	0x08014287
 8014278:	0801428d 	.word	0x0801428d
 801427c:	08014293 	.word	0x08014293
    case HAL_OK :
      usb_status = USBD_OK;
 8014280:	2300      	movs	r3, #0
 8014282:	75fb      	strb	r3, [r7, #23]
    break;
 8014284:	e00b      	b.n	801429e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014286:	2303      	movs	r3, #3
 8014288:	75fb      	strb	r3, [r7, #23]
    break;
 801428a:	e008      	b.n	801429e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801428c:	2301      	movs	r3, #1
 801428e:	75fb      	strb	r3, [r7, #23]
    break;
 8014290:	e005      	b.n	801429e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014292:	2303      	movs	r3, #3
 8014294:	75fb      	strb	r3, [r7, #23]
    break;
 8014296:	e002      	b.n	801429e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8014298:	2303      	movs	r3, #3
 801429a:	75fb      	strb	r3, [r7, #23]
    break;
 801429c:	bf00      	nop
  }
  return usb_status;
 801429e:	7dfb      	ldrb	r3, [r7, #23]
}
 80142a0:	4618      	mov	r0, r3
 80142a2:	3718      	adds	r7, #24
 80142a4:	46bd      	mov	sp, r7
 80142a6:	bd80      	pop	{r7, pc}

080142a8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80142a8:	b580      	push	{r7, lr}
 80142aa:	b086      	sub	sp, #24
 80142ac:	af00      	add	r7, sp, #0
 80142ae:	60f8      	str	r0, [r7, #12]
 80142b0:	607a      	str	r2, [r7, #4]
 80142b2:	603b      	str	r3, [r7, #0]
 80142b4:	460b      	mov	r3, r1
 80142b6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80142b8:	2300      	movs	r3, #0
 80142ba:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80142bc:	2300      	movs	r3, #0
 80142be:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80142c0:	68fb      	ldr	r3, [r7, #12]
 80142c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80142c6:	7af9      	ldrb	r1, [r7, #11]
 80142c8:	683b      	ldr	r3, [r7, #0]
 80142ca:	687a      	ldr	r2, [r7, #4]
 80142cc:	f7f3 fc39 	bl	8007b42 <HAL_PCD_EP_Receive>
 80142d0:	4603      	mov	r3, r0
 80142d2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80142d4:	7dbb      	ldrb	r3, [r7, #22]
 80142d6:	2b03      	cmp	r3, #3
 80142d8:	d816      	bhi.n	8014308 <USBD_LL_PrepareReceive+0x60>
 80142da:	a201      	add	r2, pc, #4	@ (adr r2, 80142e0 <USBD_LL_PrepareReceive+0x38>)
 80142dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80142e0:	080142f1 	.word	0x080142f1
 80142e4:	080142f7 	.word	0x080142f7
 80142e8:	080142fd 	.word	0x080142fd
 80142ec:	08014303 	.word	0x08014303
    case HAL_OK :
      usb_status = USBD_OK;
 80142f0:	2300      	movs	r3, #0
 80142f2:	75fb      	strb	r3, [r7, #23]
    break;
 80142f4:	e00b      	b.n	801430e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80142f6:	2303      	movs	r3, #3
 80142f8:	75fb      	strb	r3, [r7, #23]
    break;
 80142fa:	e008      	b.n	801430e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80142fc:	2301      	movs	r3, #1
 80142fe:	75fb      	strb	r3, [r7, #23]
    break;
 8014300:	e005      	b.n	801430e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014302:	2303      	movs	r3, #3
 8014304:	75fb      	strb	r3, [r7, #23]
    break;
 8014306:	e002      	b.n	801430e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8014308:	2303      	movs	r3, #3
 801430a:	75fb      	strb	r3, [r7, #23]
    break;
 801430c:	bf00      	nop
  }
  return usb_status;
 801430e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014310:	4618      	mov	r0, r3
 8014312:	3718      	adds	r7, #24
 8014314:	46bd      	mov	sp, r7
 8014316:	bd80      	pop	{r7, pc}

08014318 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014318:	b580      	push	{r7, lr}
 801431a:	b082      	sub	sp, #8
 801431c:	af00      	add	r7, sp, #0
 801431e:	6078      	str	r0, [r7, #4]
 8014320:	460b      	mov	r3, r1
 8014322:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801432a:	78fa      	ldrb	r2, [r7, #3]
 801432c:	4611      	mov	r1, r2
 801432e:	4618      	mov	r0, r3
 8014330:	f7f3 fc38 	bl	8007ba4 <HAL_PCD_EP_GetRxCount>
 8014334:	4603      	mov	r3, r0
}
 8014336:	4618      	mov	r0, r3
 8014338:	3708      	adds	r7, #8
 801433a:	46bd      	mov	sp, r7
 801433c:	bd80      	pop	{r7, pc}
	...

08014340 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b082      	sub	sp, #8
 8014344:	af00      	add	r7, sp, #0
 8014346:	6078      	str	r0, [r7, #4]
 8014348:	460b      	mov	r3, r1
 801434a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 801434c:	78fb      	ldrb	r3, [r7, #3]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d002      	beq.n	8014358 <HAL_PCDEx_LPM_Callback+0x18>
 8014352:	2b01      	cmp	r3, #1
 8014354:	d013      	beq.n	801437e <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8014356:	e023      	b.n	80143a0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	7a9b      	ldrb	r3, [r3, #10]
 801435c:	2b00      	cmp	r3, #0
 801435e:	d007      	beq.n	8014370 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8014360:	f000 f83c 	bl	80143dc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014364:	4b10      	ldr	r3, [pc, #64]	@ (80143a8 <HAL_PCDEx_LPM_Callback+0x68>)
 8014366:	691b      	ldr	r3, [r3, #16]
 8014368:	4a0f      	ldr	r2, [pc, #60]	@ (80143a8 <HAL_PCDEx_LPM_Callback+0x68>)
 801436a:	f023 0306 	bic.w	r3, r3, #6
 801436e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014376:	4618      	mov	r0, r3
 8014378:	f7fc ff08 	bl	801118c <USBD_LL_Resume>
    break;
 801437c:	e010      	b.n	80143a0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8014384:	4618      	mov	r0, r3
 8014386:	f7fc fee5 	bl	8011154 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801438a:	687b      	ldr	r3, [r7, #4]
 801438c:	7a9b      	ldrb	r3, [r3, #10]
 801438e:	2b00      	cmp	r3, #0
 8014390:	d005      	beq.n	801439e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014392:	4b05      	ldr	r3, [pc, #20]	@ (80143a8 <HAL_PCDEx_LPM_Callback+0x68>)
 8014394:	691b      	ldr	r3, [r3, #16]
 8014396:	4a04      	ldr	r2, [pc, #16]	@ (80143a8 <HAL_PCDEx_LPM_Callback+0x68>)
 8014398:	f043 0306 	orr.w	r3, r3, #6
 801439c:	6113      	str	r3, [r2, #16]
    break;
 801439e:	bf00      	nop
}
 80143a0:	bf00      	nop
 80143a2:	3708      	adds	r7, #8
 80143a4:	46bd      	mov	sp, r7
 80143a6:	bd80      	pop	{r7, pc}
 80143a8:	e000ed00 	.word	0xe000ed00

080143ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80143ac:	b480      	push	{r7}
 80143ae:	b083      	sub	sp, #12
 80143b0:	af00      	add	r7, sp, #0
 80143b2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80143b4:	4b03      	ldr	r3, [pc, #12]	@ (80143c4 <USBD_static_malloc+0x18>)
}
 80143b6:	4618      	mov	r0, r3
 80143b8:	370c      	adds	r7, #12
 80143ba:	46bd      	mov	sp, r7
 80143bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143c0:	4770      	bx	lr
 80143c2:	bf00      	nop
 80143c4:	200067e0 	.word	0x200067e0

080143c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80143c8:	b480      	push	{r7}
 80143ca:	b083      	sub	sp, #12
 80143cc:	af00      	add	r7, sp, #0
 80143ce:	6078      	str	r0, [r7, #4]

}
 80143d0:	bf00      	nop
 80143d2:	370c      	adds	r7, #12
 80143d4:	46bd      	mov	sp, r7
 80143d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143da:	4770      	bx	lr

080143dc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80143e0:	f7ed fd12 	bl	8001e08 <SystemClock_Config>
}
 80143e4:	bf00      	nop
 80143e6:	bd80      	pop	{r7, pc}

080143e8 <__cvt>:
 80143e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80143ec:	ec57 6b10 	vmov	r6, r7, d0
 80143f0:	2f00      	cmp	r7, #0
 80143f2:	460c      	mov	r4, r1
 80143f4:	4619      	mov	r1, r3
 80143f6:	463b      	mov	r3, r7
 80143f8:	bfbb      	ittet	lt
 80143fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80143fe:	461f      	movlt	r7, r3
 8014400:	2300      	movge	r3, #0
 8014402:	232d      	movlt	r3, #45	@ 0x2d
 8014404:	700b      	strb	r3, [r1, #0]
 8014406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014408:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801440c:	4691      	mov	r9, r2
 801440e:	f023 0820 	bic.w	r8, r3, #32
 8014412:	bfbc      	itt	lt
 8014414:	4632      	movlt	r2, r6
 8014416:	4616      	movlt	r6, r2
 8014418:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801441c:	d005      	beq.n	801442a <__cvt+0x42>
 801441e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8014422:	d100      	bne.n	8014426 <__cvt+0x3e>
 8014424:	3401      	adds	r4, #1
 8014426:	2102      	movs	r1, #2
 8014428:	e000      	b.n	801442c <__cvt+0x44>
 801442a:	2103      	movs	r1, #3
 801442c:	ab03      	add	r3, sp, #12
 801442e:	9301      	str	r3, [sp, #4]
 8014430:	ab02      	add	r3, sp, #8
 8014432:	9300      	str	r3, [sp, #0]
 8014434:	ec47 6b10 	vmov	d0, r6, r7
 8014438:	4653      	mov	r3, sl
 801443a:	4622      	mov	r2, r4
 801443c:	f001 f910 	bl	8015660 <_dtoa_r>
 8014440:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8014444:	4605      	mov	r5, r0
 8014446:	d119      	bne.n	801447c <__cvt+0x94>
 8014448:	f019 0f01 	tst.w	r9, #1
 801444c:	d00e      	beq.n	801446c <__cvt+0x84>
 801444e:	eb00 0904 	add.w	r9, r0, r4
 8014452:	2200      	movs	r2, #0
 8014454:	2300      	movs	r3, #0
 8014456:	4630      	mov	r0, r6
 8014458:	4639      	mov	r1, r7
 801445a:	f7ec fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 801445e:	b108      	cbz	r0, 8014464 <__cvt+0x7c>
 8014460:	f8cd 900c 	str.w	r9, [sp, #12]
 8014464:	2230      	movs	r2, #48	@ 0x30
 8014466:	9b03      	ldr	r3, [sp, #12]
 8014468:	454b      	cmp	r3, r9
 801446a:	d31e      	bcc.n	80144aa <__cvt+0xc2>
 801446c:	9b03      	ldr	r3, [sp, #12]
 801446e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014470:	1b5b      	subs	r3, r3, r5
 8014472:	4628      	mov	r0, r5
 8014474:	6013      	str	r3, [r2, #0]
 8014476:	b004      	add	sp, #16
 8014478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801447c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8014480:	eb00 0904 	add.w	r9, r0, r4
 8014484:	d1e5      	bne.n	8014452 <__cvt+0x6a>
 8014486:	7803      	ldrb	r3, [r0, #0]
 8014488:	2b30      	cmp	r3, #48	@ 0x30
 801448a:	d10a      	bne.n	80144a2 <__cvt+0xba>
 801448c:	2200      	movs	r2, #0
 801448e:	2300      	movs	r3, #0
 8014490:	4630      	mov	r0, r6
 8014492:	4639      	mov	r1, r7
 8014494:	f7ec fb18 	bl	8000ac8 <__aeabi_dcmpeq>
 8014498:	b918      	cbnz	r0, 80144a2 <__cvt+0xba>
 801449a:	f1c4 0401 	rsb	r4, r4, #1
 801449e:	f8ca 4000 	str.w	r4, [sl]
 80144a2:	f8da 3000 	ldr.w	r3, [sl]
 80144a6:	4499      	add	r9, r3
 80144a8:	e7d3      	b.n	8014452 <__cvt+0x6a>
 80144aa:	1c59      	adds	r1, r3, #1
 80144ac:	9103      	str	r1, [sp, #12]
 80144ae:	701a      	strb	r2, [r3, #0]
 80144b0:	e7d9      	b.n	8014466 <__cvt+0x7e>

080144b2 <__exponent>:
 80144b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80144b4:	2900      	cmp	r1, #0
 80144b6:	bfba      	itte	lt
 80144b8:	4249      	neglt	r1, r1
 80144ba:	232d      	movlt	r3, #45	@ 0x2d
 80144bc:	232b      	movge	r3, #43	@ 0x2b
 80144be:	2909      	cmp	r1, #9
 80144c0:	7002      	strb	r2, [r0, #0]
 80144c2:	7043      	strb	r3, [r0, #1]
 80144c4:	dd29      	ble.n	801451a <__exponent+0x68>
 80144c6:	f10d 0307 	add.w	r3, sp, #7
 80144ca:	461d      	mov	r5, r3
 80144cc:	270a      	movs	r7, #10
 80144ce:	461a      	mov	r2, r3
 80144d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80144d4:	fb07 1416 	mls	r4, r7, r6, r1
 80144d8:	3430      	adds	r4, #48	@ 0x30
 80144da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80144de:	460c      	mov	r4, r1
 80144e0:	2c63      	cmp	r4, #99	@ 0x63
 80144e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80144e6:	4631      	mov	r1, r6
 80144e8:	dcf1      	bgt.n	80144ce <__exponent+0x1c>
 80144ea:	3130      	adds	r1, #48	@ 0x30
 80144ec:	1e94      	subs	r4, r2, #2
 80144ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80144f2:	1c41      	adds	r1, r0, #1
 80144f4:	4623      	mov	r3, r4
 80144f6:	42ab      	cmp	r3, r5
 80144f8:	d30a      	bcc.n	8014510 <__exponent+0x5e>
 80144fa:	f10d 0309 	add.w	r3, sp, #9
 80144fe:	1a9b      	subs	r3, r3, r2
 8014500:	42ac      	cmp	r4, r5
 8014502:	bf88      	it	hi
 8014504:	2300      	movhi	r3, #0
 8014506:	3302      	adds	r3, #2
 8014508:	4403      	add	r3, r0
 801450a:	1a18      	subs	r0, r3, r0
 801450c:	b003      	add	sp, #12
 801450e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014510:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014514:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014518:	e7ed      	b.n	80144f6 <__exponent+0x44>
 801451a:	2330      	movs	r3, #48	@ 0x30
 801451c:	3130      	adds	r1, #48	@ 0x30
 801451e:	7083      	strb	r3, [r0, #2]
 8014520:	70c1      	strb	r1, [r0, #3]
 8014522:	1d03      	adds	r3, r0, #4
 8014524:	e7f1      	b.n	801450a <__exponent+0x58>
	...

08014528 <_printf_float>:
 8014528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801452c:	b08d      	sub	sp, #52	@ 0x34
 801452e:	460c      	mov	r4, r1
 8014530:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014534:	4616      	mov	r6, r2
 8014536:	461f      	mov	r7, r3
 8014538:	4605      	mov	r5, r0
 801453a:	f000 ff1f 	bl	801537c <_localeconv_r>
 801453e:	6803      	ldr	r3, [r0, #0]
 8014540:	9304      	str	r3, [sp, #16]
 8014542:	4618      	mov	r0, r3
 8014544:	f7eb fe94 	bl	8000270 <strlen>
 8014548:	2300      	movs	r3, #0
 801454a:	930a      	str	r3, [sp, #40]	@ 0x28
 801454c:	f8d8 3000 	ldr.w	r3, [r8]
 8014550:	9005      	str	r0, [sp, #20]
 8014552:	3307      	adds	r3, #7
 8014554:	f023 0307 	bic.w	r3, r3, #7
 8014558:	f103 0208 	add.w	r2, r3, #8
 801455c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014560:	f8d4 b000 	ldr.w	fp, [r4]
 8014564:	f8c8 2000 	str.w	r2, [r8]
 8014568:	e9d3 8900 	ldrd	r8, r9, [r3]
 801456c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8014570:	9307      	str	r3, [sp, #28]
 8014572:	f8cd 8018 	str.w	r8, [sp, #24]
 8014576:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801457a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801457e:	4b9c      	ldr	r3, [pc, #624]	@ (80147f0 <_printf_float+0x2c8>)
 8014580:	f04f 32ff 	mov.w	r2, #4294967295
 8014584:	f7ec fad2 	bl	8000b2c <__aeabi_dcmpun>
 8014588:	bb70      	cbnz	r0, 80145e8 <_printf_float+0xc0>
 801458a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801458e:	4b98      	ldr	r3, [pc, #608]	@ (80147f0 <_printf_float+0x2c8>)
 8014590:	f04f 32ff 	mov.w	r2, #4294967295
 8014594:	f7ec faac 	bl	8000af0 <__aeabi_dcmple>
 8014598:	bb30      	cbnz	r0, 80145e8 <_printf_float+0xc0>
 801459a:	2200      	movs	r2, #0
 801459c:	2300      	movs	r3, #0
 801459e:	4640      	mov	r0, r8
 80145a0:	4649      	mov	r1, r9
 80145a2:	f7ec fa9b 	bl	8000adc <__aeabi_dcmplt>
 80145a6:	b110      	cbz	r0, 80145ae <_printf_float+0x86>
 80145a8:	232d      	movs	r3, #45	@ 0x2d
 80145aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80145ae:	4a91      	ldr	r2, [pc, #580]	@ (80147f4 <_printf_float+0x2cc>)
 80145b0:	4b91      	ldr	r3, [pc, #580]	@ (80147f8 <_printf_float+0x2d0>)
 80145b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80145b6:	bf8c      	ite	hi
 80145b8:	4690      	movhi	r8, r2
 80145ba:	4698      	movls	r8, r3
 80145bc:	2303      	movs	r3, #3
 80145be:	6123      	str	r3, [r4, #16]
 80145c0:	f02b 0304 	bic.w	r3, fp, #4
 80145c4:	6023      	str	r3, [r4, #0]
 80145c6:	f04f 0900 	mov.w	r9, #0
 80145ca:	9700      	str	r7, [sp, #0]
 80145cc:	4633      	mov	r3, r6
 80145ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80145d0:	4621      	mov	r1, r4
 80145d2:	4628      	mov	r0, r5
 80145d4:	f000 f9d2 	bl	801497c <_printf_common>
 80145d8:	3001      	adds	r0, #1
 80145da:	f040 808d 	bne.w	80146f8 <_printf_float+0x1d0>
 80145de:	f04f 30ff 	mov.w	r0, #4294967295
 80145e2:	b00d      	add	sp, #52	@ 0x34
 80145e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145e8:	4642      	mov	r2, r8
 80145ea:	464b      	mov	r3, r9
 80145ec:	4640      	mov	r0, r8
 80145ee:	4649      	mov	r1, r9
 80145f0:	f7ec fa9c 	bl	8000b2c <__aeabi_dcmpun>
 80145f4:	b140      	cbz	r0, 8014608 <_printf_float+0xe0>
 80145f6:	464b      	mov	r3, r9
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	bfbc      	itt	lt
 80145fc:	232d      	movlt	r3, #45	@ 0x2d
 80145fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014602:	4a7e      	ldr	r2, [pc, #504]	@ (80147fc <_printf_float+0x2d4>)
 8014604:	4b7e      	ldr	r3, [pc, #504]	@ (8014800 <_printf_float+0x2d8>)
 8014606:	e7d4      	b.n	80145b2 <_printf_float+0x8a>
 8014608:	6863      	ldr	r3, [r4, #4]
 801460a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801460e:	9206      	str	r2, [sp, #24]
 8014610:	1c5a      	adds	r2, r3, #1
 8014612:	d13b      	bne.n	801468c <_printf_float+0x164>
 8014614:	2306      	movs	r3, #6
 8014616:	6063      	str	r3, [r4, #4]
 8014618:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801461c:	2300      	movs	r3, #0
 801461e:	6022      	str	r2, [r4, #0]
 8014620:	9303      	str	r3, [sp, #12]
 8014622:	ab0a      	add	r3, sp, #40	@ 0x28
 8014624:	e9cd a301 	strd	sl, r3, [sp, #4]
 8014628:	ab09      	add	r3, sp, #36	@ 0x24
 801462a:	9300      	str	r3, [sp, #0]
 801462c:	6861      	ldr	r1, [r4, #4]
 801462e:	ec49 8b10 	vmov	d0, r8, r9
 8014632:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014636:	4628      	mov	r0, r5
 8014638:	f7ff fed6 	bl	80143e8 <__cvt>
 801463c:	9b06      	ldr	r3, [sp, #24]
 801463e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014640:	2b47      	cmp	r3, #71	@ 0x47
 8014642:	4680      	mov	r8, r0
 8014644:	d129      	bne.n	801469a <_printf_float+0x172>
 8014646:	1cc8      	adds	r0, r1, #3
 8014648:	db02      	blt.n	8014650 <_printf_float+0x128>
 801464a:	6863      	ldr	r3, [r4, #4]
 801464c:	4299      	cmp	r1, r3
 801464e:	dd41      	ble.n	80146d4 <_printf_float+0x1ac>
 8014650:	f1aa 0a02 	sub.w	sl, sl, #2
 8014654:	fa5f fa8a 	uxtb.w	sl, sl
 8014658:	3901      	subs	r1, #1
 801465a:	4652      	mov	r2, sl
 801465c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014660:	9109      	str	r1, [sp, #36]	@ 0x24
 8014662:	f7ff ff26 	bl	80144b2 <__exponent>
 8014666:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014668:	1813      	adds	r3, r2, r0
 801466a:	2a01      	cmp	r2, #1
 801466c:	4681      	mov	r9, r0
 801466e:	6123      	str	r3, [r4, #16]
 8014670:	dc02      	bgt.n	8014678 <_printf_float+0x150>
 8014672:	6822      	ldr	r2, [r4, #0]
 8014674:	07d2      	lsls	r2, r2, #31
 8014676:	d501      	bpl.n	801467c <_printf_float+0x154>
 8014678:	3301      	adds	r3, #1
 801467a:	6123      	str	r3, [r4, #16]
 801467c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8014680:	2b00      	cmp	r3, #0
 8014682:	d0a2      	beq.n	80145ca <_printf_float+0xa2>
 8014684:	232d      	movs	r3, #45	@ 0x2d
 8014686:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801468a:	e79e      	b.n	80145ca <_printf_float+0xa2>
 801468c:	9a06      	ldr	r2, [sp, #24]
 801468e:	2a47      	cmp	r2, #71	@ 0x47
 8014690:	d1c2      	bne.n	8014618 <_printf_float+0xf0>
 8014692:	2b00      	cmp	r3, #0
 8014694:	d1c0      	bne.n	8014618 <_printf_float+0xf0>
 8014696:	2301      	movs	r3, #1
 8014698:	e7bd      	b.n	8014616 <_printf_float+0xee>
 801469a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801469e:	d9db      	bls.n	8014658 <_printf_float+0x130>
 80146a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80146a4:	d118      	bne.n	80146d8 <_printf_float+0x1b0>
 80146a6:	2900      	cmp	r1, #0
 80146a8:	6863      	ldr	r3, [r4, #4]
 80146aa:	dd0b      	ble.n	80146c4 <_printf_float+0x19c>
 80146ac:	6121      	str	r1, [r4, #16]
 80146ae:	b913      	cbnz	r3, 80146b6 <_printf_float+0x18e>
 80146b0:	6822      	ldr	r2, [r4, #0]
 80146b2:	07d0      	lsls	r0, r2, #31
 80146b4:	d502      	bpl.n	80146bc <_printf_float+0x194>
 80146b6:	3301      	adds	r3, #1
 80146b8:	440b      	add	r3, r1
 80146ba:	6123      	str	r3, [r4, #16]
 80146bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80146be:	f04f 0900 	mov.w	r9, #0
 80146c2:	e7db      	b.n	801467c <_printf_float+0x154>
 80146c4:	b913      	cbnz	r3, 80146cc <_printf_float+0x1a4>
 80146c6:	6822      	ldr	r2, [r4, #0]
 80146c8:	07d2      	lsls	r2, r2, #31
 80146ca:	d501      	bpl.n	80146d0 <_printf_float+0x1a8>
 80146cc:	3302      	adds	r3, #2
 80146ce:	e7f4      	b.n	80146ba <_printf_float+0x192>
 80146d0:	2301      	movs	r3, #1
 80146d2:	e7f2      	b.n	80146ba <_printf_float+0x192>
 80146d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80146d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80146da:	4299      	cmp	r1, r3
 80146dc:	db05      	blt.n	80146ea <_printf_float+0x1c2>
 80146de:	6823      	ldr	r3, [r4, #0]
 80146e0:	6121      	str	r1, [r4, #16]
 80146e2:	07d8      	lsls	r0, r3, #31
 80146e4:	d5ea      	bpl.n	80146bc <_printf_float+0x194>
 80146e6:	1c4b      	adds	r3, r1, #1
 80146e8:	e7e7      	b.n	80146ba <_printf_float+0x192>
 80146ea:	2900      	cmp	r1, #0
 80146ec:	bfd4      	ite	le
 80146ee:	f1c1 0202 	rsble	r2, r1, #2
 80146f2:	2201      	movgt	r2, #1
 80146f4:	4413      	add	r3, r2
 80146f6:	e7e0      	b.n	80146ba <_printf_float+0x192>
 80146f8:	6823      	ldr	r3, [r4, #0]
 80146fa:	055a      	lsls	r2, r3, #21
 80146fc:	d407      	bmi.n	801470e <_printf_float+0x1e6>
 80146fe:	6923      	ldr	r3, [r4, #16]
 8014700:	4642      	mov	r2, r8
 8014702:	4631      	mov	r1, r6
 8014704:	4628      	mov	r0, r5
 8014706:	47b8      	blx	r7
 8014708:	3001      	adds	r0, #1
 801470a:	d12b      	bne.n	8014764 <_printf_float+0x23c>
 801470c:	e767      	b.n	80145de <_printf_float+0xb6>
 801470e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8014712:	f240 80dd 	bls.w	80148d0 <_printf_float+0x3a8>
 8014716:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801471a:	2200      	movs	r2, #0
 801471c:	2300      	movs	r3, #0
 801471e:	f7ec f9d3 	bl	8000ac8 <__aeabi_dcmpeq>
 8014722:	2800      	cmp	r0, #0
 8014724:	d033      	beq.n	801478e <_printf_float+0x266>
 8014726:	4a37      	ldr	r2, [pc, #220]	@ (8014804 <_printf_float+0x2dc>)
 8014728:	2301      	movs	r3, #1
 801472a:	4631      	mov	r1, r6
 801472c:	4628      	mov	r0, r5
 801472e:	47b8      	blx	r7
 8014730:	3001      	adds	r0, #1
 8014732:	f43f af54 	beq.w	80145de <_printf_float+0xb6>
 8014736:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801473a:	4543      	cmp	r3, r8
 801473c:	db02      	blt.n	8014744 <_printf_float+0x21c>
 801473e:	6823      	ldr	r3, [r4, #0]
 8014740:	07d8      	lsls	r0, r3, #31
 8014742:	d50f      	bpl.n	8014764 <_printf_float+0x23c>
 8014744:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014748:	4631      	mov	r1, r6
 801474a:	4628      	mov	r0, r5
 801474c:	47b8      	blx	r7
 801474e:	3001      	adds	r0, #1
 8014750:	f43f af45 	beq.w	80145de <_printf_float+0xb6>
 8014754:	f04f 0900 	mov.w	r9, #0
 8014758:	f108 38ff 	add.w	r8, r8, #4294967295
 801475c:	f104 0a1a 	add.w	sl, r4, #26
 8014760:	45c8      	cmp	r8, r9
 8014762:	dc09      	bgt.n	8014778 <_printf_float+0x250>
 8014764:	6823      	ldr	r3, [r4, #0]
 8014766:	079b      	lsls	r3, r3, #30
 8014768:	f100 8103 	bmi.w	8014972 <_printf_float+0x44a>
 801476c:	68e0      	ldr	r0, [r4, #12]
 801476e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014770:	4298      	cmp	r0, r3
 8014772:	bfb8      	it	lt
 8014774:	4618      	movlt	r0, r3
 8014776:	e734      	b.n	80145e2 <_printf_float+0xba>
 8014778:	2301      	movs	r3, #1
 801477a:	4652      	mov	r2, sl
 801477c:	4631      	mov	r1, r6
 801477e:	4628      	mov	r0, r5
 8014780:	47b8      	blx	r7
 8014782:	3001      	adds	r0, #1
 8014784:	f43f af2b 	beq.w	80145de <_printf_float+0xb6>
 8014788:	f109 0901 	add.w	r9, r9, #1
 801478c:	e7e8      	b.n	8014760 <_printf_float+0x238>
 801478e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014790:	2b00      	cmp	r3, #0
 8014792:	dc39      	bgt.n	8014808 <_printf_float+0x2e0>
 8014794:	4a1b      	ldr	r2, [pc, #108]	@ (8014804 <_printf_float+0x2dc>)
 8014796:	2301      	movs	r3, #1
 8014798:	4631      	mov	r1, r6
 801479a:	4628      	mov	r0, r5
 801479c:	47b8      	blx	r7
 801479e:	3001      	adds	r0, #1
 80147a0:	f43f af1d 	beq.w	80145de <_printf_float+0xb6>
 80147a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80147a8:	ea59 0303 	orrs.w	r3, r9, r3
 80147ac:	d102      	bne.n	80147b4 <_printf_float+0x28c>
 80147ae:	6823      	ldr	r3, [r4, #0]
 80147b0:	07d9      	lsls	r1, r3, #31
 80147b2:	d5d7      	bpl.n	8014764 <_printf_float+0x23c>
 80147b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147b8:	4631      	mov	r1, r6
 80147ba:	4628      	mov	r0, r5
 80147bc:	47b8      	blx	r7
 80147be:	3001      	adds	r0, #1
 80147c0:	f43f af0d 	beq.w	80145de <_printf_float+0xb6>
 80147c4:	f04f 0a00 	mov.w	sl, #0
 80147c8:	f104 0b1a 	add.w	fp, r4, #26
 80147cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147ce:	425b      	negs	r3, r3
 80147d0:	4553      	cmp	r3, sl
 80147d2:	dc01      	bgt.n	80147d8 <_printf_float+0x2b0>
 80147d4:	464b      	mov	r3, r9
 80147d6:	e793      	b.n	8014700 <_printf_float+0x1d8>
 80147d8:	2301      	movs	r3, #1
 80147da:	465a      	mov	r2, fp
 80147dc:	4631      	mov	r1, r6
 80147de:	4628      	mov	r0, r5
 80147e0:	47b8      	blx	r7
 80147e2:	3001      	adds	r0, #1
 80147e4:	f43f aefb 	beq.w	80145de <_printf_float+0xb6>
 80147e8:	f10a 0a01 	add.w	sl, sl, #1
 80147ec:	e7ee      	b.n	80147cc <_printf_float+0x2a4>
 80147ee:	bf00      	nop
 80147f0:	7fefffff 	.word	0x7fefffff
 80147f4:	0801b010 	.word	0x0801b010
 80147f8:	0801b00c 	.word	0x0801b00c
 80147fc:	0801b018 	.word	0x0801b018
 8014800:	0801b014 	.word	0x0801b014
 8014804:	0801b01c 	.word	0x0801b01c
 8014808:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801480a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801480e:	4553      	cmp	r3, sl
 8014810:	bfa8      	it	ge
 8014812:	4653      	movge	r3, sl
 8014814:	2b00      	cmp	r3, #0
 8014816:	4699      	mov	r9, r3
 8014818:	dc36      	bgt.n	8014888 <_printf_float+0x360>
 801481a:	f04f 0b00 	mov.w	fp, #0
 801481e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014822:	f104 021a 	add.w	r2, r4, #26
 8014826:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014828:	9306      	str	r3, [sp, #24]
 801482a:	eba3 0309 	sub.w	r3, r3, r9
 801482e:	455b      	cmp	r3, fp
 8014830:	dc31      	bgt.n	8014896 <_printf_float+0x36e>
 8014832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014834:	459a      	cmp	sl, r3
 8014836:	dc3a      	bgt.n	80148ae <_printf_float+0x386>
 8014838:	6823      	ldr	r3, [r4, #0]
 801483a:	07da      	lsls	r2, r3, #31
 801483c:	d437      	bmi.n	80148ae <_printf_float+0x386>
 801483e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014840:	ebaa 0903 	sub.w	r9, sl, r3
 8014844:	9b06      	ldr	r3, [sp, #24]
 8014846:	ebaa 0303 	sub.w	r3, sl, r3
 801484a:	4599      	cmp	r9, r3
 801484c:	bfa8      	it	ge
 801484e:	4699      	movge	r9, r3
 8014850:	f1b9 0f00 	cmp.w	r9, #0
 8014854:	dc33      	bgt.n	80148be <_printf_float+0x396>
 8014856:	f04f 0800 	mov.w	r8, #0
 801485a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801485e:	f104 0b1a 	add.w	fp, r4, #26
 8014862:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014864:	ebaa 0303 	sub.w	r3, sl, r3
 8014868:	eba3 0309 	sub.w	r3, r3, r9
 801486c:	4543      	cmp	r3, r8
 801486e:	f77f af79 	ble.w	8014764 <_printf_float+0x23c>
 8014872:	2301      	movs	r3, #1
 8014874:	465a      	mov	r2, fp
 8014876:	4631      	mov	r1, r6
 8014878:	4628      	mov	r0, r5
 801487a:	47b8      	blx	r7
 801487c:	3001      	adds	r0, #1
 801487e:	f43f aeae 	beq.w	80145de <_printf_float+0xb6>
 8014882:	f108 0801 	add.w	r8, r8, #1
 8014886:	e7ec      	b.n	8014862 <_printf_float+0x33a>
 8014888:	4642      	mov	r2, r8
 801488a:	4631      	mov	r1, r6
 801488c:	4628      	mov	r0, r5
 801488e:	47b8      	blx	r7
 8014890:	3001      	adds	r0, #1
 8014892:	d1c2      	bne.n	801481a <_printf_float+0x2f2>
 8014894:	e6a3      	b.n	80145de <_printf_float+0xb6>
 8014896:	2301      	movs	r3, #1
 8014898:	4631      	mov	r1, r6
 801489a:	4628      	mov	r0, r5
 801489c:	9206      	str	r2, [sp, #24]
 801489e:	47b8      	blx	r7
 80148a0:	3001      	adds	r0, #1
 80148a2:	f43f ae9c 	beq.w	80145de <_printf_float+0xb6>
 80148a6:	9a06      	ldr	r2, [sp, #24]
 80148a8:	f10b 0b01 	add.w	fp, fp, #1
 80148ac:	e7bb      	b.n	8014826 <_printf_float+0x2fe>
 80148ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148b2:	4631      	mov	r1, r6
 80148b4:	4628      	mov	r0, r5
 80148b6:	47b8      	blx	r7
 80148b8:	3001      	adds	r0, #1
 80148ba:	d1c0      	bne.n	801483e <_printf_float+0x316>
 80148bc:	e68f      	b.n	80145de <_printf_float+0xb6>
 80148be:	9a06      	ldr	r2, [sp, #24]
 80148c0:	464b      	mov	r3, r9
 80148c2:	4442      	add	r2, r8
 80148c4:	4631      	mov	r1, r6
 80148c6:	4628      	mov	r0, r5
 80148c8:	47b8      	blx	r7
 80148ca:	3001      	adds	r0, #1
 80148cc:	d1c3      	bne.n	8014856 <_printf_float+0x32e>
 80148ce:	e686      	b.n	80145de <_printf_float+0xb6>
 80148d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80148d4:	f1ba 0f01 	cmp.w	sl, #1
 80148d8:	dc01      	bgt.n	80148de <_printf_float+0x3b6>
 80148da:	07db      	lsls	r3, r3, #31
 80148dc:	d536      	bpl.n	801494c <_printf_float+0x424>
 80148de:	2301      	movs	r3, #1
 80148e0:	4642      	mov	r2, r8
 80148e2:	4631      	mov	r1, r6
 80148e4:	4628      	mov	r0, r5
 80148e6:	47b8      	blx	r7
 80148e8:	3001      	adds	r0, #1
 80148ea:	f43f ae78 	beq.w	80145de <_printf_float+0xb6>
 80148ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148f2:	4631      	mov	r1, r6
 80148f4:	4628      	mov	r0, r5
 80148f6:	47b8      	blx	r7
 80148f8:	3001      	adds	r0, #1
 80148fa:	f43f ae70 	beq.w	80145de <_printf_float+0xb6>
 80148fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8014902:	2200      	movs	r2, #0
 8014904:	2300      	movs	r3, #0
 8014906:	f10a 3aff 	add.w	sl, sl, #4294967295
 801490a:	f7ec f8dd 	bl	8000ac8 <__aeabi_dcmpeq>
 801490e:	b9c0      	cbnz	r0, 8014942 <_printf_float+0x41a>
 8014910:	4653      	mov	r3, sl
 8014912:	f108 0201 	add.w	r2, r8, #1
 8014916:	4631      	mov	r1, r6
 8014918:	4628      	mov	r0, r5
 801491a:	47b8      	blx	r7
 801491c:	3001      	adds	r0, #1
 801491e:	d10c      	bne.n	801493a <_printf_float+0x412>
 8014920:	e65d      	b.n	80145de <_printf_float+0xb6>
 8014922:	2301      	movs	r3, #1
 8014924:	465a      	mov	r2, fp
 8014926:	4631      	mov	r1, r6
 8014928:	4628      	mov	r0, r5
 801492a:	47b8      	blx	r7
 801492c:	3001      	adds	r0, #1
 801492e:	f43f ae56 	beq.w	80145de <_printf_float+0xb6>
 8014932:	f108 0801 	add.w	r8, r8, #1
 8014936:	45d0      	cmp	r8, sl
 8014938:	dbf3      	blt.n	8014922 <_printf_float+0x3fa>
 801493a:	464b      	mov	r3, r9
 801493c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014940:	e6df      	b.n	8014702 <_printf_float+0x1da>
 8014942:	f04f 0800 	mov.w	r8, #0
 8014946:	f104 0b1a 	add.w	fp, r4, #26
 801494a:	e7f4      	b.n	8014936 <_printf_float+0x40e>
 801494c:	2301      	movs	r3, #1
 801494e:	4642      	mov	r2, r8
 8014950:	e7e1      	b.n	8014916 <_printf_float+0x3ee>
 8014952:	2301      	movs	r3, #1
 8014954:	464a      	mov	r2, r9
 8014956:	4631      	mov	r1, r6
 8014958:	4628      	mov	r0, r5
 801495a:	47b8      	blx	r7
 801495c:	3001      	adds	r0, #1
 801495e:	f43f ae3e 	beq.w	80145de <_printf_float+0xb6>
 8014962:	f108 0801 	add.w	r8, r8, #1
 8014966:	68e3      	ldr	r3, [r4, #12]
 8014968:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801496a:	1a5b      	subs	r3, r3, r1
 801496c:	4543      	cmp	r3, r8
 801496e:	dcf0      	bgt.n	8014952 <_printf_float+0x42a>
 8014970:	e6fc      	b.n	801476c <_printf_float+0x244>
 8014972:	f04f 0800 	mov.w	r8, #0
 8014976:	f104 0919 	add.w	r9, r4, #25
 801497a:	e7f4      	b.n	8014966 <_printf_float+0x43e>

0801497c <_printf_common>:
 801497c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014980:	4616      	mov	r6, r2
 8014982:	4698      	mov	r8, r3
 8014984:	688a      	ldr	r2, [r1, #8]
 8014986:	690b      	ldr	r3, [r1, #16]
 8014988:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801498c:	4293      	cmp	r3, r2
 801498e:	bfb8      	it	lt
 8014990:	4613      	movlt	r3, r2
 8014992:	6033      	str	r3, [r6, #0]
 8014994:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014998:	4607      	mov	r7, r0
 801499a:	460c      	mov	r4, r1
 801499c:	b10a      	cbz	r2, 80149a2 <_printf_common+0x26>
 801499e:	3301      	adds	r3, #1
 80149a0:	6033      	str	r3, [r6, #0]
 80149a2:	6823      	ldr	r3, [r4, #0]
 80149a4:	0699      	lsls	r1, r3, #26
 80149a6:	bf42      	ittt	mi
 80149a8:	6833      	ldrmi	r3, [r6, #0]
 80149aa:	3302      	addmi	r3, #2
 80149ac:	6033      	strmi	r3, [r6, #0]
 80149ae:	6825      	ldr	r5, [r4, #0]
 80149b0:	f015 0506 	ands.w	r5, r5, #6
 80149b4:	d106      	bne.n	80149c4 <_printf_common+0x48>
 80149b6:	f104 0a19 	add.w	sl, r4, #25
 80149ba:	68e3      	ldr	r3, [r4, #12]
 80149bc:	6832      	ldr	r2, [r6, #0]
 80149be:	1a9b      	subs	r3, r3, r2
 80149c0:	42ab      	cmp	r3, r5
 80149c2:	dc26      	bgt.n	8014a12 <_printf_common+0x96>
 80149c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80149c8:	6822      	ldr	r2, [r4, #0]
 80149ca:	3b00      	subs	r3, #0
 80149cc:	bf18      	it	ne
 80149ce:	2301      	movne	r3, #1
 80149d0:	0692      	lsls	r2, r2, #26
 80149d2:	d42b      	bmi.n	8014a2c <_printf_common+0xb0>
 80149d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80149d8:	4641      	mov	r1, r8
 80149da:	4638      	mov	r0, r7
 80149dc:	47c8      	blx	r9
 80149de:	3001      	adds	r0, #1
 80149e0:	d01e      	beq.n	8014a20 <_printf_common+0xa4>
 80149e2:	6823      	ldr	r3, [r4, #0]
 80149e4:	6922      	ldr	r2, [r4, #16]
 80149e6:	f003 0306 	and.w	r3, r3, #6
 80149ea:	2b04      	cmp	r3, #4
 80149ec:	bf02      	ittt	eq
 80149ee:	68e5      	ldreq	r5, [r4, #12]
 80149f0:	6833      	ldreq	r3, [r6, #0]
 80149f2:	1aed      	subeq	r5, r5, r3
 80149f4:	68a3      	ldr	r3, [r4, #8]
 80149f6:	bf0c      	ite	eq
 80149f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80149fc:	2500      	movne	r5, #0
 80149fe:	4293      	cmp	r3, r2
 8014a00:	bfc4      	itt	gt
 8014a02:	1a9b      	subgt	r3, r3, r2
 8014a04:	18ed      	addgt	r5, r5, r3
 8014a06:	2600      	movs	r6, #0
 8014a08:	341a      	adds	r4, #26
 8014a0a:	42b5      	cmp	r5, r6
 8014a0c:	d11a      	bne.n	8014a44 <_printf_common+0xc8>
 8014a0e:	2000      	movs	r0, #0
 8014a10:	e008      	b.n	8014a24 <_printf_common+0xa8>
 8014a12:	2301      	movs	r3, #1
 8014a14:	4652      	mov	r2, sl
 8014a16:	4641      	mov	r1, r8
 8014a18:	4638      	mov	r0, r7
 8014a1a:	47c8      	blx	r9
 8014a1c:	3001      	adds	r0, #1
 8014a1e:	d103      	bne.n	8014a28 <_printf_common+0xac>
 8014a20:	f04f 30ff 	mov.w	r0, #4294967295
 8014a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a28:	3501      	adds	r5, #1
 8014a2a:	e7c6      	b.n	80149ba <_printf_common+0x3e>
 8014a2c:	18e1      	adds	r1, r4, r3
 8014a2e:	1c5a      	adds	r2, r3, #1
 8014a30:	2030      	movs	r0, #48	@ 0x30
 8014a32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014a36:	4422      	add	r2, r4
 8014a38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014a3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014a40:	3302      	adds	r3, #2
 8014a42:	e7c7      	b.n	80149d4 <_printf_common+0x58>
 8014a44:	2301      	movs	r3, #1
 8014a46:	4622      	mov	r2, r4
 8014a48:	4641      	mov	r1, r8
 8014a4a:	4638      	mov	r0, r7
 8014a4c:	47c8      	blx	r9
 8014a4e:	3001      	adds	r0, #1
 8014a50:	d0e6      	beq.n	8014a20 <_printf_common+0xa4>
 8014a52:	3601      	adds	r6, #1
 8014a54:	e7d9      	b.n	8014a0a <_printf_common+0x8e>
	...

08014a58 <_printf_i>:
 8014a58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014a5c:	7e0f      	ldrb	r7, [r1, #24]
 8014a5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014a60:	2f78      	cmp	r7, #120	@ 0x78
 8014a62:	4691      	mov	r9, r2
 8014a64:	4680      	mov	r8, r0
 8014a66:	460c      	mov	r4, r1
 8014a68:	469a      	mov	sl, r3
 8014a6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8014a6e:	d807      	bhi.n	8014a80 <_printf_i+0x28>
 8014a70:	2f62      	cmp	r7, #98	@ 0x62
 8014a72:	d80a      	bhi.n	8014a8a <_printf_i+0x32>
 8014a74:	2f00      	cmp	r7, #0
 8014a76:	f000 80d1 	beq.w	8014c1c <_printf_i+0x1c4>
 8014a7a:	2f58      	cmp	r7, #88	@ 0x58
 8014a7c:	f000 80b8 	beq.w	8014bf0 <_printf_i+0x198>
 8014a80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014a84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014a88:	e03a      	b.n	8014b00 <_printf_i+0xa8>
 8014a8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8014a8e:	2b15      	cmp	r3, #21
 8014a90:	d8f6      	bhi.n	8014a80 <_printf_i+0x28>
 8014a92:	a101      	add	r1, pc, #4	@ (adr r1, 8014a98 <_printf_i+0x40>)
 8014a94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014a98:	08014af1 	.word	0x08014af1
 8014a9c:	08014b05 	.word	0x08014b05
 8014aa0:	08014a81 	.word	0x08014a81
 8014aa4:	08014a81 	.word	0x08014a81
 8014aa8:	08014a81 	.word	0x08014a81
 8014aac:	08014a81 	.word	0x08014a81
 8014ab0:	08014b05 	.word	0x08014b05
 8014ab4:	08014a81 	.word	0x08014a81
 8014ab8:	08014a81 	.word	0x08014a81
 8014abc:	08014a81 	.word	0x08014a81
 8014ac0:	08014a81 	.word	0x08014a81
 8014ac4:	08014c03 	.word	0x08014c03
 8014ac8:	08014b2f 	.word	0x08014b2f
 8014acc:	08014bbd 	.word	0x08014bbd
 8014ad0:	08014a81 	.word	0x08014a81
 8014ad4:	08014a81 	.word	0x08014a81
 8014ad8:	08014c25 	.word	0x08014c25
 8014adc:	08014a81 	.word	0x08014a81
 8014ae0:	08014b2f 	.word	0x08014b2f
 8014ae4:	08014a81 	.word	0x08014a81
 8014ae8:	08014a81 	.word	0x08014a81
 8014aec:	08014bc5 	.word	0x08014bc5
 8014af0:	6833      	ldr	r3, [r6, #0]
 8014af2:	1d1a      	adds	r2, r3, #4
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	6032      	str	r2, [r6, #0]
 8014af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014afc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014b00:	2301      	movs	r3, #1
 8014b02:	e09c      	b.n	8014c3e <_printf_i+0x1e6>
 8014b04:	6833      	ldr	r3, [r6, #0]
 8014b06:	6820      	ldr	r0, [r4, #0]
 8014b08:	1d19      	adds	r1, r3, #4
 8014b0a:	6031      	str	r1, [r6, #0]
 8014b0c:	0606      	lsls	r6, r0, #24
 8014b0e:	d501      	bpl.n	8014b14 <_printf_i+0xbc>
 8014b10:	681d      	ldr	r5, [r3, #0]
 8014b12:	e003      	b.n	8014b1c <_printf_i+0xc4>
 8014b14:	0645      	lsls	r5, r0, #25
 8014b16:	d5fb      	bpl.n	8014b10 <_printf_i+0xb8>
 8014b18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014b1c:	2d00      	cmp	r5, #0
 8014b1e:	da03      	bge.n	8014b28 <_printf_i+0xd0>
 8014b20:	232d      	movs	r3, #45	@ 0x2d
 8014b22:	426d      	negs	r5, r5
 8014b24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014b28:	4858      	ldr	r0, [pc, #352]	@ (8014c8c <_printf_i+0x234>)
 8014b2a:	230a      	movs	r3, #10
 8014b2c:	e011      	b.n	8014b52 <_printf_i+0xfa>
 8014b2e:	6821      	ldr	r1, [r4, #0]
 8014b30:	6833      	ldr	r3, [r6, #0]
 8014b32:	0608      	lsls	r0, r1, #24
 8014b34:	f853 5b04 	ldr.w	r5, [r3], #4
 8014b38:	d402      	bmi.n	8014b40 <_printf_i+0xe8>
 8014b3a:	0649      	lsls	r1, r1, #25
 8014b3c:	bf48      	it	mi
 8014b3e:	b2ad      	uxthmi	r5, r5
 8014b40:	2f6f      	cmp	r7, #111	@ 0x6f
 8014b42:	4852      	ldr	r0, [pc, #328]	@ (8014c8c <_printf_i+0x234>)
 8014b44:	6033      	str	r3, [r6, #0]
 8014b46:	bf14      	ite	ne
 8014b48:	230a      	movne	r3, #10
 8014b4a:	2308      	moveq	r3, #8
 8014b4c:	2100      	movs	r1, #0
 8014b4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014b52:	6866      	ldr	r6, [r4, #4]
 8014b54:	60a6      	str	r6, [r4, #8]
 8014b56:	2e00      	cmp	r6, #0
 8014b58:	db05      	blt.n	8014b66 <_printf_i+0x10e>
 8014b5a:	6821      	ldr	r1, [r4, #0]
 8014b5c:	432e      	orrs	r6, r5
 8014b5e:	f021 0104 	bic.w	r1, r1, #4
 8014b62:	6021      	str	r1, [r4, #0]
 8014b64:	d04b      	beq.n	8014bfe <_printf_i+0x1a6>
 8014b66:	4616      	mov	r6, r2
 8014b68:	fbb5 f1f3 	udiv	r1, r5, r3
 8014b6c:	fb03 5711 	mls	r7, r3, r1, r5
 8014b70:	5dc7      	ldrb	r7, [r0, r7]
 8014b72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014b76:	462f      	mov	r7, r5
 8014b78:	42bb      	cmp	r3, r7
 8014b7a:	460d      	mov	r5, r1
 8014b7c:	d9f4      	bls.n	8014b68 <_printf_i+0x110>
 8014b7e:	2b08      	cmp	r3, #8
 8014b80:	d10b      	bne.n	8014b9a <_printf_i+0x142>
 8014b82:	6823      	ldr	r3, [r4, #0]
 8014b84:	07df      	lsls	r7, r3, #31
 8014b86:	d508      	bpl.n	8014b9a <_printf_i+0x142>
 8014b88:	6923      	ldr	r3, [r4, #16]
 8014b8a:	6861      	ldr	r1, [r4, #4]
 8014b8c:	4299      	cmp	r1, r3
 8014b8e:	bfde      	ittt	le
 8014b90:	2330      	movle	r3, #48	@ 0x30
 8014b92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014b96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014b9a:	1b92      	subs	r2, r2, r6
 8014b9c:	6122      	str	r2, [r4, #16]
 8014b9e:	f8cd a000 	str.w	sl, [sp]
 8014ba2:	464b      	mov	r3, r9
 8014ba4:	aa03      	add	r2, sp, #12
 8014ba6:	4621      	mov	r1, r4
 8014ba8:	4640      	mov	r0, r8
 8014baa:	f7ff fee7 	bl	801497c <_printf_common>
 8014bae:	3001      	adds	r0, #1
 8014bb0:	d14a      	bne.n	8014c48 <_printf_i+0x1f0>
 8014bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8014bb6:	b004      	add	sp, #16
 8014bb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014bbc:	6823      	ldr	r3, [r4, #0]
 8014bbe:	f043 0320 	orr.w	r3, r3, #32
 8014bc2:	6023      	str	r3, [r4, #0]
 8014bc4:	4832      	ldr	r0, [pc, #200]	@ (8014c90 <_printf_i+0x238>)
 8014bc6:	2778      	movs	r7, #120	@ 0x78
 8014bc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8014bcc:	6823      	ldr	r3, [r4, #0]
 8014bce:	6831      	ldr	r1, [r6, #0]
 8014bd0:	061f      	lsls	r7, r3, #24
 8014bd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8014bd6:	d402      	bmi.n	8014bde <_printf_i+0x186>
 8014bd8:	065f      	lsls	r7, r3, #25
 8014bda:	bf48      	it	mi
 8014bdc:	b2ad      	uxthmi	r5, r5
 8014bde:	6031      	str	r1, [r6, #0]
 8014be0:	07d9      	lsls	r1, r3, #31
 8014be2:	bf44      	itt	mi
 8014be4:	f043 0320 	orrmi.w	r3, r3, #32
 8014be8:	6023      	strmi	r3, [r4, #0]
 8014bea:	b11d      	cbz	r5, 8014bf4 <_printf_i+0x19c>
 8014bec:	2310      	movs	r3, #16
 8014bee:	e7ad      	b.n	8014b4c <_printf_i+0xf4>
 8014bf0:	4826      	ldr	r0, [pc, #152]	@ (8014c8c <_printf_i+0x234>)
 8014bf2:	e7e9      	b.n	8014bc8 <_printf_i+0x170>
 8014bf4:	6823      	ldr	r3, [r4, #0]
 8014bf6:	f023 0320 	bic.w	r3, r3, #32
 8014bfa:	6023      	str	r3, [r4, #0]
 8014bfc:	e7f6      	b.n	8014bec <_printf_i+0x194>
 8014bfe:	4616      	mov	r6, r2
 8014c00:	e7bd      	b.n	8014b7e <_printf_i+0x126>
 8014c02:	6833      	ldr	r3, [r6, #0]
 8014c04:	6825      	ldr	r5, [r4, #0]
 8014c06:	6961      	ldr	r1, [r4, #20]
 8014c08:	1d18      	adds	r0, r3, #4
 8014c0a:	6030      	str	r0, [r6, #0]
 8014c0c:	062e      	lsls	r6, r5, #24
 8014c0e:	681b      	ldr	r3, [r3, #0]
 8014c10:	d501      	bpl.n	8014c16 <_printf_i+0x1be>
 8014c12:	6019      	str	r1, [r3, #0]
 8014c14:	e002      	b.n	8014c1c <_printf_i+0x1c4>
 8014c16:	0668      	lsls	r0, r5, #25
 8014c18:	d5fb      	bpl.n	8014c12 <_printf_i+0x1ba>
 8014c1a:	8019      	strh	r1, [r3, #0]
 8014c1c:	2300      	movs	r3, #0
 8014c1e:	6123      	str	r3, [r4, #16]
 8014c20:	4616      	mov	r6, r2
 8014c22:	e7bc      	b.n	8014b9e <_printf_i+0x146>
 8014c24:	6833      	ldr	r3, [r6, #0]
 8014c26:	1d1a      	adds	r2, r3, #4
 8014c28:	6032      	str	r2, [r6, #0]
 8014c2a:	681e      	ldr	r6, [r3, #0]
 8014c2c:	6862      	ldr	r2, [r4, #4]
 8014c2e:	2100      	movs	r1, #0
 8014c30:	4630      	mov	r0, r6
 8014c32:	f7eb facd 	bl	80001d0 <memchr>
 8014c36:	b108      	cbz	r0, 8014c3c <_printf_i+0x1e4>
 8014c38:	1b80      	subs	r0, r0, r6
 8014c3a:	6060      	str	r0, [r4, #4]
 8014c3c:	6863      	ldr	r3, [r4, #4]
 8014c3e:	6123      	str	r3, [r4, #16]
 8014c40:	2300      	movs	r3, #0
 8014c42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014c46:	e7aa      	b.n	8014b9e <_printf_i+0x146>
 8014c48:	6923      	ldr	r3, [r4, #16]
 8014c4a:	4632      	mov	r2, r6
 8014c4c:	4649      	mov	r1, r9
 8014c4e:	4640      	mov	r0, r8
 8014c50:	47d0      	blx	sl
 8014c52:	3001      	adds	r0, #1
 8014c54:	d0ad      	beq.n	8014bb2 <_printf_i+0x15a>
 8014c56:	6823      	ldr	r3, [r4, #0]
 8014c58:	079b      	lsls	r3, r3, #30
 8014c5a:	d413      	bmi.n	8014c84 <_printf_i+0x22c>
 8014c5c:	68e0      	ldr	r0, [r4, #12]
 8014c5e:	9b03      	ldr	r3, [sp, #12]
 8014c60:	4298      	cmp	r0, r3
 8014c62:	bfb8      	it	lt
 8014c64:	4618      	movlt	r0, r3
 8014c66:	e7a6      	b.n	8014bb6 <_printf_i+0x15e>
 8014c68:	2301      	movs	r3, #1
 8014c6a:	4632      	mov	r2, r6
 8014c6c:	4649      	mov	r1, r9
 8014c6e:	4640      	mov	r0, r8
 8014c70:	47d0      	blx	sl
 8014c72:	3001      	adds	r0, #1
 8014c74:	d09d      	beq.n	8014bb2 <_printf_i+0x15a>
 8014c76:	3501      	adds	r5, #1
 8014c78:	68e3      	ldr	r3, [r4, #12]
 8014c7a:	9903      	ldr	r1, [sp, #12]
 8014c7c:	1a5b      	subs	r3, r3, r1
 8014c7e:	42ab      	cmp	r3, r5
 8014c80:	dcf2      	bgt.n	8014c68 <_printf_i+0x210>
 8014c82:	e7eb      	b.n	8014c5c <_printf_i+0x204>
 8014c84:	2500      	movs	r5, #0
 8014c86:	f104 0619 	add.w	r6, r4, #25
 8014c8a:	e7f5      	b.n	8014c78 <_printf_i+0x220>
 8014c8c:	0801b01e 	.word	0x0801b01e
 8014c90:	0801b02f 	.word	0x0801b02f

08014c94 <_scanf_float>:
 8014c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c98:	b087      	sub	sp, #28
 8014c9a:	4691      	mov	r9, r2
 8014c9c:	9303      	str	r3, [sp, #12]
 8014c9e:	688b      	ldr	r3, [r1, #8]
 8014ca0:	1e5a      	subs	r2, r3, #1
 8014ca2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014ca6:	bf81      	itttt	hi
 8014ca8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014cac:	eb03 0b05 	addhi.w	fp, r3, r5
 8014cb0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014cb4:	608b      	strhi	r3, [r1, #8]
 8014cb6:	680b      	ldr	r3, [r1, #0]
 8014cb8:	460a      	mov	r2, r1
 8014cba:	f04f 0500 	mov.w	r5, #0
 8014cbe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014cc2:	f842 3b1c 	str.w	r3, [r2], #28
 8014cc6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014cca:	4680      	mov	r8, r0
 8014ccc:	460c      	mov	r4, r1
 8014cce:	bf98      	it	ls
 8014cd0:	f04f 0b00 	movls.w	fp, #0
 8014cd4:	9201      	str	r2, [sp, #4]
 8014cd6:	4616      	mov	r6, r2
 8014cd8:	46aa      	mov	sl, r5
 8014cda:	462f      	mov	r7, r5
 8014cdc:	9502      	str	r5, [sp, #8]
 8014cde:	68a2      	ldr	r2, [r4, #8]
 8014ce0:	b15a      	cbz	r2, 8014cfa <_scanf_float+0x66>
 8014ce2:	f8d9 3000 	ldr.w	r3, [r9]
 8014ce6:	781b      	ldrb	r3, [r3, #0]
 8014ce8:	2b4e      	cmp	r3, #78	@ 0x4e
 8014cea:	d863      	bhi.n	8014db4 <_scanf_float+0x120>
 8014cec:	2b40      	cmp	r3, #64	@ 0x40
 8014cee:	d83b      	bhi.n	8014d68 <_scanf_float+0xd4>
 8014cf0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014cf4:	b2c8      	uxtb	r0, r1
 8014cf6:	280e      	cmp	r0, #14
 8014cf8:	d939      	bls.n	8014d6e <_scanf_float+0xda>
 8014cfa:	b11f      	cbz	r7, 8014d04 <_scanf_float+0x70>
 8014cfc:	6823      	ldr	r3, [r4, #0]
 8014cfe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014d02:	6023      	str	r3, [r4, #0]
 8014d04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014d08:	f1ba 0f01 	cmp.w	sl, #1
 8014d0c:	f200 8114 	bhi.w	8014f38 <_scanf_float+0x2a4>
 8014d10:	9b01      	ldr	r3, [sp, #4]
 8014d12:	429e      	cmp	r6, r3
 8014d14:	f200 8105 	bhi.w	8014f22 <_scanf_float+0x28e>
 8014d18:	2001      	movs	r0, #1
 8014d1a:	b007      	add	sp, #28
 8014d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d20:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8014d24:	2a0d      	cmp	r2, #13
 8014d26:	d8e8      	bhi.n	8014cfa <_scanf_float+0x66>
 8014d28:	a101      	add	r1, pc, #4	@ (adr r1, 8014d30 <_scanf_float+0x9c>)
 8014d2a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014d2e:	bf00      	nop
 8014d30:	08014e79 	.word	0x08014e79
 8014d34:	08014cfb 	.word	0x08014cfb
 8014d38:	08014cfb 	.word	0x08014cfb
 8014d3c:	08014cfb 	.word	0x08014cfb
 8014d40:	08014ed5 	.word	0x08014ed5
 8014d44:	08014eaf 	.word	0x08014eaf
 8014d48:	08014cfb 	.word	0x08014cfb
 8014d4c:	08014cfb 	.word	0x08014cfb
 8014d50:	08014e87 	.word	0x08014e87
 8014d54:	08014cfb 	.word	0x08014cfb
 8014d58:	08014cfb 	.word	0x08014cfb
 8014d5c:	08014cfb 	.word	0x08014cfb
 8014d60:	08014cfb 	.word	0x08014cfb
 8014d64:	08014e43 	.word	0x08014e43
 8014d68:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014d6c:	e7da      	b.n	8014d24 <_scanf_float+0x90>
 8014d6e:	290e      	cmp	r1, #14
 8014d70:	d8c3      	bhi.n	8014cfa <_scanf_float+0x66>
 8014d72:	a001      	add	r0, pc, #4	@ (adr r0, 8014d78 <_scanf_float+0xe4>)
 8014d74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014d78:	08014e33 	.word	0x08014e33
 8014d7c:	08014cfb 	.word	0x08014cfb
 8014d80:	08014e33 	.word	0x08014e33
 8014d84:	08014ec3 	.word	0x08014ec3
 8014d88:	08014cfb 	.word	0x08014cfb
 8014d8c:	08014dd5 	.word	0x08014dd5
 8014d90:	08014e19 	.word	0x08014e19
 8014d94:	08014e19 	.word	0x08014e19
 8014d98:	08014e19 	.word	0x08014e19
 8014d9c:	08014e19 	.word	0x08014e19
 8014da0:	08014e19 	.word	0x08014e19
 8014da4:	08014e19 	.word	0x08014e19
 8014da8:	08014e19 	.word	0x08014e19
 8014dac:	08014e19 	.word	0x08014e19
 8014db0:	08014e19 	.word	0x08014e19
 8014db4:	2b6e      	cmp	r3, #110	@ 0x6e
 8014db6:	d809      	bhi.n	8014dcc <_scanf_float+0x138>
 8014db8:	2b60      	cmp	r3, #96	@ 0x60
 8014dba:	d8b1      	bhi.n	8014d20 <_scanf_float+0x8c>
 8014dbc:	2b54      	cmp	r3, #84	@ 0x54
 8014dbe:	d07b      	beq.n	8014eb8 <_scanf_float+0x224>
 8014dc0:	2b59      	cmp	r3, #89	@ 0x59
 8014dc2:	d19a      	bne.n	8014cfa <_scanf_float+0x66>
 8014dc4:	2d07      	cmp	r5, #7
 8014dc6:	d198      	bne.n	8014cfa <_scanf_float+0x66>
 8014dc8:	2508      	movs	r5, #8
 8014dca:	e02f      	b.n	8014e2c <_scanf_float+0x198>
 8014dcc:	2b74      	cmp	r3, #116	@ 0x74
 8014dce:	d073      	beq.n	8014eb8 <_scanf_float+0x224>
 8014dd0:	2b79      	cmp	r3, #121	@ 0x79
 8014dd2:	e7f6      	b.n	8014dc2 <_scanf_float+0x12e>
 8014dd4:	6821      	ldr	r1, [r4, #0]
 8014dd6:	05c8      	lsls	r0, r1, #23
 8014dd8:	d51e      	bpl.n	8014e18 <_scanf_float+0x184>
 8014dda:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014dde:	6021      	str	r1, [r4, #0]
 8014de0:	3701      	adds	r7, #1
 8014de2:	f1bb 0f00 	cmp.w	fp, #0
 8014de6:	d003      	beq.n	8014df0 <_scanf_float+0x15c>
 8014de8:	3201      	adds	r2, #1
 8014dea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014dee:	60a2      	str	r2, [r4, #8]
 8014df0:	68a3      	ldr	r3, [r4, #8]
 8014df2:	3b01      	subs	r3, #1
 8014df4:	60a3      	str	r3, [r4, #8]
 8014df6:	6923      	ldr	r3, [r4, #16]
 8014df8:	3301      	adds	r3, #1
 8014dfa:	6123      	str	r3, [r4, #16]
 8014dfc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014e00:	3b01      	subs	r3, #1
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	f8c9 3004 	str.w	r3, [r9, #4]
 8014e08:	f340 8082 	ble.w	8014f10 <_scanf_float+0x27c>
 8014e0c:	f8d9 3000 	ldr.w	r3, [r9]
 8014e10:	3301      	adds	r3, #1
 8014e12:	f8c9 3000 	str.w	r3, [r9]
 8014e16:	e762      	b.n	8014cde <_scanf_float+0x4a>
 8014e18:	eb1a 0105 	adds.w	r1, sl, r5
 8014e1c:	f47f af6d 	bne.w	8014cfa <_scanf_float+0x66>
 8014e20:	6822      	ldr	r2, [r4, #0]
 8014e22:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8014e26:	6022      	str	r2, [r4, #0]
 8014e28:	460d      	mov	r5, r1
 8014e2a:	468a      	mov	sl, r1
 8014e2c:	f806 3b01 	strb.w	r3, [r6], #1
 8014e30:	e7de      	b.n	8014df0 <_scanf_float+0x15c>
 8014e32:	6822      	ldr	r2, [r4, #0]
 8014e34:	0610      	lsls	r0, r2, #24
 8014e36:	f57f af60 	bpl.w	8014cfa <_scanf_float+0x66>
 8014e3a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014e3e:	6022      	str	r2, [r4, #0]
 8014e40:	e7f4      	b.n	8014e2c <_scanf_float+0x198>
 8014e42:	f1ba 0f00 	cmp.w	sl, #0
 8014e46:	d10c      	bne.n	8014e62 <_scanf_float+0x1ce>
 8014e48:	b977      	cbnz	r7, 8014e68 <_scanf_float+0x1d4>
 8014e4a:	6822      	ldr	r2, [r4, #0]
 8014e4c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014e50:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014e54:	d108      	bne.n	8014e68 <_scanf_float+0x1d4>
 8014e56:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014e5a:	6022      	str	r2, [r4, #0]
 8014e5c:	f04f 0a01 	mov.w	sl, #1
 8014e60:	e7e4      	b.n	8014e2c <_scanf_float+0x198>
 8014e62:	f1ba 0f02 	cmp.w	sl, #2
 8014e66:	d050      	beq.n	8014f0a <_scanf_float+0x276>
 8014e68:	2d01      	cmp	r5, #1
 8014e6a:	d002      	beq.n	8014e72 <_scanf_float+0x1de>
 8014e6c:	2d04      	cmp	r5, #4
 8014e6e:	f47f af44 	bne.w	8014cfa <_scanf_float+0x66>
 8014e72:	3501      	adds	r5, #1
 8014e74:	b2ed      	uxtb	r5, r5
 8014e76:	e7d9      	b.n	8014e2c <_scanf_float+0x198>
 8014e78:	f1ba 0f01 	cmp.w	sl, #1
 8014e7c:	f47f af3d 	bne.w	8014cfa <_scanf_float+0x66>
 8014e80:	f04f 0a02 	mov.w	sl, #2
 8014e84:	e7d2      	b.n	8014e2c <_scanf_float+0x198>
 8014e86:	b975      	cbnz	r5, 8014ea6 <_scanf_float+0x212>
 8014e88:	2f00      	cmp	r7, #0
 8014e8a:	f47f af37 	bne.w	8014cfc <_scanf_float+0x68>
 8014e8e:	6822      	ldr	r2, [r4, #0]
 8014e90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014e94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014e98:	f040 8103 	bne.w	80150a2 <_scanf_float+0x40e>
 8014e9c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014ea0:	6022      	str	r2, [r4, #0]
 8014ea2:	2501      	movs	r5, #1
 8014ea4:	e7c2      	b.n	8014e2c <_scanf_float+0x198>
 8014ea6:	2d03      	cmp	r5, #3
 8014ea8:	d0e3      	beq.n	8014e72 <_scanf_float+0x1de>
 8014eaa:	2d05      	cmp	r5, #5
 8014eac:	e7df      	b.n	8014e6e <_scanf_float+0x1da>
 8014eae:	2d02      	cmp	r5, #2
 8014eb0:	f47f af23 	bne.w	8014cfa <_scanf_float+0x66>
 8014eb4:	2503      	movs	r5, #3
 8014eb6:	e7b9      	b.n	8014e2c <_scanf_float+0x198>
 8014eb8:	2d06      	cmp	r5, #6
 8014eba:	f47f af1e 	bne.w	8014cfa <_scanf_float+0x66>
 8014ebe:	2507      	movs	r5, #7
 8014ec0:	e7b4      	b.n	8014e2c <_scanf_float+0x198>
 8014ec2:	6822      	ldr	r2, [r4, #0]
 8014ec4:	0591      	lsls	r1, r2, #22
 8014ec6:	f57f af18 	bpl.w	8014cfa <_scanf_float+0x66>
 8014eca:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014ece:	6022      	str	r2, [r4, #0]
 8014ed0:	9702      	str	r7, [sp, #8]
 8014ed2:	e7ab      	b.n	8014e2c <_scanf_float+0x198>
 8014ed4:	6822      	ldr	r2, [r4, #0]
 8014ed6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014eda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014ede:	d005      	beq.n	8014eec <_scanf_float+0x258>
 8014ee0:	0550      	lsls	r0, r2, #21
 8014ee2:	f57f af0a 	bpl.w	8014cfa <_scanf_float+0x66>
 8014ee6:	2f00      	cmp	r7, #0
 8014ee8:	f000 80db 	beq.w	80150a2 <_scanf_float+0x40e>
 8014eec:	0591      	lsls	r1, r2, #22
 8014eee:	bf58      	it	pl
 8014ef0:	9902      	ldrpl	r1, [sp, #8]
 8014ef2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014ef6:	bf58      	it	pl
 8014ef8:	1a79      	subpl	r1, r7, r1
 8014efa:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014efe:	bf58      	it	pl
 8014f00:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014f04:	6022      	str	r2, [r4, #0]
 8014f06:	2700      	movs	r7, #0
 8014f08:	e790      	b.n	8014e2c <_scanf_float+0x198>
 8014f0a:	f04f 0a03 	mov.w	sl, #3
 8014f0e:	e78d      	b.n	8014e2c <_scanf_float+0x198>
 8014f10:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014f14:	4649      	mov	r1, r9
 8014f16:	4640      	mov	r0, r8
 8014f18:	4798      	blx	r3
 8014f1a:	2800      	cmp	r0, #0
 8014f1c:	f43f aedf 	beq.w	8014cde <_scanf_float+0x4a>
 8014f20:	e6eb      	b.n	8014cfa <_scanf_float+0x66>
 8014f22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014f26:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014f2a:	464a      	mov	r2, r9
 8014f2c:	4640      	mov	r0, r8
 8014f2e:	4798      	blx	r3
 8014f30:	6923      	ldr	r3, [r4, #16]
 8014f32:	3b01      	subs	r3, #1
 8014f34:	6123      	str	r3, [r4, #16]
 8014f36:	e6eb      	b.n	8014d10 <_scanf_float+0x7c>
 8014f38:	1e6b      	subs	r3, r5, #1
 8014f3a:	2b06      	cmp	r3, #6
 8014f3c:	d824      	bhi.n	8014f88 <_scanf_float+0x2f4>
 8014f3e:	2d02      	cmp	r5, #2
 8014f40:	d836      	bhi.n	8014fb0 <_scanf_float+0x31c>
 8014f42:	9b01      	ldr	r3, [sp, #4]
 8014f44:	429e      	cmp	r6, r3
 8014f46:	f67f aee7 	bls.w	8014d18 <_scanf_float+0x84>
 8014f4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014f4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014f52:	464a      	mov	r2, r9
 8014f54:	4640      	mov	r0, r8
 8014f56:	4798      	blx	r3
 8014f58:	6923      	ldr	r3, [r4, #16]
 8014f5a:	3b01      	subs	r3, #1
 8014f5c:	6123      	str	r3, [r4, #16]
 8014f5e:	e7f0      	b.n	8014f42 <_scanf_float+0x2ae>
 8014f60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014f64:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014f68:	464a      	mov	r2, r9
 8014f6a:	4640      	mov	r0, r8
 8014f6c:	4798      	blx	r3
 8014f6e:	6923      	ldr	r3, [r4, #16]
 8014f70:	3b01      	subs	r3, #1
 8014f72:	6123      	str	r3, [r4, #16]
 8014f74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014f78:	fa5f fa8a 	uxtb.w	sl, sl
 8014f7c:	f1ba 0f02 	cmp.w	sl, #2
 8014f80:	d1ee      	bne.n	8014f60 <_scanf_float+0x2cc>
 8014f82:	3d03      	subs	r5, #3
 8014f84:	b2ed      	uxtb	r5, r5
 8014f86:	1b76      	subs	r6, r6, r5
 8014f88:	6823      	ldr	r3, [r4, #0]
 8014f8a:	05da      	lsls	r2, r3, #23
 8014f8c:	d530      	bpl.n	8014ff0 <_scanf_float+0x35c>
 8014f8e:	055b      	lsls	r3, r3, #21
 8014f90:	d511      	bpl.n	8014fb6 <_scanf_float+0x322>
 8014f92:	9b01      	ldr	r3, [sp, #4]
 8014f94:	429e      	cmp	r6, r3
 8014f96:	f67f aebf 	bls.w	8014d18 <_scanf_float+0x84>
 8014f9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014f9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014fa2:	464a      	mov	r2, r9
 8014fa4:	4640      	mov	r0, r8
 8014fa6:	4798      	blx	r3
 8014fa8:	6923      	ldr	r3, [r4, #16]
 8014faa:	3b01      	subs	r3, #1
 8014fac:	6123      	str	r3, [r4, #16]
 8014fae:	e7f0      	b.n	8014f92 <_scanf_float+0x2fe>
 8014fb0:	46aa      	mov	sl, r5
 8014fb2:	46b3      	mov	fp, r6
 8014fb4:	e7de      	b.n	8014f74 <_scanf_float+0x2e0>
 8014fb6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014fba:	6923      	ldr	r3, [r4, #16]
 8014fbc:	2965      	cmp	r1, #101	@ 0x65
 8014fbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8014fc2:	f106 35ff 	add.w	r5, r6, #4294967295
 8014fc6:	6123      	str	r3, [r4, #16]
 8014fc8:	d00c      	beq.n	8014fe4 <_scanf_float+0x350>
 8014fca:	2945      	cmp	r1, #69	@ 0x45
 8014fcc:	d00a      	beq.n	8014fe4 <_scanf_float+0x350>
 8014fce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014fd2:	464a      	mov	r2, r9
 8014fd4:	4640      	mov	r0, r8
 8014fd6:	4798      	blx	r3
 8014fd8:	6923      	ldr	r3, [r4, #16]
 8014fda:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014fde:	3b01      	subs	r3, #1
 8014fe0:	1eb5      	subs	r5, r6, #2
 8014fe2:	6123      	str	r3, [r4, #16]
 8014fe4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014fe8:	464a      	mov	r2, r9
 8014fea:	4640      	mov	r0, r8
 8014fec:	4798      	blx	r3
 8014fee:	462e      	mov	r6, r5
 8014ff0:	6822      	ldr	r2, [r4, #0]
 8014ff2:	f012 0210 	ands.w	r2, r2, #16
 8014ff6:	d001      	beq.n	8014ffc <_scanf_float+0x368>
 8014ff8:	2000      	movs	r0, #0
 8014ffa:	e68e      	b.n	8014d1a <_scanf_float+0x86>
 8014ffc:	7032      	strb	r2, [r6, #0]
 8014ffe:	6823      	ldr	r3, [r4, #0]
 8015000:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8015004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015008:	d125      	bne.n	8015056 <_scanf_float+0x3c2>
 801500a:	9b02      	ldr	r3, [sp, #8]
 801500c:	429f      	cmp	r7, r3
 801500e:	d00a      	beq.n	8015026 <_scanf_float+0x392>
 8015010:	1bda      	subs	r2, r3, r7
 8015012:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8015016:	429e      	cmp	r6, r3
 8015018:	bf28      	it	cs
 801501a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801501e:	4922      	ldr	r1, [pc, #136]	@ (80150a8 <_scanf_float+0x414>)
 8015020:	4630      	mov	r0, r6
 8015022:	f000 f93d 	bl	80152a0 <siprintf>
 8015026:	9901      	ldr	r1, [sp, #4]
 8015028:	2200      	movs	r2, #0
 801502a:	4640      	mov	r0, r8
 801502c:	f002 fc94 	bl	8017958 <_strtod_r>
 8015030:	9b03      	ldr	r3, [sp, #12]
 8015032:	6821      	ldr	r1, [r4, #0]
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	f011 0f02 	tst.w	r1, #2
 801503a:	ec57 6b10 	vmov	r6, r7, d0
 801503e:	f103 0204 	add.w	r2, r3, #4
 8015042:	d015      	beq.n	8015070 <_scanf_float+0x3dc>
 8015044:	9903      	ldr	r1, [sp, #12]
 8015046:	600a      	str	r2, [r1, #0]
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	e9c3 6700 	strd	r6, r7, [r3]
 801504e:	68e3      	ldr	r3, [r4, #12]
 8015050:	3301      	adds	r3, #1
 8015052:	60e3      	str	r3, [r4, #12]
 8015054:	e7d0      	b.n	8014ff8 <_scanf_float+0x364>
 8015056:	9b04      	ldr	r3, [sp, #16]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d0e4      	beq.n	8015026 <_scanf_float+0x392>
 801505c:	9905      	ldr	r1, [sp, #20]
 801505e:	230a      	movs	r3, #10
 8015060:	3101      	adds	r1, #1
 8015062:	4640      	mov	r0, r8
 8015064:	f002 fcf8 	bl	8017a58 <_strtol_r>
 8015068:	9b04      	ldr	r3, [sp, #16]
 801506a:	9e05      	ldr	r6, [sp, #20]
 801506c:	1ac2      	subs	r2, r0, r3
 801506e:	e7d0      	b.n	8015012 <_scanf_float+0x37e>
 8015070:	f011 0f04 	tst.w	r1, #4
 8015074:	9903      	ldr	r1, [sp, #12]
 8015076:	600a      	str	r2, [r1, #0]
 8015078:	d1e6      	bne.n	8015048 <_scanf_float+0x3b4>
 801507a:	681d      	ldr	r5, [r3, #0]
 801507c:	4632      	mov	r2, r6
 801507e:	463b      	mov	r3, r7
 8015080:	4630      	mov	r0, r6
 8015082:	4639      	mov	r1, r7
 8015084:	f7eb fd52 	bl	8000b2c <__aeabi_dcmpun>
 8015088:	b128      	cbz	r0, 8015096 <_scanf_float+0x402>
 801508a:	4808      	ldr	r0, [pc, #32]	@ (80150ac <_scanf_float+0x418>)
 801508c:	f000 fa5a 	bl	8015544 <nanf>
 8015090:	ed85 0a00 	vstr	s0, [r5]
 8015094:	e7db      	b.n	801504e <_scanf_float+0x3ba>
 8015096:	4630      	mov	r0, r6
 8015098:	4639      	mov	r1, r7
 801509a:	f7eb fda5 	bl	8000be8 <__aeabi_d2f>
 801509e:	6028      	str	r0, [r5, #0]
 80150a0:	e7d5      	b.n	801504e <_scanf_float+0x3ba>
 80150a2:	2700      	movs	r7, #0
 80150a4:	e62e      	b.n	8014d04 <_scanf_float+0x70>
 80150a6:	bf00      	nop
 80150a8:	0801b040 	.word	0x0801b040
 80150ac:	0801b181 	.word	0x0801b181

080150b0 <std>:
 80150b0:	2300      	movs	r3, #0
 80150b2:	b510      	push	{r4, lr}
 80150b4:	4604      	mov	r4, r0
 80150b6:	e9c0 3300 	strd	r3, r3, [r0]
 80150ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80150be:	6083      	str	r3, [r0, #8]
 80150c0:	8181      	strh	r1, [r0, #12]
 80150c2:	6643      	str	r3, [r0, #100]	@ 0x64
 80150c4:	81c2      	strh	r2, [r0, #14]
 80150c6:	6183      	str	r3, [r0, #24]
 80150c8:	4619      	mov	r1, r3
 80150ca:	2208      	movs	r2, #8
 80150cc:	305c      	adds	r0, #92	@ 0x5c
 80150ce:	f000 f94c 	bl	801536a <memset>
 80150d2:	4b0d      	ldr	r3, [pc, #52]	@ (8015108 <std+0x58>)
 80150d4:	6263      	str	r3, [r4, #36]	@ 0x24
 80150d6:	4b0d      	ldr	r3, [pc, #52]	@ (801510c <std+0x5c>)
 80150d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80150da:	4b0d      	ldr	r3, [pc, #52]	@ (8015110 <std+0x60>)
 80150dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80150de:	4b0d      	ldr	r3, [pc, #52]	@ (8015114 <std+0x64>)
 80150e0:	6323      	str	r3, [r4, #48]	@ 0x30
 80150e2:	4b0d      	ldr	r3, [pc, #52]	@ (8015118 <std+0x68>)
 80150e4:	6224      	str	r4, [r4, #32]
 80150e6:	429c      	cmp	r4, r3
 80150e8:	d006      	beq.n	80150f8 <std+0x48>
 80150ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80150ee:	4294      	cmp	r4, r2
 80150f0:	d002      	beq.n	80150f8 <std+0x48>
 80150f2:	33d0      	adds	r3, #208	@ 0xd0
 80150f4:	429c      	cmp	r4, r3
 80150f6:	d105      	bne.n	8015104 <std+0x54>
 80150f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80150fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015100:	f000 ba0e 	b.w	8015520 <__retarget_lock_init_recursive>
 8015104:	bd10      	pop	{r4, pc}
 8015106:	bf00      	nop
 8015108:	080152e5 	.word	0x080152e5
 801510c:	08015307 	.word	0x08015307
 8015110:	0801533f 	.word	0x0801533f
 8015114:	08015363 	.word	0x08015363
 8015118:	20006a58 	.word	0x20006a58

0801511c <stdio_exit_handler>:
 801511c:	4a02      	ldr	r2, [pc, #8]	@ (8015128 <stdio_exit_handler+0xc>)
 801511e:	4903      	ldr	r1, [pc, #12]	@ (801512c <stdio_exit_handler+0x10>)
 8015120:	4803      	ldr	r0, [pc, #12]	@ (8015130 <stdio_exit_handler+0x14>)
 8015122:	f000 b869 	b.w	80151f8 <_fwalk_sglue>
 8015126:	bf00      	nop
 8015128:	20000144 	.word	0x20000144
 801512c:	08017e15 	.word	0x08017e15
 8015130:	20000154 	.word	0x20000154

08015134 <cleanup_stdio>:
 8015134:	6841      	ldr	r1, [r0, #4]
 8015136:	4b0c      	ldr	r3, [pc, #48]	@ (8015168 <cleanup_stdio+0x34>)
 8015138:	4299      	cmp	r1, r3
 801513a:	b510      	push	{r4, lr}
 801513c:	4604      	mov	r4, r0
 801513e:	d001      	beq.n	8015144 <cleanup_stdio+0x10>
 8015140:	f002 fe68 	bl	8017e14 <_fflush_r>
 8015144:	68a1      	ldr	r1, [r4, #8]
 8015146:	4b09      	ldr	r3, [pc, #36]	@ (801516c <cleanup_stdio+0x38>)
 8015148:	4299      	cmp	r1, r3
 801514a:	d002      	beq.n	8015152 <cleanup_stdio+0x1e>
 801514c:	4620      	mov	r0, r4
 801514e:	f002 fe61 	bl	8017e14 <_fflush_r>
 8015152:	68e1      	ldr	r1, [r4, #12]
 8015154:	4b06      	ldr	r3, [pc, #24]	@ (8015170 <cleanup_stdio+0x3c>)
 8015156:	4299      	cmp	r1, r3
 8015158:	d004      	beq.n	8015164 <cleanup_stdio+0x30>
 801515a:	4620      	mov	r0, r4
 801515c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015160:	f002 be58 	b.w	8017e14 <_fflush_r>
 8015164:	bd10      	pop	{r4, pc}
 8015166:	bf00      	nop
 8015168:	20006a58 	.word	0x20006a58
 801516c:	20006ac0 	.word	0x20006ac0
 8015170:	20006b28 	.word	0x20006b28

08015174 <global_stdio_init.part.0>:
 8015174:	b510      	push	{r4, lr}
 8015176:	4b0b      	ldr	r3, [pc, #44]	@ (80151a4 <global_stdio_init.part.0+0x30>)
 8015178:	4c0b      	ldr	r4, [pc, #44]	@ (80151a8 <global_stdio_init.part.0+0x34>)
 801517a:	4a0c      	ldr	r2, [pc, #48]	@ (80151ac <global_stdio_init.part.0+0x38>)
 801517c:	601a      	str	r2, [r3, #0]
 801517e:	4620      	mov	r0, r4
 8015180:	2200      	movs	r2, #0
 8015182:	2104      	movs	r1, #4
 8015184:	f7ff ff94 	bl	80150b0 <std>
 8015188:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801518c:	2201      	movs	r2, #1
 801518e:	2109      	movs	r1, #9
 8015190:	f7ff ff8e 	bl	80150b0 <std>
 8015194:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015198:	2202      	movs	r2, #2
 801519a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801519e:	2112      	movs	r1, #18
 80151a0:	f7ff bf86 	b.w	80150b0 <std>
 80151a4:	20006b90 	.word	0x20006b90
 80151a8:	20006a58 	.word	0x20006a58
 80151ac:	0801511d 	.word	0x0801511d

080151b0 <__sfp_lock_acquire>:
 80151b0:	4801      	ldr	r0, [pc, #4]	@ (80151b8 <__sfp_lock_acquire+0x8>)
 80151b2:	f000 b9b6 	b.w	8015522 <__retarget_lock_acquire_recursive>
 80151b6:	bf00      	nop
 80151b8:	20006b99 	.word	0x20006b99

080151bc <__sfp_lock_release>:
 80151bc:	4801      	ldr	r0, [pc, #4]	@ (80151c4 <__sfp_lock_release+0x8>)
 80151be:	f000 b9b1 	b.w	8015524 <__retarget_lock_release_recursive>
 80151c2:	bf00      	nop
 80151c4:	20006b99 	.word	0x20006b99

080151c8 <__sinit>:
 80151c8:	b510      	push	{r4, lr}
 80151ca:	4604      	mov	r4, r0
 80151cc:	f7ff fff0 	bl	80151b0 <__sfp_lock_acquire>
 80151d0:	6a23      	ldr	r3, [r4, #32]
 80151d2:	b11b      	cbz	r3, 80151dc <__sinit+0x14>
 80151d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80151d8:	f7ff bff0 	b.w	80151bc <__sfp_lock_release>
 80151dc:	4b04      	ldr	r3, [pc, #16]	@ (80151f0 <__sinit+0x28>)
 80151de:	6223      	str	r3, [r4, #32]
 80151e0:	4b04      	ldr	r3, [pc, #16]	@ (80151f4 <__sinit+0x2c>)
 80151e2:	681b      	ldr	r3, [r3, #0]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d1f5      	bne.n	80151d4 <__sinit+0xc>
 80151e8:	f7ff ffc4 	bl	8015174 <global_stdio_init.part.0>
 80151ec:	e7f2      	b.n	80151d4 <__sinit+0xc>
 80151ee:	bf00      	nop
 80151f0:	08015135 	.word	0x08015135
 80151f4:	20006b90 	.word	0x20006b90

080151f8 <_fwalk_sglue>:
 80151f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80151fc:	4607      	mov	r7, r0
 80151fe:	4688      	mov	r8, r1
 8015200:	4614      	mov	r4, r2
 8015202:	2600      	movs	r6, #0
 8015204:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015208:	f1b9 0901 	subs.w	r9, r9, #1
 801520c:	d505      	bpl.n	801521a <_fwalk_sglue+0x22>
 801520e:	6824      	ldr	r4, [r4, #0]
 8015210:	2c00      	cmp	r4, #0
 8015212:	d1f7      	bne.n	8015204 <_fwalk_sglue+0xc>
 8015214:	4630      	mov	r0, r6
 8015216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801521a:	89ab      	ldrh	r3, [r5, #12]
 801521c:	2b01      	cmp	r3, #1
 801521e:	d907      	bls.n	8015230 <_fwalk_sglue+0x38>
 8015220:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015224:	3301      	adds	r3, #1
 8015226:	d003      	beq.n	8015230 <_fwalk_sglue+0x38>
 8015228:	4629      	mov	r1, r5
 801522a:	4638      	mov	r0, r7
 801522c:	47c0      	blx	r8
 801522e:	4306      	orrs	r6, r0
 8015230:	3568      	adds	r5, #104	@ 0x68
 8015232:	e7e9      	b.n	8015208 <_fwalk_sglue+0x10>

08015234 <sniprintf>:
 8015234:	b40c      	push	{r2, r3}
 8015236:	b530      	push	{r4, r5, lr}
 8015238:	4b18      	ldr	r3, [pc, #96]	@ (801529c <sniprintf+0x68>)
 801523a:	1e0c      	subs	r4, r1, #0
 801523c:	681d      	ldr	r5, [r3, #0]
 801523e:	b09d      	sub	sp, #116	@ 0x74
 8015240:	da08      	bge.n	8015254 <sniprintf+0x20>
 8015242:	238b      	movs	r3, #139	@ 0x8b
 8015244:	602b      	str	r3, [r5, #0]
 8015246:	f04f 30ff 	mov.w	r0, #4294967295
 801524a:	b01d      	add	sp, #116	@ 0x74
 801524c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015250:	b002      	add	sp, #8
 8015252:	4770      	bx	lr
 8015254:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8015258:	f8ad 3014 	strh.w	r3, [sp, #20]
 801525c:	f04f 0300 	mov.w	r3, #0
 8015260:	931b      	str	r3, [sp, #108]	@ 0x6c
 8015262:	bf14      	ite	ne
 8015264:	f104 33ff 	addne.w	r3, r4, #4294967295
 8015268:	4623      	moveq	r3, r4
 801526a:	9304      	str	r3, [sp, #16]
 801526c:	9307      	str	r3, [sp, #28]
 801526e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8015272:	9002      	str	r0, [sp, #8]
 8015274:	9006      	str	r0, [sp, #24]
 8015276:	f8ad 3016 	strh.w	r3, [sp, #22]
 801527a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801527c:	ab21      	add	r3, sp, #132	@ 0x84
 801527e:	a902      	add	r1, sp, #8
 8015280:	4628      	mov	r0, r5
 8015282:	9301      	str	r3, [sp, #4]
 8015284:	f002 fc46 	bl	8017b14 <_svfiprintf_r>
 8015288:	1c43      	adds	r3, r0, #1
 801528a:	bfbc      	itt	lt
 801528c:	238b      	movlt	r3, #139	@ 0x8b
 801528e:	602b      	strlt	r3, [r5, #0]
 8015290:	2c00      	cmp	r4, #0
 8015292:	d0da      	beq.n	801524a <sniprintf+0x16>
 8015294:	9b02      	ldr	r3, [sp, #8]
 8015296:	2200      	movs	r2, #0
 8015298:	701a      	strb	r2, [r3, #0]
 801529a:	e7d6      	b.n	801524a <sniprintf+0x16>
 801529c:	20000150 	.word	0x20000150

080152a0 <siprintf>:
 80152a0:	b40e      	push	{r1, r2, r3}
 80152a2:	b510      	push	{r4, lr}
 80152a4:	b09d      	sub	sp, #116	@ 0x74
 80152a6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80152a8:	9002      	str	r0, [sp, #8]
 80152aa:	9006      	str	r0, [sp, #24]
 80152ac:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80152b0:	480a      	ldr	r0, [pc, #40]	@ (80152dc <siprintf+0x3c>)
 80152b2:	9107      	str	r1, [sp, #28]
 80152b4:	9104      	str	r1, [sp, #16]
 80152b6:	490a      	ldr	r1, [pc, #40]	@ (80152e0 <siprintf+0x40>)
 80152b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80152bc:	9105      	str	r1, [sp, #20]
 80152be:	2400      	movs	r4, #0
 80152c0:	a902      	add	r1, sp, #8
 80152c2:	6800      	ldr	r0, [r0, #0]
 80152c4:	9301      	str	r3, [sp, #4]
 80152c6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80152c8:	f002 fc24 	bl	8017b14 <_svfiprintf_r>
 80152cc:	9b02      	ldr	r3, [sp, #8]
 80152ce:	701c      	strb	r4, [r3, #0]
 80152d0:	b01d      	add	sp, #116	@ 0x74
 80152d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80152d6:	b003      	add	sp, #12
 80152d8:	4770      	bx	lr
 80152da:	bf00      	nop
 80152dc:	20000150 	.word	0x20000150
 80152e0:	ffff0208 	.word	0xffff0208

080152e4 <__sread>:
 80152e4:	b510      	push	{r4, lr}
 80152e6:	460c      	mov	r4, r1
 80152e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152ec:	f000 f8ca 	bl	8015484 <_read_r>
 80152f0:	2800      	cmp	r0, #0
 80152f2:	bfab      	itete	ge
 80152f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80152f6:	89a3      	ldrhlt	r3, [r4, #12]
 80152f8:	181b      	addge	r3, r3, r0
 80152fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80152fe:	bfac      	ite	ge
 8015300:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015302:	81a3      	strhlt	r3, [r4, #12]
 8015304:	bd10      	pop	{r4, pc}

08015306 <__swrite>:
 8015306:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801530a:	461f      	mov	r7, r3
 801530c:	898b      	ldrh	r3, [r1, #12]
 801530e:	05db      	lsls	r3, r3, #23
 8015310:	4605      	mov	r5, r0
 8015312:	460c      	mov	r4, r1
 8015314:	4616      	mov	r6, r2
 8015316:	d505      	bpl.n	8015324 <__swrite+0x1e>
 8015318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801531c:	2302      	movs	r3, #2
 801531e:	2200      	movs	r2, #0
 8015320:	f000 f89e 	bl	8015460 <_lseek_r>
 8015324:	89a3      	ldrh	r3, [r4, #12]
 8015326:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801532a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801532e:	81a3      	strh	r3, [r4, #12]
 8015330:	4632      	mov	r2, r6
 8015332:	463b      	mov	r3, r7
 8015334:	4628      	mov	r0, r5
 8015336:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801533a:	f000 b8b5 	b.w	80154a8 <_write_r>

0801533e <__sseek>:
 801533e:	b510      	push	{r4, lr}
 8015340:	460c      	mov	r4, r1
 8015342:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015346:	f000 f88b 	bl	8015460 <_lseek_r>
 801534a:	1c43      	adds	r3, r0, #1
 801534c:	89a3      	ldrh	r3, [r4, #12]
 801534e:	bf15      	itete	ne
 8015350:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015352:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015356:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801535a:	81a3      	strheq	r3, [r4, #12]
 801535c:	bf18      	it	ne
 801535e:	81a3      	strhne	r3, [r4, #12]
 8015360:	bd10      	pop	{r4, pc}

08015362 <__sclose>:
 8015362:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015366:	f000 b80d 	b.w	8015384 <_close_r>

0801536a <memset>:
 801536a:	4402      	add	r2, r0
 801536c:	4603      	mov	r3, r0
 801536e:	4293      	cmp	r3, r2
 8015370:	d100      	bne.n	8015374 <memset+0xa>
 8015372:	4770      	bx	lr
 8015374:	f803 1b01 	strb.w	r1, [r3], #1
 8015378:	e7f9      	b.n	801536e <memset+0x4>
	...

0801537c <_localeconv_r>:
 801537c:	4800      	ldr	r0, [pc, #0]	@ (8015380 <_localeconv_r+0x4>)
 801537e:	4770      	bx	lr
 8015380:	20000290 	.word	0x20000290

08015384 <_close_r>:
 8015384:	b538      	push	{r3, r4, r5, lr}
 8015386:	4d06      	ldr	r5, [pc, #24]	@ (80153a0 <_close_r+0x1c>)
 8015388:	2300      	movs	r3, #0
 801538a:	4604      	mov	r4, r0
 801538c:	4608      	mov	r0, r1
 801538e:	602b      	str	r3, [r5, #0]
 8015390:	f7ee ff0c 	bl	80041ac <_close>
 8015394:	1c43      	adds	r3, r0, #1
 8015396:	d102      	bne.n	801539e <_close_r+0x1a>
 8015398:	682b      	ldr	r3, [r5, #0]
 801539a:	b103      	cbz	r3, 801539e <_close_r+0x1a>
 801539c:	6023      	str	r3, [r4, #0]
 801539e:	bd38      	pop	{r3, r4, r5, pc}
 80153a0:	20006b94 	.word	0x20006b94

080153a4 <_reclaim_reent>:
 80153a4:	4b2d      	ldr	r3, [pc, #180]	@ (801545c <_reclaim_reent+0xb8>)
 80153a6:	681b      	ldr	r3, [r3, #0]
 80153a8:	4283      	cmp	r3, r0
 80153aa:	b570      	push	{r4, r5, r6, lr}
 80153ac:	4604      	mov	r4, r0
 80153ae:	d053      	beq.n	8015458 <_reclaim_reent+0xb4>
 80153b0:	69c3      	ldr	r3, [r0, #28]
 80153b2:	b31b      	cbz	r3, 80153fc <_reclaim_reent+0x58>
 80153b4:	68db      	ldr	r3, [r3, #12]
 80153b6:	b163      	cbz	r3, 80153d2 <_reclaim_reent+0x2e>
 80153b8:	2500      	movs	r5, #0
 80153ba:	69e3      	ldr	r3, [r4, #28]
 80153bc:	68db      	ldr	r3, [r3, #12]
 80153be:	5959      	ldr	r1, [r3, r5]
 80153c0:	b9b1      	cbnz	r1, 80153f0 <_reclaim_reent+0x4c>
 80153c2:	3504      	adds	r5, #4
 80153c4:	2d80      	cmp	r5, #128	@ 0x80
 80153c6:	d1f8      	bne.n	80153ba <_reclaim_reent+0x16>
 80153c8:	69e3      	ldr	r3, [r4, #28]
 80153ca:	4620      	mov	r0, r4
 80153cc:	68d9      	ldr	r1, [r3, #12]
 80153ce:	f000 ff17 	bl	8016200 <_free_r>
 80153d2:	69e3      	ldr	r3, [r4, #28]
 80153d4:	6819      	ldr	r1, [r3, #0]
 80153d6:	b111      	cbz	r1, 80153de <_reclaim_reent+0x3a>
 80153d8:	4620      	mov	r0, r4
 80153da:	f000 ff11 	bl	8016200 <_free_r>
 80153de:	69e3      	ldr	r3, [r4, #28]
 80153e0:	689d      	ldr	r5, [r3, #8]
 80153e2:	b15d      	cbz	r5, 80153fc <_reclaim_reent+0x58>
 80153e4:	4629      	mov	r1, r5
 80153e6:	4620      	mov	r0, r4
 80153e8:	682d      	ldr	r5, [r5, #0]
 80153ea:	f000 ff09 	bl	8016200 <_free_r>
 80153ee:	e7f8      	b.n	80153e2 <_reclaim_reent+0x3e>
 80153f0:	680e      	ldr	r6, [r1, #0]
 80153f2:	4620      	mov	r0, r4
 80153f4:	f000 ff04 	bl	8016200 <_free_r>
 80153f8:	4631      	mov	r1, r6
 80153fa:	e7e1      	b.n	80153c0 <_reclaim_reent+0x1c>
 80153fc:	6961      	ldr	r1, [r4, #20]
 80153fe:	b111      	cbz	r1, 8015406 <_reclaim_reent+0x62>
 8015400:	4620      	mov	r0, r4
 8015402:	f000 fefd 	bl	8016200 <_free_r>
 8015406:	69e1      	ldr	r1, [r4, #28]
 8015408:	b111      	cbz	r1, 8015410 <_reclaim_reent+0x6c>
 801540a:	4620      	mov	r0, r4
 801540c:	f000 fef8 	bl	8016200 <_free_r>
 8015410:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015412:	b111      	cbz	r1, 801541a <_reclaim_reent+0x76>
 8015414:	4620      	mov	r0, r4
 8015416:	f000 fef3 	bl	8016200 <_free_r>
 801541a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801541c:	b111      	cbz	r1, 8015424 <_reclaim_reent+0x80>
 801541e:	4620      	mov	r0, r4
 8015420:	f000 feee 	bl	8016200 <_free_r>
 8015424:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8015426:	b111      	cbz	r1, 801542e <_reclaim_reent+0x8a>
 8015428:	4620      	mov	r0, r4
 801542a:	f000 fee9 	bl	8016200 <_free_r>
 801542e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8015430:	b111      	cbz	r1, 8015438 <_reclaim_reent+0x94>
 8015432:	4620      	mov	r0, r4
 8015434:	f000 fee4 	bl	8016200 <_free_r>
 8015438:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801543a:	b111      	cbz	r1, 8015442 <_reclaim_reent+0x9e>
 801543c:	4620      	mov	r0, r4
 801543e:	f000 fedf 	bl	8016200 <_free_r>
 8015442:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8015444:	b111      	cbz	r1, 801544c <_reclaim_reent+0xa8>
 8015446:	4620      	mov	r0, r4
 8015448:	f000 feda 	bl	8016200 <_free_r>
 801544c:	6a23      	ldr	r3, [r4, #32]
 801544e:	b11b      	cbz	r3, 8015458 <_reclaim_reent+0xb4>
 8015450:	4620      	mov	r0, r4
 8015452:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015456:	4718      	bx	r3
 8015458:	bd70      	pop	{r4, r5, r6, pc}
 801545a:	bf00      	nop
 801545c:	20000150 	.word	0x20000150

08015460 <_lseek_r>:
 8015460:	b538      	push	{r3, r4, r5, lr}
 8015462:	4d07      	ldr	r5, [pc, #28]	@ (8015480 <_lseek_r+0x20>)
 8015464:	4604      	mov	r4, r0
 8015466:	4608      	mov	r0, r1
 8015468:	4611      	mov	r1, r2
 801546a:	2200      	movs	r2, #0
 801546c:	602a      	str	r2, [r5, #0]
 801546e:	461a      	mov	r2, r3
 8015470:	f7ee fec3 	bl	80041fa <_lseek>
 8015474:	1c43      	adds	r3, r0, #1
 8015476:	d102      	bne.n	801547e <_lseek_r+0x1e>
 8015478:	682b      	ldr	r3, [r5, #0]
 801547a:	b103      	cbz	r3, 801547e <_lseek_r+0x1e>
 801547c:	6023      	str	r3, [r4, #0]
 801547e:	bd38      	pop	{r3, r4, r5, pc}
 8015480:	20006b94 	.word	0x20006b94

08015484 <_read_r>:
 8015484:	b538      	push	{r3, r4, r5, lr}
 8015486:	4d07      	ldr	r5, [pc, #28]	@ (80154a4 <_read_r+0x20>)
 8015488:	4604      	mov	r4, r0
 801548a:	4608      	mov	r0, r1
 801548c:	4611      	mov	r1, r2
 801548e:	2200      	movs	r2, #0
 8015490:	602a      	str	r2, [r5, #0]
 8015492:	461a      	mov	r2, r3
 8015494:	f7ee fe51 	bl	800413a <_read>
 8015498:	1c43      	adds	r3, r0, #1
 801549a:	d102      	bne.n	80154a2 <_read_r+0x1e>
 801549c:	682b      	ldr	r3, [r5, #0]
 801549e:	b103      	cbz	r3, 80154a2 <_read_r+0x1e>
 80154a0:	6023      	str	r3, [r4, #0]
 80154a2:	bd38      	pop	{r3, r4, r5, pc}
 80154a4:	20006b94 	.word	0x20006b94

080154a8 <_write_r>:
 80154a8:	b538      	push	{r3, r4, r5, lr}
 80154aa:	4d07      	ldr	r5, [pc, #28]	@ (80154c8 <_write_r+0x20>)
 80154ac:	4604      	mov	r4, r0
 80154ae:	4608      	mov	r0, r1
 80154b0:	4611      	mov	r1, r2
 80154b2:	2200      	movs	r2, #0
 80154b4:	602a      	str	r2, [r5, #0]
 80154b6:	461a      	mov	r2, r3
 80154b8:	f7ee fe5c 	bl	8004174 <_write>
 80154bc:	1c43      	adds	r3, r0, #1
 80154be:	d102      	bne.n	80154c6 <_write_r+0x1e>
 80154c0:	682b      	ldr	r3, [r5, #0]
 80154c2:	b103      	cbz	r3, 80154c6 <_write_r+0x1e>
 80154c4:	6023      	str	r3, [r4, #0]
 80154c6:	bd38      	pop	{r3, r4, r5, pc}
 80154c8:	20006b94 	.word	0x20006b94

080154cc <__errno>:
 80154cc:	4b01      	ldr	r3, [pc, #4]	@ (80154d4 <__errno+0x8>)
 80154ce:	6818      	ldr	r0, [r3, #0]
 80154d0:	4770      	bx	lr
 80154d2:	bf00      	nop
 80154d4:	20000150 	.word	0x20000150

080154d8 <__libc_init_array>:
 80154d8:	b570      	push	{r4, r5, r6, lr}
 80154da:	4d0d      	ldr	r5, [pc, #52]	@ (8015510 <__libc_init_array+0x38>)
 80154dc:	4c0d      	ldr	r4, [pc, #52]	@ (8015514 <__libc_init_array+0x3c>)
 80154de:	1b64      	subs	r4, r4, r5
 80154e0:	10a4      	asrs	r4, r4, #2
 80154e2:	2600      	movs	r6, #0
 80154e4:	42a6      	cmp	r6, r4
 80154e6:	d109      	bne.n	80154fc <__libc_init_array+0x24>
 80154e8:	4d0b      	ldr	r5, [pc, #44]	@ (8015518 <__libc_init_array+0x40>)
 80154ea:	4c0c      	ldr	r4, [pc, #48]	@ (801551c <__libc_init_array+0x44>)
 80154ec:	f003 fbba 	bl	8018c64 <_init>
 80154f0:	1b64      	subs	r4, r4, r5
 80154f2:	10a4      	asrs	r4, r4, #2
 80154f4:	2600      	movs	r6, #0
 80154f6:	42a6      	cmp	r6, r4
 80154f8:	d105      	bne.n	8015506 <__libc_init_array+0x2e>
 80154fa:	bd70      	pop	{r4, r5, r6, pc}
 80154fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8015500:	4798      	blx	r3
 8015502:	3601      	adds	r6, #1
 8015504:	e7ee      	b.n	80154e4 <__libc_init_array+0xc>
 8015506:	f855 3b04 	ldr.w	r3, [r5], #4
 801550a:	4798      	blx	r3
 801550c:	3601      	adds	r6, #1
 801550e:	e7f2      	b.n	80154f6 <__libc_init_array+0x1e>
 8015510:	0801b43c 	.word	0x0801b43c
 8015514:	0801b43c 	.word	0x0801b43c
 8015518:	0801b43c 	.word	0x0801b43c
 801551c:	0801b440 	.word	0x0801b440

08015520 <__retarget_lock_init_recursive>:
 8015520:	4770      	bx	lr

08015522 <__retarget_lock_acquire_recursive>:
 8015522:	4770      	bx	lr

08015524 <__retarget_lock_release_recursive>:
 8015524:	4770      	bx	lr

08015526 <memcpy>:
 8015526:	440a      	add	r2, r1
 8015528:	4291      	cmp	r1, r2
 801552a:	f100 33ff 	add.w	r3, r0, #4294967295
 801552e:	d100      	bne.n	8015532 <memcpy+0xc>
 8015530:	4770      	bx	lr
 8015532:	b510      	push	{r4, lr}
 8015534:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015538:	f803 4f01 	strb.w	r4, [r3, #1]!
 801553c:	4291      	cmp	r1, r2
 801553e:	d1f9      	bne.n	8015534 <memcpy+0xe>
 8015540:	bd10      	pop	{r4, pc}
	...

08015544 <nanf>:
 8015544:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801554c <nanf+0x8>
 8015548:	4770      	bx	lr
 801554a:	bf00      	nop
 801554c:	7fc00000 	.word	0x7fc00000

08015550 <quorem>:
 8015550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015554:	6903      	ldr	r3, [r0, #16]
 8015556:	690c      	ldr	r4, [r1, #16]
 8015558:	42a3      	cmp	r3, r4
 801555a:	4607      	mov	r7, r0
 801555c:	db7e      	blt.n	801565c <quorem+0x10c>
 801555e:	3c01      	subs	r4, #1
 8015560:	f101 0814 	add.w	r8, r1, #20
 8015564:	00a3      	lsls	r3, r4, #2
 8015566:	f100 0514 	add.w	r5, r0, #20
 801556a:	9300      	str	r3, [sp, #0]
 801556c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015570:	9301      	str	r3, [sp, #4]
 8015572:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015576:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801557a:	3301      	adds	r3, #1
 801557c:	429a      	cmp	r2, r3
 801557e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015582:	fbb2 f6f3 	udiv	r6, r2, r3
 8015586:	d32e      	bcc.n	80155e6 <quorem+0x96>
 8015588:	f04f 0a00 	mov.w	sl, #0
 801558c:	46c4      	mov	ip, r8
 801558e:	46ae      	mov	lr, r5
 8015590:	46d3      	mov	fp, sl
 8015592:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015596:	b298      	uxth	r0, r3
 8015598:	fb06 a000 	mla	r0, r6, r0, sl
 801559c:	0c02      	lsrs	r2, r0, #16
 801559e:	0c1b      	lsrs	r3, r3, #16
 80155a0:	fb06 2303 	mla	r3, r6, r3, r2
 80155a4:	f8de 2000 	ldr.w	r2, [lr]
 80155a8:	b280      	uxth	r0, r0
 80155aa:	b292      	uxth	r2, r2
 80155ac:	1a12      	subs	r2, r2, r0
 80155ae:	445a      	add	r2, fp
 80155b0:	f8de 0000 	ldr.w	r0, [lr]
 80155b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80155b8:	b29b      	uxth	r3, r3
 80155ba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80155be:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80155c2:	b292      	uxth	r2, r2
 80155c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80155c8:	45e1      	cmp	r9, ip
 80155ca:	f84e 2b04 	str.w	r2, [lr], #4
 80155ce:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80155d2:	d2de      	bcs.n	8015592 <quorem+0x42>
 80155d4:	9b00      	ldr	r3, [sp, #0]
 80155d6:	58eb      	ldr	r3, [r5, r3]
 80155d8:	b92b      	cbnz	r3, 80155e6 <quorem+0x96>
 80155da:	9b01      	ldr	r3, [sp, #4]
 80155dc:	3b04      	subs	r3, #4
 80155de:	429d      	cmp	r5, r3
 80155e0:	461a      	mov	r2, r3
 80155e2:	d32f      	bcc.n	8015644 <quorem+0xf4>
 80155e4:	613c      	str	r4, [r7, #16]
 80155e6:	4638      	mov	r0, r7
 80155e8:	f001 f9c6 	bl	8016978 <__mcmp>
 80155ec:	2800      	cmp	r0, #0
 80155ee:	db25      	blt.n	801563c <quorem+0xec>
 80155f0:	4629      	mov	r1, r5
 80155f2:	2000      	movs	r0, #0
 80155f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80155f8:	f8d1 c000 	ldr.w	ip, [r1]
 80155fc:	fa1f fe82 	uxth.w	lr, r2
 8015600:	fa1f f38c 	uxth.w	r3, ip
 8015604:	eba3 030e 	sub.w	r3, r3, lr
 8015608:	4403      	add	r3, r0
 801560a:	0c12      	lsrs	r2, r2, #16
 801560c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015610:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015614:	b29b      	uxth	r3, r3
 8015616:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801561a:	45c1      	cmp	r9, r8
 801561c:	f841 3b04 	str.w	r3, [r1], #4
 8015620:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015624:	d2e6      	bcs.n	80155f4 <quorem+0xa4>
 8015626:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801562a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801562e:	b922      	cbnz	r2, 801563a <quorem+0xea>
 8015630:	3b04      	subs	r3, #4
 8015632:	429d      	cmp	r5, r3
 8015634:	461a      	mov	r2, r3
 8015636:	d30b      	bcc.n	8015650 <quorem+0x100>
 8015638:	613c      	str	r4, [r7, #16]
 801563a:	3601      	adds	r6, #1
 801563c:	4630      	mov	r0, r6
 801563e:	b003      	add	sp, #12
 8015640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015644:	6812      	ldr	r2, [r2, #0]
 8015646:	3b04      	subs	r3, #4
 8015648:	2a00      	cmp	r2, #0
 801564a:	d1cb      	bne.n	80155e4 <quorem+0x94>
 801564c:	3c01      	subs	r4, #1
 801564e:	e7c6      	b.n	80155de <quorem+0x8e>
 8015650:	6812      	ldr	r2, [r2, #0]
 8015652:	3b04      	subs	r3, #4
 8015654:	2a00      	cmp	r2, #0
 8015656:	d1ef      	bne.n	8015638 <quorem+0xe8>
 8015658:	3c01      	subs	r4, #1
 801565a:	e7ea      	b.n	8015632 <quorem+0xe2>
 801565c:	2000      	movs	r0, #0
 801565e:	e7ee      	b.n	801563e <quorem+0xee>

08015660 <_dtoa_r>:
 8015660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015664:	69c7      	ldr	r7, [r0, #28]
 8015666:	b097      	sub	sp, #92	@ 0x5c
 8015668:	ed8d 0b04 	vstr	d0, [sp, #16]
 801566c:	ec55 4b10 	vmov	r4, r5, d0
 8015670:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8015672:	9107      	str	r1, [sp, #28]
 8015674:	4681      	mov	r9, r0
 8015676:	920c      	str	r2, [sp, #48]	@ 0x30
 8015678:	9311      	str	r3, [sp, #68]	@ 0x44
 801567a:	b97f      	cbnz	r7, 801569c <_dtoa_r+0x3c>
 801567c:	2010      	movs	r0, #16
 801567e:	f000 fe09 	bl	8016294 <malloc>
 8015682:	4602      	mov	r2, r0
 8015684:	f8c9 001c 	str.w	r0, [r9, #28]
 8015688:	b920      	cbnz	r0, 8015694 <_dtoa_r+0x34>
 801568a:	4ba9      	ldr	r3, [pc, #676]	@ (8015930 <_dtoa_r+0x2d0>)
 801568c:	21ef      	movs	r1, #239	@ 0xef
 801568e:	48a9      	ldr	r0, [pc, #676]	@ (8015934 <_dtoa_r+0x2d4>)
 8015690:	f002 fc2e 	bl	8017ef0 <__assert_func>
 8015694:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8015698:	6007      	str	r7, [r0, #0]
 801569a:	60c7      	str	r7, [r0, #12]
 801569c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80156a0:	6819      	ldr	r1, [r3, #0]
 80156a2:	b159      	cbz	r1, 80156bc <_dtoa_r+0x5c>
 80156a4:	685a      	ldr	r2, [r3, #4]
 80156a6:	604a      	str	r2, [r1, #4]
 80156a8:	2301      	movs	r3, #1
 80156aa:	4093      	lsls	r3, r2
 80156ac:	608b      	str	r3, [r1, #8]
 80156ae:	4648      	mov	r0, r9
 80156b0:	f000 fee6 	bl	8016480 <_Bfree>
 80156b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80156b8:	2200      	movs	r2, #0
 80156ba:	601a      	str	r2, [r3, #0]
 80156bc:	1e2b      	subs	r3, r5, #0
 80156be:	bfb9      	ittee	lt
 80156c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80156c4:	9305      	strlt	r3, [sp, #20]
 80156c6:	2300      	movge	r3, #0
 80156c8:	6033      	strge	r3, [r6, #0]
 80156ca:	9f05      	ldr	r7, [sp, #20]
 80156cc:	4b9a      	ldr	r3, [pc, #616]	@ (8015938 <_dtoa_r+0x2d8>)
 80156ce:	bfbc      	itt	lt
 80156d0:	2201      	movlt	r2, #1
 80156d2:	6032      	strlt	r2, [r6, #0]
 80156d4:	43bb      	bics	r3, r7
 80156d6:	d112      	bne.n	80156fe <_dtoa_r+0x9e>
 80156d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80156da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80156de:	6013      	str	r3, [r2, #0]
 80156e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80156e4:	4323      	orrs	r3, r4
 80156e6:	f000 855a 	beq.w	801619e <_dtoa_r+0xb3e>
 80156ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80156ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801594c <_dtoa_r+0x2ec>
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	f000 855c 	beq.w	80161ae <_dtoa_r+0xb4e>
 80156f6:	f10a 0303 	add.w	r3, sl, #3
 80156fa:	f000 bd56 	b.w	80161aa <_dtoa_r+0xb4a>
 80156fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8015702:	2200      	movs	r2, #0
 8015704:	ec51 0b17 	vmov	r0, r1, d7
 8015708:	2300      	movs	r3, #0
 801570a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801570e:	f7eb f9db 	bl	8000ac8 <__aeabi_dcmpeq>
 8015712:	4680      	mov	r8, r0
 8015714:	b158      	cbz	r0, 801572e <_dtoa_r+0xce>
 8015716:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8015718:	2301      	movs	r3, #1
 801571a:	6013      	str	r3, [r2, #0]
 801571c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801571e:	b113      	cbz	r3, 8015726 <_dtoa_r+0xc6>
 8015720:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8015722:	4b86      	ldr	r3, [pc, #536]	@ (801593c <_dtoa_r+0x2dc>)
 8015724:	6013      	str	r3, [r2, #0]
 8015726:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8015950 <_dtoa_r+0x2f0>
 801572a:	f000 bd40 	b.w	80161ae <_dtoa_r+0xb4e>
 801572e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8015732:	aa14      	add	r2, sp, #80	@ 0x50
 8015734:	a915      	add	r1, sp, #84	@ 0x54
 8015736:	4648      	mov	r0, r9
 8015738:	f001 fa3e 	bl	8016bb8 <__d2b>
 801573c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8015740:	9002      	str	r0, [sp, #8]
 8015742:	2e00      	cmp	r6, #0
 8015744:	d078      	beq.n	8015838 <_dtoa_r+0x1d8>
 8015746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015748:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801574c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015750:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8015754:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8015758:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801575c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8015760:	4619      	mov	r1, r3
 8015762:	2200      	movs	r2, #0
 8015764:	4b76      	ldr	r3, [pc, #472]	@ (8015940 <_dtoa_r+0x2e0>)
 8015766:	f7ea fd8f 	bl	8000288 <__aeabi_dsub>
 801576a:	a36b      	add	r3, pc, #428	@ (adr r3, 8015918 <_dtoa_r+0x2b8>)
 801576c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015770:	f7ea ff42 	bl	80005f8 <__aeabi_dmul>
 8015774:	a36a      	add	r3, pc, #424	@ (adr r3, 8015920 <_dtoa_r+0x2c0>)
 8015776:	e9d3 2300 	ldrd	r2, r3, [r3]
 801577a:	f7ea fd87 	bl	800028c <__adddf3>
 801577e:	4604      	mov	r4, r0
 8015780:	4630      	mov	r0, r6
 8015782:	460d      	mov	r5, r1
 8015784:	f7ea fece 	bl	8000524 <__aeabi_i2d>
 8015788:	a367      	add	r3, pc, #412	@ (adr r3, 8015928 <_dtoa_r+0x2c8>)
 801578a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801578e:	f7ea ff33 	bl	80005f8 <__aeabi_dmul>
 8015792:	4602      	mov	r2, r0
 8015794:	460b      	mov	r3, r1
 8015796:	4620      	mov	r0, r4
 8015798:	4629      	mov	r1, r5
 801579a:	f7ea fd77 	bl	800028c <__adddf3>
 801579e:	4604      	mov	r4, r0
 80157a0:	460d      	mov	r5, r1
 80157a2:	f7eb f9d9 	bl	8000b58 <__aeabi_d2iz>
 80157a6:	2200      	movs	r2, #0
 80157a8:	4607      	mov	r7, r0
 80157aa:	2300      	movs	r3, #0
 80157ac:	4620      	mov	r0, r4
 80157ae:	4629      	mov	r1, r5
 80157b0:	f7eb f994 	bl	8000adc <__aeabi_dcmplt>
 80157b4:	b140      	cbz	r0, 80157c8 <_dtoa_r+0x168>
 80157b6:	4638      	mov	r0, r7
 80157b8:	f7ea feb4 	bl	8000524 <__aeabi_i2d>
 80157bc:	4622      	mov	r2, r4
 80157be:	462b      	mov	r3, r5
 80157c0:	f7eb f982 	bl	8000ac8 <__aeabi_dcmpeq>
 80157c4:	b900      	cbnz	r0, 80157c8 <_dtoa_r+0x168>
 80157c6:	3f01      	subs	r7, #1
 80157c8:	2f16      	cmp	r7, #22
 80157ca:	d852      	bhi.n	8015872 <_dtoa_r+0x212>
 80157cc:	4b5d      	ldr	r3, [pc, #372]	@ (8015944 <_dtoa_r+0x2e4>)
 80157ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80157d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80157d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80157da:	f7eb f97f 	bl	8000adc <__aeabi_dcmplt>
 80157de:	2800      	cmp	r0, #0
 80157e0:	d049      	beq.n	8015876 <_dtoa_r+0x216>
 80157e2:	3f01      	subs	r7, #1
 80157e4:	2300      	movs	r3, #0
 80157e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80157e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80157ea:	1b9b      	subs	r3, r3, r6
 80157ec:	1e5a      	subs	r2, r3, #1
 80157ee:	bf45      	ittet	mi
 80157f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80157f4:	9300      	strmi	r3, [sp, #0]
 80157f6:	2300      	movpl	r3, #0
 80157f8:	2300      	movmi	r3, #0
 80157fa:	9206      	str	r2, [sp, #24]
 80157fc:	bf54      	ite	pl
 80157fe:	9300      	strpl	r3, [sp, #0]
 8015800:	9306      	strmi	r3, [sp, #24]
 8015802:	2f00      	cmp	r7, #0
 8015804:	db39      	blt.n	801587a <_dtoa_r+0x21a>
 8015806:	9b06      	ldr	r3, [sp, #24]
 8015808:	970d      	str	r7, [sp, #52]	@ 0x34
 801580a:	443b      	add	r3, r7
 801580c:	9306      	str	r3, [sp, #24]
 801580e:	2300      	movs	r3, #0
 8015810:	9308      	str	r3, [sp, #32]
 8015812:	9b07      	ldr	r3, [sp, #28]
 8015814:	2b09      	cmp	r3, #9
 8015816:	d863      	bhi.n	80158e0 <_dtoa_r+0x280>
 8015818:	2b05      	cmp	r3, #5
 801581a:	bfc4      	itt	gt
 801581c:	3b04      	subgt	r3, #4
 801581e:	9307      	strgt	r3, [sp, #28]
 8015820:	9b07      	ldr	r3, [sp, #28]
 8015822:	f1a3 0302 	sub.w	r3, r3, #2
 8015826:	bfcc      	ite	gt
 8015828:	2400      	movgt	r4, #0
 801582a:	2401      	movle	r4, #1
 801582c:	2b03      	cmp	r3, #3
 801582e:	d863      	bhi.n	80158f8 <_dtoa_r+0x298>
 8015830:	e8df f003 	tbb	[pc, r3]
 8015834:	2b375452 	.word	0x2b375452
 8015838:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801583c:	441e      	add	r6, r3
 801583e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8015842:	2b20      	cmp	r3, #32
 8015844:	bfc1      	itttt	gt
 8015846:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801584a:	409f      	lslgt	r7, r3
 801584c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8015850:	fa24 f303 	lsrgt.w	r3, r4, r3
 8015854:	bfd6      	itet	le
 8015856:	f1c3 0320 	rsble	r3, r3, #32
 801585a:	ea47 0003 	orrgt.w	r0, r7, r3
 801585e:	fa04 f003 	lslle.w	r0, r4, r3
 8015862:	f7ea fe4f 	bl	8000504 <__aeabi_ui2d>
 8015866:	2201      	movs	r2, #1
 8015868:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801586c:	3e01      	subs	r6, #1
 801586e:	9212      	str	r2, [sp, #72]	@ 0x48
 8015870:	e776      	b.n	8015760 <_dtoa_r+0x100>
 8015872:	2301      	movs	r3, #1
 8015874:	e7b7      	b.n	80157e6 <_dtoa_r+0x186>
 8015876:	9010      	str	r0, [sp, #64]	@ 0x40
 8015878:	e7b6      	b.n	80157e8 <_dtoa_r+0x188>
 801587a:	9b00      	ldr	r3, [sp, #0]
 801587c:	1bdb      	subs	r3, r3, r7
 801587e:	9300      	str	r3, [sp, #0]
 8015880:	427b      	negs	r3, r7
 8015882:	9308      	str	r3, [sp, #32]
 8015884:	2300      	movs	r3, #0
 8015886:	930d      	str	r3, [sp, #52]	@ 0x34
 8015888:	e7c3      	b.n	8015812 <_dtoa_r+0x1b2>
 801588a:	2301      	movs	r3, #1
 801588c:	9309      	str	r3, [sp, #36]	@ 0x24
 801588e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015890:	eb07 0b03 	add.w	fp, r7, r3
 8015894:	f10b 0301 	add.w	r3, fp, #1
 8015898:	2b01      	cmp	r3, #1
 801589a:	9303      	str	r3, [sp, #12]
 801589c:	bfb8      	it	lt
 801589e:	2301      	movlt	r3, #1
 80158a0:	e006      	b.n	80158b0 <_dtoa_r+0x250>
 80158a2:	2301      	movs	r3, #1
 80158a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80158a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	dd28      	ble.n	80158fe <_dtoa_r+0x29e>
 80158ac:	469b      	mov	fp, r3
 80158ae:	9303      	str	r3, [sp, #12]
 80158b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80158b4:	2100      	movs	r1, #0
 80158b6:	2204      	movs	r2, #4
 80158b8:	f102 0514 	add.w	r5, r2, #20
 80158bc:	429d      	cmp	r5, r3
 80158be:	d926      	bls.n	801590e <_dtoa_r+0x2ae>
 80158c0:	6041      	str	r1, [r0, #4]
 80158c2:	4648      	mov	r0, r9
 80158c4:	f000 fd9c 	bl	8016400 <_Balloc>
 80158c8:	4682      	mov	sl, r0
 80158ca:	2800      	cmp	r0, #0
 80158cc:	d142      	bne.n	8015954 <_dtoa_r+0x2f4>
 80158ce:	4b1e      	ldr	r3, [pc, #120]	@ (8015948 <_dtoa_r+0x2e8>)
 80158d0:	4602      	mov	r2, r0
 80158d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80158d6:	e6da      	b.n	801568e <_dtoa_r+0x2e>
 80158d8:	2300      	movs	r3, #0
 80158da:	e7e3      	b.n	80158a4 <_dtoa_r+0x244>
 80158dc:	2300      	movs	r3, #0
 80158de:	e7d5      	b.n	801588c <_dtoa_r+0x22c>
 80158e0:	2401      	movs	r4, #1
 80158e2:	2300      	movs	r3, #0
 80158e4:	9307      	str	r3, [sp, #28]
 80158e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80158e8:	f04f 3bff 	mov.w	fp, #4294967295
 80158ec:	2200      	movs	r2, #0
 80158ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80158f2:	2312      	movs	r3, #18
 80158f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80158f6:	e7db      	b.n	80158b0 <_dtoa_r+0x250>
 80158f8:	2301      	movs	r3, #1
 80158fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80158fc:	e7f4      	b.n	80158e8 <_dtoa_r+0x288>
 80158fe:	f04f 0b01 	mov.w	fp, #1
 8015902:	f8cd b00c 	str.w	fp, [sp, #12]
 8015906:	465b      	mov	r3, fp
 8015908:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801590c:	e7d0      	b.n	80158b0 <_dtoa_r+0x250>
 801590e:	3101      	adds	r1, #1
 8015910:	0052      	lsls	r2, r2, #1
 8015912:	e7d1      	b.n	80158b8 <_dtoa_r+0x258>
 8015914:	f3af 8000 	nop.w
 8015918:	636f4361 	.word	0x636f4361
 801591c:	3fd287a7 	.word	0x3fd287a7
 8015920:	8b60c8b3 	.word	0x8b60c8b3
 8015924:	3fc68a28 	.word	0x3fc68a28
 8015928:	509f79fb 	.word	0x509f79fb
 801592c:	3fd34413 	.word	0x3fd34413
 8015930:	0801b052 	.word	0x0801b052
 8015934:	0801b069 	.word	0x0801b069
 8015938:	7ff00000 	.word	0x7ff00000
 801593c:	0801b01d 	.word	0x0801b01d
 8015940:	3ff80000 	.word	0x3ff80000
 8015944:	0801b218 	.word	0x0801b218
 8015948:	0801b0c1 	.word	0x0801b0c1
 801594c:	0801b04e 	.word	0x0801b04e
 8015950:	0801b01c 	.word	0x0801b01c
 8015954:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8015958:	6018      	str	r0, [r3, #0]
 801595a:	9b03      	ldr	r3, [sp, #12]
 801595c:	2b0e      	cmp	r3, #14
 801595e:	f200 80a1 	bhi.w	8015aa4 <_dtoa_r+0x444>
 8015962:	2c00      	cmp	r4, #0
 8015964:	f000 809e 	beq.w	8015aa4 <_dtoa_r+0x444>
 8015968:	2f00      	cmp	r7, #0
 801596a:	dd33      	ble.n	80159d4 <_dtoa_r+0x374>
 801596c:	4b9c      	ldr	r3, [pc, #624]	@ (8015be0 <_dtoa_r+0x580>)
 801596e:	f007 020f 	and.w	r2, r7, #15
 8015972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015976:	ed93 7b00 	vldr	d7, [r3]
 801597a:	05f8      	lsls	r0, r7, #23
 801597c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8015980:	ea4f 1427 	mov.w	r4, r7, asr #4
 8015984:	d516      	bpl.n	80159b4 <_dtoa_r+0x354>
 8015986:	4b97      	ldr	r3, [pc, #604]	@ (8015be4 <_dtoa_r+0x584>)
 8015988:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801598c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015990:	f7ea ff5c 	bl	800084c <__aeabi_ddiv>
 8015994:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015998:	f004 040f 	and.w	r4, r4, #15
 801599c:	2603      	movs	r6, #3
 801599e:	4d91      	ldr	r5, [pc, #580]	@ (8015be4 <_dtoa_r+0x584>)
 80159a0:	b954      	cbnz	r4, 80159b8 <_dtoa_r+0x358>
 80159a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80159a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80159aa:	f7ea ff4f 	bl	800084c <__aeabi_ddiv>
 80159ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159b2:	e028      	b.n	8015a06 <_dtoa_r+0x3a6>
 80159b4:	2602      	movs	r6, #2
 80159b6:	e7f2      	b.n	801599e <_dtoa_r+0x33e>
 80159b8:	07e1      	lsls	r1, r4, #31
 80159ba:	d508      	bpl.n	80159ce <_dtoa_r+0x36e>
 80159bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80159c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80159c4:	f7ea fe18 	bl	80005f8 <__aeabi_dmul>
 80159c8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80159cc:	3601      	adds	r6, #1
 80159ce:	1064      	asrs	r4, r4, #1
 80159d0:	3508      	adds	r5, #8
 80159d2:	e7e5      	b.n	80159a0 <_dtoa_r+0x340>
 80159d4:	f000 80af 	beq.w	8015b36 <_dtoa_r+0x4d6>
 80159d8:	427c      	negs	r4, r7
 80159da:	4b81      	ldr	r3, [pc, #516]	@ (8015be0 <_dtoa_r+0x580>)
 80159dc:	4d81      	ldr	r5, [pc, #516]	@ (8015be4 <_dtoa_r+0x584>)
 80159de:	f004 020f 	and.w	r2, r4, #15
 80159e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80159e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80159ee:	f7ea fe03 	bl	80005f8 <__aeabi_dmul>
 80159f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159f6:	1124      	asrs	r4, r4, #4
 80159f8:	2300      	movs	r3, #0
 80159fa:	2602      	movs	r6, #2
 80159fc:	2c00      	cmp	r4, #0
 80159fe:	f040 808f 	bne.w	8015b20 <_dtoa_r+0x4c0>
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d1d3      	bne.n	80159ae <_dtoa_r+0x34e>
 8015a06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015a08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	f000 8094 	beq.w	8015b3a <_dtoa_r+0x4da>
 8015a12:	4b75      	ldr	r3, [pc, #468]	@ (8015be8 <_dtoa_r+0x588>)
 8015a14:	2200      	movs	r2, #0
 8015a16:	4620      	mov	r0, r4
 8015a18:	4629      	mov	r1, r5
 8015a1a:	f7eb f85f 	bl	8000adc <__aeabi_dcmplt>
 8015a1e:	2800      	cmp	r0, #0
 8015a20:	f000 808b 	beq.w	8015b3a <_dtoa_r+0x4da>
 8015a24:	9b03      	ldr	r3, [sp, #12]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	f000 8087 	beq.w	8015b3a <_dtoa_r+0x4da>
 8015a2c:	f1bb 0f00 	cmp.w	fp, #0
 8015a30:	dd34      	ble.n	8015a9c <_dtoa_r+0x43c>
 8015a32:	4620      	mov	r0, r4
 8015a34:	4b6d      	ldr	r3, [pc, #436]	@ (8015bec <_dtoa_r+0x58c>)
 8015a36:	2200      	movs	r2, #0
 8015a38:	4629      	mov	r1, r5
 8015a3a:	f7ea fddd 	bl	80005f8 <__aeabi_dmul>
 8015a3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015a42:	f107 38ff 	add.w	r8, r7, #4294967295
 8015a46:	3601      	adds	r6, #1
 8015a48:	465c      	mov	r4, fp
 8015a4a:	4630      	mov	r0, r6
 8015a4c:	f7ea fd6a 	bl	8000524 <__aeabi_i2d>
 8015a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015a54:	f7ea fdd0 	bl	80005f8 <__aeabi_dmul>
 8015a58:	4b65      	ldr	r3, [pc, #404]	@ (8015bf0 <_dtoa_r+0x590>)
 8015a5a:	2200      	movs	r2, #0
 8015a5c:	f7ea fc16 	bl	800028c <__adddf3>
 8015a60:	4605      	mov	r5, r0
 8015a62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8015a66:	2c00      	cmp	r4, #0
 8015a68:	d16a      	bne.n	8015b40 <_dtoa_r+0x4e0>
 8015a6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015a6e:	4b61      	ldr	r3, [pc, #388]	@ (8015bf4 <_dtoa_r+0x594>)
 8015a70:	2200      	movs	r2, #0
 8015a72:	f7ea fc09 	bl	8000288 <__aeabi_dsub>
 8015a76:	4602      	mov	r2, r0
 8015a78:	460b      	mov	r3, r1
 8015a7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015a7e:	462a      	mov	r2, r5
 8015a80:	4633      	mov	r3, r6
 8015a82:	f7eb f849 	bl	8000b18 <__aeabi_dcmpgt>
 8015a86:	2800      	cmp	r0, #0
 8015a88:	f040 8298 	bne.w	8015fbc <_dtoa_r+0x95c>
 8015a8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015a90:	462a      	mov	r2, r5
 8015a92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8015a96:	f7eb f821 	bl	8000adc <__aeabi_dcmplt>
 8015a9a:	bb38      	cbnz	r0, 8015aec <_dtoa_r+0x48c>
 8015a9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8015aa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8015aa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	f2c0 8157 	blt.w	8015d5a <_dtoa_r+0x6fa>
 8015aac:	2f0e      	cmp	r7, #14
 8015aae:	f300 8154 	bgt.w	8015d5a <_dtoa_r+0x6fa>
 8015ab2:	4b4b      	ldr	r3, [pc, #300]	@ (8015be0 <_dtoa_r+0x580>)
 8015ab4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8015ab8:	ed93 7b00 	vldr	d7, [r3]
 8015abc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015abe:	2b00      	cmp	r3, #0
 8015ac0:	ed8d 7b00 	vstr	d7, [sp]
 8015ac4:	f280 80e5 	bge.w	8015c92 <_dtoa_r+0x632>
 8015ac8:	9b03      	ldr	r3, [sp, #12]
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	f300 80e1 	bgt.w	8015c92 <_dtoa_r+0x632>
 8015ad0:	d10c      	bne.n	8015aec <_dtoa_r+0x48c>
 8015ad2:	4b48      	ldr	r3, [pc, #288]	@ (8015bf4 <_dtoa_r+0x594>)
 8015ad4:	2200      	movs	r2, #0
 8015ad6:	ec51 0b17 	vmov	r0, r1, d7
 8015ada:	f7ea fd8d 	bl	80005f8 <__aeabi_dmul>
 8015ade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ae2:	f7eb f80f 	bl	8000b04 <__aeabi_dcmpge>
 8015ae6:	2800      	cmp	r0, #0
 8015ae8:	f000 8266 	beq.w	8015fb8 <_dtoa_r+0x958>
 8015aec:	2400      	movs	r4, #0
 8015aee:	4625      	mov	r5, r4
 8015af0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015af2:	4656      	mov	r6, sl
 8015af4:	ea6f 0803 	mvn.w	r8, r3
 8015af8:	2700      	movs	r7, #0
 8015afa:	4621      	mov	r1, r4
 8015afc:	4648      	mov	r0, r9
 8015afe:	f000 fcbf 	bl	8016480 <_Bfree>
 8015b02:	2d00      	cmp	r5, #0
 8015b04:	f000 80bd 	beq.w	8015c82 <_dtoa_r+0x622>
 8015b08:	b12f      	cbz	r7, 8015b16 <_dtoa_r+0x4b6>
 8015b0a:	42af      	cmp	r7, r5
 8015b0c:	d003      	beq.n	8015b16 <_dtoa_r+0x4b6>
 8015b0e:	4639      	mov	r1, r7
 8015b10:	4648      	mov	r0, r9
 8015b12:	f000 fcb5 	bl	8016480 <_Bfree>
 8015b16:	4629      	mov	r1, r5
 8015b18:	4648      	mov	r0, r9
 8015b1a:	f000 fcb1 	bl	8016480 <_Bfree>
 8015b1e:	e0b0      	b.n	8015c82 <_dtoa_r+0x622>
 8015b20:	07e2      	lsls	r2, r4, #31
 8015b22:	d505      	bpl.n	8015b30 <_dtoa_r+0x4d0>
 8015b24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015b28:	f7ea fd66 	bl	80005f8 <__aeabi_dmul>
 8015b2c:	3601      	adds	r6, #1
 8015b2e:	2301      	movs	r3, #1
 8015b30:	1064      	asrs	r4, r4, #1
 8015b32:	3508      	adds	r5, #8
 8015b34:	e762      	b.n	80159fc <_dtoa_r+0x39c>
 8015b36:	2602      	movs	r6, #2
 8015b38:	e765      	b.n	8015a06 <_dtoa_r+0x3a6>
 8015b3a:	9c03      	ldr	r4, [sp, #12]
 8015b3c:	46b8      	mov	r8, r7
 8015b3e:	e784      	b.n	8015a4a <_dtoa_r+0x3ea>
 8015b40:	4b27      	ldr	r3, [pc, #156]	@ (8015be0 <_dtoa_r+0x580>)
 8015b42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015b44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8015b48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8015b4c:	4454      	add	r4, sl
 8015b4e:	2900      	cmp	r1, #0
 8015b50:	d054      	beq.n	8015bfc <_dtoa_r+0x59c>
 8015b52:	4929      	ldr	r1, [pc, #164]	@ (8015bf8 <_dtoa_r+0x598>)
 8015b54:	2000      	movs	r0, #0
 8015b56:	f7ea fe79 	bl	800084c <__aeabi_ddiv>
 8015b5a:	4633      	mov	r3, r6
 8015b5c:	462a      	mov	r2, r5
 8015b5e:	f7ea fb93 	bl	8000288 <__aeabi_dsub>
 8015b62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015b66:	4656      	mov	r6, sl
 8015b68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015b6c:	f7ea fff4 	bl	8000b58 <__aeabi_d2iz>
 8015b70:	4605      	mov	r5, r0
 8015b72:	f7ea fcd7 	bl	8000524 <__aeabi_i2d>
 8015b76:	4602      	mov	r2, r0
 8015b78:	460b      	mov	r3, r1
 8015b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015b7e:	f7ea fb83 	bl	8000288 <__aeabi_dsub>
 8015b82:	3530      	adds	r5, #48	@ 0x30
 8015b84:	4602      	mov	r2, r0
 8015b86:	460b      	mov	r3, r1
 8015b88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015b8c:	f806 5b01 	strb.w	r5, [r6], #1
 8015b90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015b94:	f7ea ffa2 	bl	8000adc <__aeabi_dcmplt>
 8015b98:	2800      	cmp	r0, #0
 8015b9a:	d172      	bne.n	8015c82 <_dtoa_r+0x622>
 8015b9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ba0:	4911      	ldr	r1, [pc, #68]	@ (8015be8 <_dtoa_r+0x588>)
 8015ba2:	2000      	movs	r0, #0
 8015ba4:	f7ea fb70 	bl	8000288 <__aeabi_dsub>
 8015ba8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015bac:	f7ea ff96 	bl	8000adc <__aeabi_dcmplt>
 8015bb0:	2800      	cmp	r0, #0
 8015bb2:	f040 80b4 	bne.w	8015d1e <_dtoa_r+0x6be>
 8015bb6:	42a6      	cmp	r6, r4
 8015bb8:	f43f af70 	beq.w	8015a9c <_dtoa_r+0x43c>
 8015bbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8015bec <_dtoa_r+0x58c>)
 8015bc2:	2200      	movs	r2, #0
 8015bc4:	f7ea fd18 	bl	80005f8 <__aeabi_dmul>
 8015bc8:	4b08      	ldr	r3, [pc, #32]	@ (8015bec <_dtoa_r+0x58c>)
 8015bca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015bce:	2200      	movs	r2, #0
 8015bd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015bd4:	f7ea fd10 	bl	80005f8 <__aeabi_dmul>
 8015bd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015bdc:	e7c4      	b.n	8015b68 <_dtoa_r+0x508>
 8015bde:	bf00      	nop
 8015be0:	0801b218 	.word	0x0801b218
 8015be4:	0801b1f0 	.word	0x0801b1f0
 8015be8:	3ff00000 	.word	0x3ff00000
 8015bec:	40240000 	.word	0x40240000
 8015bf0:	401c0000 	.word	0x401c0000
 8015bf4:	40140000 	.word	0x40140000
 8015bf8:	3fe00000 	.word	0x3fe00000
 8015bfc:	4631      	mov	r1, r6
 8015bfe:	4628      	mov	r0, r5
 8015c00:	f7ea fcfa 	bl	80005f8 <__aeabi_dmul>
 8015c04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8015c08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8015c0a:	4656      	mov	r6, sl
 8015c0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c10:	f7ea ffa2 	bl	8000b58 <__aeabi_d2iz>
 8015c14:	4605      	mov	r5, r0
 8015c16:	f7ea fc85 	bl	8000524 <__aeabi_i2d>
 8015c1a:	4602      	mov	r2, r0
 8015c1c:	460b      	mov	r3, r1
 8015c1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c22:	f7ea fb31 	bl	8000288 <__aeabi_dsub>
 8015c26:	3530      	adds	r5, #48	@ 0x30
 8015c28:	f806 5b01 	strb.w	r5, [r6], #1
 8015c2c:	4602      	mov	r2, r0
 8015c2e:	460b      	mov	r3, r1
 8015c30:	42a6      	cmp	r6, r4
 8015c32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8015c36:	f04f 0200 	mov.w	r2, #0
 8015c3a:	d124      	bne.n	8015c86 <_dtoa_r+0x626>
 8015c3c:	4baf      	ldr	r3, [pc, #700]	@ (8015efc <_dtoa_r+0x89c>)
 8015c3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8015c42:	f7ea fb23 	bl	800028c <__adddf3>
 8015c46:	4602      	mov	r2, r0
 8015c48:	460b      	mov	r3, r1
 8015c4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c4e:	f7ea ff63 	bl	8000b18 <__aeabi_dcmpgt>
 8015c52:	2800      	cmp	r0, #0
 8015c54:	d163      	bne.n	8015d1e <_dtoa_r+0x6be>
 8015c56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8015c5a:	49a8      	ldr	r1, [pc, #672]	@ (8015efc <_dtoa_r+0x89c>)
 8015c5c:	2000      	movs	r0, #0
 8015c5e:	f7ea fb13 	bl	8000288 <__aeabi_dsub>
 8015c62:	4602      	mov	r2, r0
 8015c64:	460b      	mov	r3, r1
 8015c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c6a:	f7ea ff37 	bl	8000adc <__aeabi_dcmplt>
 8015c6e:	2800      	cmp	r0, #0
 8015c70:	f43f af14 	beq.w	8015a9c <_dtoa_r+0x43c>
 8015c74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8015c76:	1e73      	subs	r3, r6, #1
 8015c78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8015c7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015c7e:	2b30      	cmp	r3, #48	@ 0x30
 8015c80:	d0f8      	beq.n	8015c74 <_dtoa_r+0x614>
 8015c82:	4647      	mov	r7, r8
 8015c84:	e03b      	b.n	8015cfe <_dtoa_r+0x69e>
 8015c86:	4b9e      	ldr	r3, [pc, #632]	@ (8015f00 <_dtoa_r+0x8a0>)
 8015c88:	f7ea fcb6 	bl	80005f8 <__aeabi_dmul>
 8015c8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015c90:	e7bc      	b.n	8015c0c <_dtoa_r+0x5ac>
 8015c92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8015c96:	4656      	mov	r6, sl
 8015c98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015c9c:	4620      	mov	r0, r4
 8015c9e:	4629      	mov	r1, r5
 8015ca0:	f7ea fdd4 	bl	800084c <__aeabi_ddiv>
 8015ca4:	f7ea ff58 	bl	8000b58 <__aeabi_d2iz>
 8015ca8:	4680      	mov	r8, r0
 8015caa:	f7ea fc3b 	bl	8000524 <__aeabi_i2d>
 8015cae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015cb2:	f7ea fca1 	bl	80005f8 <__aeabi_dmul>
 8015cb6:	4602      	mov	r2, r0
 8015cb8:	460b      	mov	r3, r1
 8015cba:	4620      	mov	r0, r4
 8015cbc:	4629      	mov	r1, r5
 8015cbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8015cc2:	f7ea fae1 	bl	8000288 <__aeabi_dsub>
 8015cc6:	f806 4b01 	strb.w	r4, [r6], #1
 8015cca:	9d03      	ldr	r5, [sp, #12]
 8015ccc:	eba6 040a 	sub.w	r4, r6, sl
 8015cd0:	42a5      	cmp	r5, r4
 8015cd2:	4602      	mov	r2, r0
 8015cd4:	460b      	mov	r3, r1
 8015cd6:	d133      	bne.n	8015d40 <_dtoa_r+0x6e0>
 8015cd8:	f7ea fad8 	bl	800028c <__adddf3>
 8015cdc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015ce0:	4604      	mov	r4, r0
 8015ce2:	460d      	mov	r5, r1
 8015ce4:	f7ea ff18 	bl	8000b18 <__aeabi_dcmpgt>
 8015ce8:	b9c0      	cbnz	r0, 8015d1c <_dtoa_r+0x6bc>
 8015cea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015cee:	4620      	mov	r0, r4
 8015cf0:	4629      	mov	r1, r5
 8015cf2:	f7ea fee9 	bl	8000ac8 <__aeabi_dcmpeq>
 8015cf6:	b110      	cbz	r0, 8015cfe <_dtoa_r+0x69e>
 8015cf8:	f018 0f01 	tst.w	r8, #1
 8015cfc:	d10e      	bne.n	8015d1c <_dtoa_r+0x6bc>
 8015cfe:	9902      	ldr	r1, [sp, #8]
 8015d00:	4648      	mov	r0, r9
 8015d02:	f000 fbbd 	bl	8016480 <_Bfree>
 8015d06:	2300      	movs	r3, #0
 8015d08:	7033      	strb	r3, [r6, #0]
 8015d0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015d0c:	3701      	adds	r7, #1
 8015d0e:	601f      	str	r7, [r3, #0]
 8015d10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	f000 824b 	beq.w	80161ae <_dtoa_r+0xb4e>
 8015d18:	601e      	str	r6, [r3, #0]
 8015d1a:	e248      	b.n	80161ae <_dtoa_r+0xb4e>
 8015d1c:	46b8      	mov	r8, r7
 8015d1e:	4633      	mov	r3, r6
 8015d20:	461e      	mov	r6, r3
 8015d22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015d26:	2a39      	cmp	r2, #57	@ 0x39
 8015d28:	d106      	bne.n	8015d38 <_dtoa_r+0x6d8>
 8015d2a:	459a      	cmp	sl, r3
 8015d2c:	d1f8      	bne.n	8015d20 <_dtoa_r+0x6c0>
 8015d2e:	2230      	movs	r2, #48	@ 0x30
 8015d30:	f108 0801 	add.w	r8, r8, #1
 8015d34:	f88a 2000 	strb.w	r2, [sl]
 8015d38:	781a      	ldrb	r2, [r3, #0]
 8015d3a:	3201      	adds	r2, #1
 8015d3c:	701a      	strb	r2, [r3, #0]
 8015d3e:	e7a0      	b.n	8015c82 <_dtoa_r+0x622>
 8015d40:	4b6f      	ldr	r3, [pc, #444]	@ (8015f00 <_dtoa_r+0x8a0>)
 8015d42:	2200      	movs	r2, #0
 8015d44:	f7ea fc58 	bl	80005f8 <__aeabi_dmul>
 8015d48:	2200      	movs	r2, #0
 8015d4a:	2300      	movs	r3, #0
 8015d4c:	4604      	mov	r4, r0
 8015d4e:	460d      	mov	r5, r1
 8015d50:	f7ea feba 	bl	8000ac8 <__aeabi_dcmpeq>
 8015d54:	2800      	cmp	r0, #0
 8015d56:	d09f      	beq.n	8015c98 <_dtoa_r+0x638>
 8015d58:	e7d1      	b.n	8015cfe <_dtoa_r+0x69e>
 8015d5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015d5c:	2a00      	cmp	r2, #0
 8015d5e:	f000 80ea 	beq.w	8015f36 <_dtoa_r+0x8d6>
 8015d62:	9a07      	ldr	r2, [sp, #28]
 8015d64:	2a01      	cmp	r2, #1
 8015d66:	f300 80cd 	bgt.w	8015f04 <_dtoa_r+0x8a4>
 8015d6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8015d6c:	2a00      	cmp	r2, #0
 8015d6e:	f000 80c1 	beq.w	8015ef4 <_dtoa_r+0x894>
 8015d72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8015d76:	9c08      	ldr	r4, [sp, #32]
 8015d78:	9e00      	ldr	r6, [sp, #0]
 8015d7a:	9a00      	ldr	r2, [sp, #0]
 8015d7c:	441a      	add	r2, r3
 8015d7e:	9200      	str	r2, [sp, #0]
 8015d80:	9a06      	ldr	r2, [sp, #24]
 8015d82:	2101      	movs	r1, #1
 8015d84:	441a      	add	r2, r3
 8015d86:	4648      	mov	r0, r9
 8015d88:	9206      	str	r2, [sp, #24]
 8015d8a:	f000 fc77 	bl	801667c <__i2b>
 8015d8e:	4605      	mov	r5, r0
 8015d90:	b166      	cbz	r6, 8015dac <_dtoa_r+0x74c>
 8015d92:	9b06      	ldr	r3, [sp, #24]
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	dd09      	ble.n	8015dac <_dtoa_r+0x74c>
 8015d98:	42b3      	cmp	r3, r6
 8015d9a:	9a00      	ldr	r2, [sp, #0]
 8015d9c:	bfa8      	it	ge
 8015d9e:	4633      	movge	r3, r6
 8015da0:	1ad2      	subs	r2, r2, r3
 8015da2:	9200      	str	r2, [sp, #0]
 8015da4:	9a06      	ldr	r2, [sp, #24]
 8015da6:	1af6      	subs	r6, r6, r3
 8015da8:	1ad3      	subs	r3, r2, r3
 8015daa:	9306      	str	r3, [sp, #24]
 8015dac:	9b08      	ldr	r3, [sp, #32]
 8015dae:	b30b      	cbz	r3, 8015df4 <_dtoa_r+0x794>
 8015db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	f000 80c6 	beq.w	8015f44 <_dtoa_r+0x8e4>
 8015db8:	2c00      	cmp	r4, #0
 8015dba:	f000 80c0 	beq.w	8015f3e <_dtoa_r+0x8de>
 8015dbe:	4629      	mov	r1, r5
 8015dc0:	4622      	mov	r2, r4
 8015dc2:	4648      	mov	r0, r9
 8015dc4:	f000 fd12 	bl	80167ec <__pow5mult>
 8015dc8:	9a02      	ldr	r2, [sp, #8]
 8015dca:	4601      	mov	r1, r0
 8015dcc:	4605      	mov	r5, r0
 8015dce:	4648      	mov	r0, r9
 8015dd0:	f000 fc6a 	bl	80166a8 <__multiply>
 8015dd4:	9902      	ldr	r1, [sp, #8]
 8015dd6:	4680      	mov	r8, r0
 8015dd8:	4648      	mov	r0, r9
 8015dda:	f000 fb51 	bl	8016480 <_Bfree>
 8015dde:	9b08      	ldr	r3, [sp, #32]
 8015de0:	1b1b      	subs	r3, r3, r4
 8015de2:	9308      	str	r3, [sp, #32]
 8015de4:	f000 80b1 	beq.w	8015f4a <_dtoa_r+0x8ea>
 8015de8:	9a08      	ldr	r2, [sp, #32]
 8015dea:	4641      	mov	r1, r8
 8015dec:	4648      	mov	r0, r9
 8015dee:	f000 fcfd 	bl	80167ec <__pow5mult>
 8015df2:	9002      	str	r0, [sp, #8]
 8015df4:	2101      	movs	r1, #1
 8015df6:	4648      	mov	r0, r9
 8015df8:	f000 fc40 	bl	801667c <__i2b>
 8015dfc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015dfe:	4604      	mov	r4, r0
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	f000 81d8 	beq.w	80161b6 <_dtoa_r+0xb56>
 8015e06:	461a      	mov	r2, r3
 8015e08:	4601      	mov	r1, r0
 8015e0a:	4648      	mov	r0, r9
 8015e0c:	f000 fcee 	bl	80167ec <__pow5mult>
 8015e10:	9b07      	ldr	r3, [sp, #28]
 8015e12:	2b01      	cmp	r3, #1
 8015e14:	4604      	mov	r4, r0
 8015e16:	f300 809f 	bgt.w	8015f58 <_dtoa_r+0x8f8>
 8015e1a:	9b04      	ldr	r3, [sp, #16]
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	f040 8097 	bne.w	8015f50 <_dtoa_r+0x8f0>
 8015e22:	9b05      	ldr	r3, [sp, #20]
 8015e24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	f040 8093 	bne.w	8015f54 <_dtoa_r+0x8f4>
 8015e2e:	9b05      	ldr	r3, [sp, #20]
 8015e30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015e34:	0d1b      	lsrs	r3, r3, #20
 8015e36:	051b      	lsls	r3, r3, #20
 8015e38:	b133      	cbz	r3, 8015e48 <_dtoa_r+0x7e8>
 8015e3a:	9b00      	ldr	r3, [sp, #0]
 8015e3c:	3301      	adds	r3, #1
 8015e3e:	9300      	str	r3, [sp, #0]
 8015e40:	9b06      	ldr	r3, [sp, #24]
 8015e42:	3301      	adds	r3, #1
 8015e44:	9306      	str	r3, [sp, #24]
 8015e46:	2301      	movs	r3, #1
 8015e48:	9308      	str	r3, [sp, #32]
 8015e4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	f000 81b8 	beq.w	80161c2 <_dtoa_r+0xb62>
 8015e52:	6923      	ldr	r3, [r4, #16]
 8015e54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015e58:	6918      	ldr	r0, [r3, #16]
 8015e5a:	f000 fbc3 	bl	80165e4 <__hi0bits>
 8015e5e:	f1c0 0020 	rsb	r0, r0, #32
 8015e62:	9b06      	ldr	r3, [sp, #24]
 8015e64:	4418      	add	r0, r3
 8015e66:	f010 001f 	ands.w	r0, r0, #31
 8015e6a:	f000 8082 	beq.w	8015f72 <_dtoa_r+0x912>
 8015e6e:	f1c0 0320 	rsb	r3, r0, #32
 8015e72:	2b04      	cmp	r3, #4
 8015e74:	dd73      	ble.n	8015f5e <_dtoa_r+0x8fe>
 8015e76:	9b00      	ldr	r3, [sp, #0]
 8015e78:	f1c0 001c 	rsb	r0, r0, #28
 8015e7c:	4403      	add	r3, r0
 8015e7e:	9300      	str	r3, [sp, #0]
 8015e80:	9b06      	ldr	r3, [sp, #24]
 8015e82:	4403      	add	r3, r0
 8015e84:	4406      	add	r6, r0
 8015e86:	9306      	str	r3, [sp, #24]
 8015e88:	9b00      	ldr	r3, [sp, #0]
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	dd05      	ble.n	8015e9a <_dtoa_r+0x83a>
 8015e8e:	9902      	ldr	r1, [sp, #8]
 8015e90:	461a      	mov	r2, r3
 8015e92:	4648      	mov	r0, r9
 8015e94:	f000 fd04 	bl	80168a0 <__lshift>
 8015e98:	9002      	str	r0, [sp, #8]
 8015e9a:	9b06      	ldr	r3, [sp, #24]
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	dd05      	ble.n	8015eac <_dtoa_r+0x84c>
 8015ea0:	4621      	mov	r1, r4
 8015ea2:	461a      	mov	r2, r3
 8015ea4:	4648      	mov	r0, r9
 8015ea6:	f000 fcfb 	bl	80168a0 <__lshift>
 8015eaa:	4604      	mov	r4, r0
 8015eac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d061      	beq.n	8015f76 <_dtoa_r+0x916>
 8015eb2:	9802      	ldr	r0, [sp, #8]
 8015eb4:	4621      	mov	r1, r4
 8015eb6:	f000 fd5f 	bl	8016978 <__mcmp>
 8015eba:	2800      	cmp	r0, #0
 8015ebc:	da5b      	bge.n	8015f76 <_dtoa_r+0x916>
 8015ebe:	2300      	movs	r3, #0
 8015ec0:	9902      	ldr	r1, [sp, #8]
 8015ec2:	220a      	movs	r2, #10
 8015ec4:	4648      	mov	r0, r9
 8015ec6:	f000 fafd 	bl	80164c4 <__multadd>
 8015eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015ecc:	9002      	str	r0, [sp, #8]
 8015ece:	f107 38ff 	add.w	r8, r7, #4294967295
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	f000 8177 	beq.w	80161c6 <_dtoa_r+0xb66>
 8015ed8:	4629      	mov	r1, r5
 8015eda:	2300      	movs	r3, #0
 8015edc:	220a      	movs	r2, #10
 8015ede:	4648      	mov	r0, r9
 8015ee0:	f000 faf0 	bl	80164c4 <__multadd>
 8015ee4:	f1bb 0f00 	cmp.w	fp, #0
 8015ee8:	4605      	mov	r5, r0
 8015eea:	dc6f      	bgt.n	8015fcc <_dtoa_r+0x96c>
 8015eec:	9b07      	ldr	r3, [sp, #28]
 8015eee:	2b02      	cmp	r3, #2
 8015ef0:	dc49      	bgt.n	8015f86 <_dtoa_r+0x926>
 8015ef2:	e06b      	b.n	8015fcc <_dtoa_r+0x96c>
 8015ef4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8015ef6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015efa:	e73c      	b.n	8015d76 <_dtoa_r+0x716>
 8015efc:	3fe00000 	.word	0x3fe00000
 8015f00:	40240000 	.word	0x40240000
 8015f04:	9b03      	ldr	r3, [sp, #12]
 8015f06:	1e5c      	subs	r4, r3, #1
 8015f08:	9b08      	ldr	r3, [sp, #32]
 8015f0a:	42a3      	cmp	r3, r4
 8015f0c:	db09      	blt.n	8015f22 <_dtoa_r+0x8c2>
 8015f0e:	1b1c      	subs	r4, r3, r4
 8015f10:	9b03      	ldr	r3, [sp, #12]
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	f6bf af30 	bge.w	8015d78 <_dtoa_r+0x718>
 8015f18:	9b00      	ldr	r3, [sp, #0]
 8015f1a:	9a03      	ldr	r2, [sp, #12]
 8015f1c:	1a9e      	subs	r6, r3, r2
 8015f1e:	2300      	movs	r3, #0
 8015f20:	e72b      	b.n	8015d7a <_dtoa_r+0x71a>
 8015f22:	9b08      	ldr	r3, [sp, #32]
 8015f24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015f26:	9408      	str	r4, [sp, #32]
 8015f28:	1ae3      	subs	r3, r4, r3
 8015f2a:	441a      	add	r2, r3
 8015f2c:	9e00      	ldr	r6, [sp, #0]
 8015f2e:	9b03      	ldr	r3, [sp, #12]
 8015f30:	920d      	str	r2, [sp, #52]	@ 0x34
 8015f32:	2400      	movs	r4, #0
 8015f34:	e721      	b.n	8015d7a <_dtoa_r+0x71a>
 8015f36:	9c08      	ldr	r4, [sp, #32]
 8015f38:	9e00      	ldr	r6, [sp, #0]
 8015f3a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8015f3c:	e728      	b.n	8015d90 <_dtoa_r+0x730>
 8015f3e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015f42:	e751      	b.n	8015de8 <_dtoa_r+0x788>
 8015f44:	9a08      	ldr	r2, [sp, #32]
 8015f46:	9902      	ldr	r1, [sp, #8]
 8015f48:	e750      	b.n	8015dec <_dtoa_r+0x78c>
 8015f4a:	f8cd 8008 	str.w	r8, [sp, #8]
 8015f4e:	e751      	b.n	8015df4 <_dtoa_r+0x794>
 8015f50:	2300      	movs	r3, #0
 8015f52:	e779      	b.n	8015e48 <_dtoa_r+0x7e8>
 8015f54:	9b04      	ldr	r3, [sp, #16]
 8015f56:	e777      	b.n	8015e48 <_dtoa_r+0x7e8>
 8015f58:	2300      	movs	r3, #0
 8015f5a:	9308      	str	r3, [sp, #32]
 8015f5c:	e779      	b.n	8015e52 <_dtoa_r+0x7f2>
 8015f5e:	d093      	beq.n	8015e88 <_dtoa_r+0x828>
 8015f60:	9a00      	ldr	r2, [sp, #0]
 8015f62:	331c      	adds	r3, #28
 8015f64:	441a      	add	r2, r3
 8015f66:	9200      	str	r2, [sp, #0]
 8015f68:	9a06      	ldr	r2, [sp, #24]
 8015f6a:	441a      	add	r2, r3
 8015f6c:	441e      	add	r6, r3
 8015f6e:	9206      	str	r2, [sp, #24]
 8015f70:	e78a      	b.n	8015e88 <_dtoa_r+0x828>
 8015f72:	4603      	mov	r3, r0
 8015f74:	e7f4      	b.n	8015f60 <_dtoa_r+0x900>
 8015f76:	9b03      	ldr	r3, [sp, #12]
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	46b8      	mov	r8, r7
 8015f7c:	dc20      	bgt.n	8015fc0 <_dtoa_r+0x960>
 8015f7e:	469b      	mov	fp, r3
 8015f80:	9b07      	ldr	r3, [sp, #28]
 8015f82:	2b02      	cmp	r3, #2
 8015f84:	dd1e      	ble.n	8015fc4 <_dtoa_r+0x964>
 8015f86:	f1bb 0f00 	cmp.w	fp, #0
 8015f8a:	f47f adb1 	bne.w	8015af0 <_dtoa_r+0x490>
 8015f8e:	4621      	mov	r1, r4
 8015f90:	465b      	mov	r3, fp
 8015f92:	2205      	movs	r2, #5
 8015f94:	4648      	mov	r0, r9
 8015f96:	f000 fa95 	bl	80164c4 <__multadd>
 8015f9a:	4601      	mov	r1, r0
 8015f9c:	4604      	mov	r4, r0
 8015f9e:	9802      	ldr	r0, [sp, #8]
 8015fa0:	f000 fcea 	bl	8016978 <__mcmp>
 8015fa4:	2800      	cmp	r0, #0
 8015fa6:	f77f ada3 	ble.w	8015af0 <_dtoa_r+0x490>
 8015faa:	4656      	mov	r6, sl
 8015fac:	2331      	movs	r3, #49	@ 0x31
 8015fae:	f806 3b01 	strb.w	r3, [r6], #1
 8015fb2:	f108 0801 	add.w	r8, r8, #1
 8015fb6:	e59f      	b.n	8015af8 <_dtoa_r+0x498>
 8015fb8:	9c03      	ldr	r4, [sp, #12]
 8015fba:	46b8      	mov	r8, r7
 8015fbc:	4625      	mov	r5, r4
 8015fbe:	e7f4      	b.n	8015faa <_dtoa_r+0x94a>
 8015fc0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8015fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	f000 8101 	beq.w	80161ce <_dtoa_r+0xb6e>
 8015fcc:	2e00      	cmp	r6, #0
 8015fce:	dd05      	ble.n	8015fdc <_dtoa_r+0x97c>
 8015fd0:	4629      	mov	r1, r5
 8015fd2:	4632      	mov	r2, r6
 8015fd4:	4648      	mov	r0, r9
 8015fd6:	f000 fc63 	bl	80168a0 <__lshift>
 8015fda:	4605      	mov	r5, r0
 8015fdc:	9b08      	ldr	r3, [sp, #32]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d05c      	beq.n	801609c <_dtoa_r+0xa3c>
 8015fe2:	6869      	ldr	r1, [r5, #4]
 8015fe4:	4648      	mov	r0, r9
 8015fe6:	f000 fa0b 	bl	8016400 <_Balloc>
 8015fea:	4606      	mov	r6, r0
 8015fec:	b928      	cbnz	r0, 8015ffa <_dtoa_r+0x99a>
 8015fee:	4b82      	ldr	r3, [pc, #520]	@ (80161f8 <_dtoa_r+0xb98>)
 8015ff0:	4602      	mov	r2, r0
 8015ff2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015ff6:	f7ff bb4a 	b.w	801568e <_dtoa_r+0x2e>
 8015ffa:	692a      	ldr	r2, [r5, #16]
 8015ffc:	3202      	adds	r2, #2
 8015ffe:	0092      	lsls	r2, r2, #2
 8016000:	f105 010c 	add.w	r1, r5, #12
 8016004:	300c      	adds	r0, #12
 8016006:	f7ff fa8e 	bl	8015526 <memcpy>
 801600a:	2201      	movs	r2, #1
 801600c:	4631      	mov	r1, r6
 801600e:	4648      	mov	r0, r9
 8016010:	f000 fc46 	bl	80168a0 <__lshift>
 8016014:	f10a 0301 	add.w	r3, sl, #1
 8016018:	9300      	str	r3, [sp, #0]
 801601a:	eb0a 030b 	add.w	r3, sl, fp
 801601e:	9308      	str	r3, [sp, #32]
 8016020:	9b04      	ldr	r3, [sp, #16]
 8016022:	f003 0301 	and.w	r3, r3, #1
 8016026:	462f      	mov	r7, r5
 8016028:	9306      	str	r3, [sp, #24]
 801602a:	4605      	mov	r5, r0
 801602c:	9b00      	ldr	r3, [sp, #0]
 801602e:	9802      	ldr	r0, [sp, #8]
 8016030:	4621      	mov	r1, r4
 8016032:	f103 3bff 	add.w	fp, r3, #4294967295
 8016036:	f7ff fa8b 	bl	8015550 <quorem>
 801603a:	4603      	mov	r3, r0
 801603c:	3330      	adds	r3, #48	@ 0x30
 801603e:	9003      	str	r0, [sp, #12]
 8016040:	4639      	mov	r1, r7
 8016042:	9802      	ldr	r0, [sp, #8]
 8016044:	9309      	str	r3, [sp, #36]	@ 0x24
 8016046:	f000 fc97 	bl	8016978 <__mcmp>
 801604a:	462a      	mov	r2, r5
 801604c:	9004      	str	r0, [sp, #16]
 801604e:	4621      	mov	r1, r4
 8016050:	4648      	mov	r0, r9
 8016052:	f000 fcad 	bl	80169b0 <__mdiff>
 8016056:	68c2      	ldr	r2, [r0, #12]
 8016058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801605a:	4606      	mov	r6, r0
 801605c:	bb02      	cbnz	r2, 80160a0 <_dtoa_r+0xa40>
 801605e:	4601      	mov	r1, r0
 8016060:	9802      	ldr	r0, [sp, #8]
 8016062:	f000 fc89 	bl	8016978 <__mcmp>
 8016066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016068:	4602      	mov	r2, r0
 801606a:	4631      	mov	r1, r6
 801606c:	4648      	mov	r0, r9
 801606e:	920c      	str	r2, [sp, #48]	@ 0x30
 8016070:	9309      	str	r3, [sp, #36]	@ 0x24
 8016072:	f000 fa05 	bl	8016480 <_Bfree>
 8016076:	9b07      	ldr	r3, [sp, #28]
 8016078:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801607a:	9e00      	ldr	r6, [sp, #0]
 801607c:	ea42 0103 	orr.w	r1, r2, r3
 8016080:	9b06      	ldr	r3, [sp, #24]
 8016082:	4319      	orrs	r1, r3
 8016084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016086:	d10d      	bne.n	80160a4 <_dtoa_r+0xa44>
 8016088:	2b39      	cmp	r3, #57	@ 0x39
 801608a:	d027      	beq.n	80160dc <_dtoa_r+0xa7c>
 801608c:	9a04      	ldr	r2, [sp, #16]
 801608e:	2a00      	cmp	r2, #0
 8016090:	dd01      	ble.n	8016096 <_dtoa_r+0xa36>
 8016092:	9b03      	ldr	r3, [sp, #12]
 8016094:	3331      	adds	r3, #49	@ 0x31
 8016096:	f88b 3000 	strb.w	r3, [fp]
 801609a:	e52e      	b.n	8015afa <_dtoa_r+0x49a>
 801609c:	4628      	mov	r0, r5
 801609e:	e7b9      	b.n	8016014 <_dtoa_r+0x9b4>
 80160a0:	2201      	movs	r2, #1
 80160a2:	e7e2      	b.n	801606a <_dtoa_r+0xa0a>
 80160a4:	9904      	ldr	r1, [sp, #16]
 80160a6:	2900      	cmp	r1, #0
 80160a8:	db04      	blt.n	80160b4 <_dtoa_r+0xa54>
 80160aa:	9807      	ldr	r0, [sp, #28]
 80160ac:	4301      	orrs	r1, r0
 80160ae:	9806      	ldr	r0, [sp, #24]
 80160b0:	4301      	orrs	r1, r0
 80160b2:	d120      	bne.n	80160f6 <_dtoa_r+0xa96>
 80160b4:	2a00      	cmp	r2, #0
 80160b6:	ddee      	ble.n	8016096 <_dtoa_r+0xa36>
 80160b8:	9902      	ldr	r1, [sp, #8]
 80160ba:	9300      	str	r3, [sp, #0]
 80160bc:	2201      	movs	r2, #1
 80160be:	4648      	mov	r0, r9
 80160c0:	f000 fbee 	bl	80168a0 <__lshift>
 80160c4:	4621      	mov	r1, r4
 80160c6:	9002      	str	r0, [sp, #8]
 80160c8:	f000 fc56 	bl	8016978 <__mcmp>
 80160cc:	2800      	cmp	r0, #0
 80160ce:	9b00      	ldr	r3, [sp, #0]
 80160d0:	dc02      	bgt.n	80160d8 <_dtoa_r+0xa78>
 80160d2:	d1e0      	bne.n	8016096 <_dtoa_r+0xa36>
 80160d4:	07da      	lsls	r2, r3, #31
 80160d6:	d5de      	bpl.n	8016096 <_dtoa_r+0xa36>
 80160d8:	2b39      	cmp	r3, #57	@ 0x39
 80160da:	d1da      	bne.n	8016092 <_dtoa_r+0xa32>
 80160dc:	2339      	movs	r3, #57	@ 0x39
 80160de:	f88b 3000 	strb.w	r3, [fp]
 80160e2:	4633      	mov	r3, r6
 80160e4:	461e      	mov	r6, r3
 80160e6:	3b01      	subs	r3, #1
 80160e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80160ec:	2a39      	cmp	r2, #57	@ 0x39
 80160ee:	d04e      	beq.n	801618e <_dtoa_r+0xb2e>
 80160f0:	3201      	adds	r2, #1
 80160f2:	701a      	strb	r2, [r3, #0]
 80160f4:	e501      	b.n	8015afa <_dtoa_r+0x49a>
 80160f6:	2a00      	cmp	r2, #0
 80160f8:	dd03      	ble.n	8016102 <_dtoa_r+0xaa2>
 80160fa:	2b39      	cmp	r3, #57	@ 0x39
 80160fc:	d0ee      	beq.n	80160dc <_dtoa_r+0xa7c>
 80160fe:	3301      	adds	r3, #1
 8016100:	e7c9      	b.n	8016096 <_dtoa_r+0xa36>
 8016102:	9a00      	ldr	r2, [sp, #0]
 8016104:	9908      	ldr	r1, [sp, #32]
 8016106:	f802 3c01 	strb.w	r3, [r2, #-1]
 801610a:	428a      	cmp	r2, r1
 801610c:	d028      	beq.n	8016160 <_dtoa_r+0xb00>
 801610e:	9902      	ldr	r1, [sp, #8]
 8016110:	2300      	movs	r3, #0
 8016112:	220a      	movs	r2, #10
 8016114:	4648      	mov	r0, r9
 8016116:	f000 f9d5 	bl	80164c4 <__multadd>
 801611a:	42af      	cmp	r7, r5
 801611c:	9002      	str	r0, [sp, #8]
 801611e:	f04f 0300 	mov.w	r3, #0
 8016122:	f04f 020a 	mov.w	r2, #10
 8016126:	4639      	mov	r1, r7
 8016128:	4648      	mov	r0, r9
 801612a:	d107      	bne.n	801613c <_dtoa_r+0xadc>
 801612c:	f000 f9ca 	bl	80164c4 <__multadd>
 8016130:	4607      	mov	r7, r0
 8016132:	4605      	mov	r5, r0
 8016134:	9b00      	ldr	r3, [sp, #0]
 8016136:	3301      	adds	r3, #1
 8016138:	9300      	str	r3, [sp, #0]
 801613a:	e777      	b.n	801602c <_dtoa_r+0x9cc>
 801613c:	f000 f9c2 	bl	80164c4 <__multadd>
 8016140:	4629      	mov	r1, r5
 8016142:	4607      	mov	r7, r0
 8016144:	2300      	movs	r3, #0
 8016146:	220a      	movs	r2, #10
 8016148:	4648      	mov	r0, r9
 801614a:	f000 f9bb 	bl	80164c4 <__multadd>
 801614e:	4605      	mov	r5, r0
 8016150:	e7f0      	b.n	8016134 <_dtoa_r+0xad4>
 8016152:	f1bb 0f00 	cmp.w	fp, #0
 8016156:	bfcc      	ite	gt
 8016158:	465e      	movgt	r6, fp
 801615a:	2601      	movle	r6, #1
 801615c:	4456      	add	r6, sl
 801615e:	2700      	movs	r7, #0
 8016160:	9902      	ldr	r1, [sp, #8]
 8016162:	9300      	str	r3, [sp, #0]
 8016164:	2201      	movs	r2, #1
 8016166:	4648      	mov	r0, r9
 8016168:	f000 fb9a 	bl	80168a0 <__lshift>
 801616c:	4621      	mov	r1, r4
 801616e:	9002      	str	r0, [sp, #8]
 8016170:	f000 fc02 	bl	8016978 <__mcmp>
 8016174:	2800      	cmp	r0, #0
 8016176:	dcb4      	bgt.n	80160e2 <_dtoa_r+0xa82>
 8016178:	d102      	bne.n	8016180 <_dtoa_r+0xb20>
 801617a:	9b00      	ldr	r3, [sp, #0]
 801617c:	07db      	lsls	r3, r3, #31
 801617e:	d4b0      	bmi.n	80160e2 <_dtoa_r+0xa82>
 8016180:	4633      	mov	r3, r6
 8016182:	461e      	mov	r6, r3
 8016184:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016188:	2a30      	cmp	r2, #48	@ 0x30
 801618a:	d0fa      	beq.n	8016182 <_dtoa_r+0xb22>
 801618c:	e4b5      	b.n	8015afa <_dtoa_r+0x49a>
 801618e:	459a      	cmp	sl, r3
 8016190:	d1a8      	bne.n	80160e4 <_dtoa_r+0xa84>
 8016192:	2331      	movs	r3, #49	@ 0x31
 8016194:	f108 0801 	add.w	r8, r8, #1
 8016198:	f88a 3000 	strb.w	r3, [sl]
 801619c:	e4ad      	b.n	8015afa <_dtoa_r+0x49a>
 801619e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80161a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80161fc <_dtoa_r+0xb9c>
 80161a4:	b11b      	cbz	r3, 80161ae <_dtoa_r+0xb4e>
 80161a6:	f10a 0308 	add.w	r3, sl, #8
 80161aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80161ac:	6013      	str	r3, [r2, #0]
 80161ae:	4650      	mov	r0, sl
 80161b0:	b017      	add	sp, #92	@ 0x5c
 80161b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161b6:	9b07      	ldr	r3, [sp, #28]
 80161b8:	2b01      	cmp	r3, #1
 80161ba:	f77f ae2e 	ble.w	8015e1a <_dtoa_r+0x7ba>
 80161be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80161c0:	9308      	str	r3, [sp, #32]
 80161c2:	2001      	movs	r0, #1
 80161c4:	e64d      	b.n	8015e62 <_dtoa_r+0x802>
 80161c6:	f1bb 0f00 	cmp.w	fp, #0
 80161ca:	f77f aed9 	ble.w	8015f80 <_dtoa_r+0x920>
 80161ce:	4656      	mov	r6, sl
 80161d0:	9802      	ldr	r0, [sp, #8]
 80161d2:	4621      	mov	r1, r4
 80161d4:	f7ff f9bc 	bl	8015550 <quorem>
 80161d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80161dc:	f806 3b01 	strb.w	r3, [r6], #1
 80161e0:	eba6 020a 	sub.w	r2, r6, sl
 80161e4:	4593      	cmp	fp, r2
 80161e6:	ddb4      	ble.n	8016152 <_dtoa_r+0xaf2>
 80161e8:	9902      	ldr	r1, [sp, #8]
 80161ea:	2300      	movs	r3, #0
 80161ec:	220a      	movs	r2, #10
 80161ee:	4648      	mov	r0, r9
 80161f0:	f000 f968 	bl	80164c4 <__multadd>
 80161f4:	9002      	str	r0, [sp, #8]
 80161f6:	e7eb      	b.n	80161d0 <_dtoa_r+0xb70>
 80161f8:	0801b0c1 	.word	0x0801b0c1
 80161fc:	0801b045 	.word	0x0801b045

08016200 <_free_r>:
 8016200:	b538      	push	{r3, r4, r5, lr}
 8016202:	4605      	mov	r5, r0
 8016204:	2900      	cmp	r1, #0
 8016206:	d041      	beq.n	801628c <_free_r+0x8c>
 8016208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801620c:	1f0c      	subs	r4, r1, #4
 801620e:	2b00      	cmp	r3, #0
 8016210:	bfb8      	it	lt
 8016212:	18e4      	addlt	r4, r4, r3
 8016214:	f000 f8e8 	bl	80163e8 <__malloc_lock>
 8016218:	4a1d      	ldr	r2, [pc, #116]	@ (8016290 <_free_r+0x90>)
 801621a:	6813      	ldr	r3, [r2, #0]
 801621c:	b933      	cbnz	r3, 801622c <_free_r+0x2c>
 801621e:	6063      	str	r3, [r4, #4]
 8016220:	6014      	str	r4, [r2, #0]
 8016222:	4628      	mov	r0, r5
 8016224:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016228:	f000 b8e4 	b.w	80163f4 <__malloc_unlock>
 801622c:	42a3      	cmp	r3, r4
 801622e:	d908      	bls.n	8016242 <_free_r+0x42>
 8016230:	6820      	ldr	r0, [r4, #0]
 8016232:	1821      	adds	r1, r4, r0
 8016234:	428b      	cmp	r3, r1
 8016236:	bf01      	itttt	eq
 8016238:	6819      	ldreq	r1, [r3, #0]
 801623a:	685b      	ldreq	r3, [r3, #4]
 801623c:	1809      	addeq	r1, r1, r0
 801623e:	6021      	streq	r1, [r4, #0]
 8016240:	e7ed      	b.n	801621e <_free_r+0x1e>
 8016242:	461a      	mov	r2, r3
 8016244:	685b      	ldr	r3, [r3, #4]
 8016246:	b10b      	cbz	r3, 801624c <_free_r+0x4c>
 8016248:	42a3      	cmp	r3, r4
 801624a:	d9fa      	bls.n	8016242 <_free_r+0x42>
 801624c:	6811      	ldr	r1, [r2, #0]
 801624e:	1850      	adds	r0, r2, r1
 8016250:	42a0      	cmp	r0, r4
 8016252:	d10b      	bne.n	801626c <_free_r+0x6c>
 8016254:	6820      	ldr	r0, [r4, #0]
 8016256:	4401      	add	r1, r0
 8016258:	1850      	adds	r0, r2, r1
 801625a:	4283      	cmp	r3, r0
 801625c:	6011      	str	r1, [r2, #0]
 801625e:	d1e0      	bne.n	8016222 <_free_r+0x22>
 8016260:	6818      	ldr	r0, [r3, #0]
 8016262:	685b      	ldr	r3, [r3, #4]
 8016264:	6053      	str	r3, [r2, #4]
 8016266:	4408      	add	r0, r1
 8016268:	6010      	str	r0, [r2, #0]
 801626a:	e7da      	b.n	8016222 <_free_r+0x22>
 801626c:	d902      	bls.n	8016274 <_free_r+0x74>
 801626e:	230c      	movs	r3, #12
 8016270:	602b      	str	r3, [r5, #0]
 8016272:	e7d6      	b.n	8016222 <_free_r+0x22>
 8016274:	6820      	ldr	r0, [r4, #0]
 8016276:	1821      	adds	r1, r4, r0
 8016278:	428b      	cmp	r3, r1
 801627a:	bf04      	itt	eq
 801627c:	6819      	ldreq	r1, [r3, #0]
 801627e:	685b      	ldreq	r3, [r3, #4]
 8016280:	6063      	str	r3, [r4, #4]
 8016282:	bf04      	itt	eq
 8016284:	1809      	addeq	r1, r1, r0
 8016286:	6021      	streq	r1, [r4, #0]
 8016288:	6054      	str	r4, [r2, #4]
 801628a:	e7ca      	b.n	8016222 <_free_r+0x22>
 801628c:	bd38      	pop	{r3, r4, r5, pc}
 801628e:	bf00      	nop
 8016290:	20006ba0 	.word	0x20006ba0

08016294 <malloc>:
 8016294:	4b02      	ldr	r3, [pc, #8]	@ (80162a0 <malloc+0xc>)
 8016296:	4601      	mov	r1, r0
 8016298:	6818      	ldr	r0, [r3, #0]
 801629a:	f000 b825 	b.w	80162e8 <_malloc_r>
 801629e:	bf00      	nop
 80162a0:	20000150 	.word	0x20000150

080162a4 <sbrk_aligned>:
 80162a4:	b570      	push	{r4, r5, r6, lr}
 80162a6:	4e0f      	ldr	r6, [pc, #60]	@ (80162e4 <sbrk_aligned+0x40>)
 80162a8:	460c      	mov	r4, r1
 80162aa:	6831      	ldr	r1, [r6, #0]
 80162ac:	4605      	mov	r5, r0
 80162ae:	b911      	cbnz	r1, 80162b6 <sbrk_aligned+0x12>
 80162b0:	f001 fe04 	bl	8017ebc <_sbrk_r>
 80162b4:	6030      	str	r0, [r6, #0]
 80162b6:	4621      	mov	r1, r4
 80162b8:	4628      	mov	r0, r5
 80162ba:	f001 fdff 	bl	8017ebc <_sbrk_r>
 80162be:	1c43      	adds	r3, r0, #1
 80162c0:	d103      	bne.n	80162ca <sbrk_aligned+0x26>
 80162c2:	f04f 34ff 	mov.w	r4, #4294967295
 80162c6:	4620      	mov	r0, r4
 80162c8:	bd70      	pop	{r4, r5, r6, pc}
 80162ca:	1cc4      	adds	r4, r0, #3
 80162cc:	f024 0403 	bic.w	r4, r4, #3
 80162d0:	42a0      	cmp	r0, r4
 80162d2:	d0f8      	beq.n	80162c6 <sbrk_aligned+0x22>
 80162d4:	1a21      	subs	r1, r4, r0
 80162d6:	4628      	mov	r0, r5
 80162d8:	f001 fdf0 	bl	8017ebc <_sbrk_r>
 80162dc:	3001      	adds	r0, #1
 80162de:	d1f2      	bne.n	80162c6 <sbrk_aligned+0x22>
 80162e0:	e7ef      	b.n	80162c2 <sbrk_aligned+0x1e>
 80162e2:	bf00      	nop
 80162e4:	20006b9c 	.word	0x20006b9c

080162e8 <_malloc_r>:
 80162e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162ec:	1ccd      	adds	r5, r1, #3
 80162ee:	f025 0503 	bic.w	r5, r5, #3
 80162f2:	3508      	adds	r5, #8
 80162f4:	2d0c      	cmp	r5, #12
 80162f6:	bf38      	it	cc
 80162f8:	250c      	movcc	r5, #12
 80162fa:	2d00      	cmp	r5, #0
 80162fc:	4606      	mov	r6, r0
 80162fe:	db01      	blt.n	8016304 <_malloc_r+0x1c>
 8016300:	42a9      	cmp	r1, r5
 8016302:	d904      	bls.n	801630e <_malloc_r+0x26>
 8016304:	230c      	movs	r3, #12
 8016306:	6033      	str	r3, [r6, #0]
 8016308:	2000      	movs	r0, #0
 801630a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801630e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80163e4 <_malloc_r+0xfc>
 8016312:	f000 f869 	bl	80163e8 <__malloc_lock>
 8016316:	f8d8 3000 	ldr.w	r3, [r8]
 801631a:	461c      	mov	r4, r3
 801631c:	bb44      	cbnz	r4, 8016370 <_malloc_r+0x88>
 801631e:	4629      	mov	r1, r5
 8016320:	4630      	mov	r0, r6
 8016322:	f7ff ffbf 	bl	80162a4 <sbrk_aligned>
 8016326:	1c43      	adds	r3, r0, #1
 8016328:	4604      	mov	r4, r0
 801632a:	d158      	bne.n	80163de <_malloc_r+0xf6>
 801632c:	f8d8 4000 	ldr.w	r4, [r8]
 8016330:	4627      	mov	r7, r4
 8016332:	2f00      	cmp	r7, #0
 8016334:	d143      	bne.n	80163be <_malloc_r+0xd6>
 8016336:	2c00      	cmp	r4, #0
 8016338:	d04b      	beq.n	80163d2 <_malloc_r+0xea>
 801633a:	6823      	ldr	r3, [r4, #0]
 801633c:	4639      	mov	r1, r7
 801633e:	4630      	mov	r0, r6
 8016340:	eb04 0903 	add.w	r9, r4, r3
 8016344:	f001 fdba 	bl	8017ebc <_sbrk_r>
 8016348:	4581      	cmp	r9, r0
 801634a:	d142      	bne.n	80163d2 <_malloc_r+0xea>
 801634c:	6821      	ldr	r1, [r4, #0]
 801634e:	1a6d      	subs	r5, r5, r1
 8016350:	4629      	mov	r1, r5
 8016352:	4630      	mov	r0, r6
 8016354:	f7ff ffa6 	bl	80162a4 <sbrk_aligned>
 8016358:	3001      	adds	r0, #1
 801635a:	d03a      	beq.n	80163d2 <_malloc_r+0xea>
 801635c:	6823      	ldr	r3, [r4, #0]
 801635e:	442b      	add	r3, r5
 8016360:	6023      	str	r3, [r4, #0]
 8016362:	f8d8 3000 	ldr.w	r3, [r8]
 8016366:	685a      	ldr	r2, [r3, #4]
 8016368:	bb62      	cbnz	r2, 80163c4 <_malloc_r+0xdc>
 801636a:	f8c8 7000 	str.w	r7, [r8]
 801636e:	e00f      	b.n	8016390 <_malloc_r+0xa8>
 8016370:	6822      	ldr	r2, [r4, #0]
 8016372:	1b52      	subs	r2, r2, r5
 8016374:	d420      	bmi.n	80163b8 <_malloc_r+0xd0>
 8016376:	2a0b      	cmp	r2, #11
 8016378:	d917      	bls.n	80163aa <_malloc_r+0xc2>
 801637a:	1961      	adds	r1, r4, r5
 801637c:	42a3      	cmp	r3, r4
 801637e:	6025      	str	r5, [r4, #0]
 8016380:	bf18      	it	ne
 8016382:	6059      	strne	r1, [r3, #4]
 8016384:	6863      	ldr	r3, [r4, #4]
 8016386:	bf08      	it	eq
 8016388:	f8c8 1000 	streq.w	r1, [r8]
 801638c:	5162      	str	r2, [r4, r5]
 801638e:	604b      	str	r3, [r1, #4]
 8016390:	4630      	mov	r0, r6
 8016392:	f000 f82f 	bl	80163f4 <__malloc_unlock>
 8016396:	f104 000b 	add.w	r0, r4, #11
 801639a:	1d23      	adds	r3, r4, #4
 801639c:	f020 0007 	bic.w	r0, r0, #7
 80163a0:	1ac2      	subs	r2, r0, r3
 80163a2:	bf1c      	itt	ne
 80163a4:	1a1b      	subne	r3, r3, r0
 80163a6:	50a3      	strne	r3, [r4, r2]
 80163a8:	e7af      	b.n	801630a <_malloc_r+0x22>
 80163aa:	6862      	ldr	r2, [r4, #4]
 80163ac:	42a3      	cmp	r3, r4
 80163ae:	bf0c      	ite	eq
 80163b0:	f8c8 2000 	streq.w	r2, [r8]
 80163b4:	605a      	strne	r2, [r3, #4]
 80163b6:	e7eb      	b.n	8016390 <_malloc_r+0xa8>
 80163b8:	4623      	mov	r3, r4
 80163ba:	6864      	ldr	r4, [r4, #4]
 80163bc:	e7ae      	b.n	801631c <_malloc_r+0x34>
 80163be:	463c      	mov	r4, r7
 80163c0:	687f      	ldr	r7, [r7, #4]
 80163c2:	e7b6      	b.n	8016332 <_malloc_r+0x4a>
 80163c4:	461a      	mov	r2, r3
 80163c6:	685b      	ldr	r3, [r3, #4]
 80163c8:	42a3      	cmp	r3, r4
 80163ca:	d1fb      	bne.n	80163c4 <_malloc_r+0xdc>
 80163cc:	2300      	movs	r3, #0
 80163ce:	6053      	str	r3, [r2, #4]
 80163d0:	e7de      	b.n	8016390 <_malloc_r+0xa8>
 80163d2:	230c      	movs	r3, #12
 80163d4:	6033      	str	r3, [r6, #0]
 80163d6:	4630      	mov	r0, r6
 80163d8:	f000 f80c 	bl	80163f4 <__malloc_unlock>
 80163dc:	e794      	b.n	8016308 <_malloc_r+0x20>
 80163de:	6005      	str	r5, [r0, #0]
 80163e0:	e7d6      	b.n	8016390 <_malloc_r+0xa8>
 80163e2:	bf00      	nop
 80163e4:	20006ba0 	.word	0x20006ba0

080163e8 <__malloc_lock>:
 80163e8:	4801      	ldr	r0, [pc, #4]	@ (80163f0 <__malloc_lock+0x8>)
 80163ea:	f7ff b89a 	b.w	8015522 <__retarget_lock_acquire_recursive>
 80163ee:	bf00      	nop
 80163f0:	20006b98 	.word	0x20006b98

080163f4 <__malloc_unlock>:
 80163f4:	4801      	ldr	r0, [pc, #4]	@ (80163fc <__malloc_unlock+0x8>)
 80163f6:	f7ff b895 	b.w	8015524 <__retarget_lock_release_recursive>
 80163fa:	bf00      	nop
 80163fc:	20006b98 	.word	0x20006b98

08016400 <_Balloc>:
 8016400:	b570      	push	{r4, r5, r6, lr}
 8016402:	69c6      	ldr	r6, [r0, #28]
 8016404:	4604      	mov	r4, r0
 8016406:	460d      	mov	r5, r1
 8016408:	b976      	cbnz	r6, 8016428 <_Balloc+0x28>
 801640a:	2010      	movs	r0, #16
 801640c:	f7ff ff42 	bl	8016294 <malloc>
 8016410:	4602      	mov	r2, r0
 8016412:	61e0      	str	r0, [r4, #28]
 8016414:	b920      	cbnz	r0, 8016420 <_Balloc+0x20>
 8016416:	4b18      	ldr	r3, [pc, #96]	@ (8016478 <_Balloc+0x78>)
 8016418:	4818      	ldr	r0, [pc, #96]	@ (801647c <_Balloc+0x7c>)
 801641a:	216b      	movs	r1, #107	@ 0x6b
 801641c:	f001 fd68 	bl	8017ef0 <__assert_func>
 8016420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016424:	6006      	str	r6, [r0, #0]
 8016426:	60c6      	str	r6, [r0, #12]
 8016428:	69e6      	ldr	r6, [r4, #28]
 801642a:	68f3      	ldr	r3, [r6, #12]
 801642c:	b183      	cbz	r3, 8016450 <_Balloc+0x50>
 801642e:	69e3      	ldr	r3, [r4, #28]
 8016430:	68db      	ldr	r3, [r3, #12]
 8016432:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016436:	b9b8      	cbnz	r0, 8016468 <_Balloc+0x68>
 8016438:	2101      	movs	r1, #1
 801643a:	fa01 f605 	lsl.w	r6, r1, r5
 801643e:	1d72      	adds	r2, r6, #5
 8016440:	0092      	lsls	r2, r2, #2
 8016442:	4620      	mov	r0, r4
 8016444:	f001 fd72 	bl	8017f2c <_calloc_r>
 8016448:	b160      	cbz	r0, 8016464 <_Balloc+0x64>
 801644a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801644e:	e00e      	b.n	801646e <_Balloc+0x6e>
 8016450:	2221      	movs	r2, #33	@ 0x21
 8016452:	2104      	movs	r1, #4
 8016454:	4620      	mov	r0, r4
 8016456:	f001 fd69 	bl	8017f2c <_calloc_r>
 801645a:	69e3      	ldr	r3, [r4, #28]
 801645c:	60f0      	str	r0, [r6, #12]
 801645e:	68db      	ldr	r3, [r3, #12]
 8016460:	2b00      	cmp	r3, #0
 8016462:	d1e4      	bne.n	801642e <_Balloc+0x2e>
 8016464:	2000      	movs	r0, #0
 8016466:	bd70      	pop	{r4, r5, r6, pc}
 8016468:	6802      	ldr	r2, [r0, #0]
 801646a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801646e:	2300      	movs	r3, #0
 8016470:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016474:	e7f7      	b.n	8016466 <_Balloc+0x66>
 8016476:	bf00      	nop
 8016478:	0801b052 	.word	0x0801b052
 801647c:	0801b0d2 	.word	0x0801b0d2

08016480 <_Bfree>:
 8016480:	b570      	push	{r4, r5, r6, lr}
 8016482:	69c6      	ldr	r6, [r0, #28]
 8016484:	4605      	mov	r5, r0
 8016486:	460c      	mov	r4, r1
 8016488:	b976      	cbnz	r6, 80164a8 <_Bfree+0x28>
 801648a:	2010      	movs	r0, #16
 801648c:	f7ff ff02 	bl	8016294 <malloc>
 8016490:	4602      	mov	r2, r0
 8016492:	61e8      	str	r0, [r5, #28]
 8016494:	b920      	cbnz	r0, 80164a0 <_Bfree+0x20>
 8016496:	4b09      	ldr	r3, [pc, #36]	@ (80164bc <_Bfree+0x3c>)
 8016498:	4809      	ldr	r0, [pc, #36]	@ (80164c0 <_Bfree+0x40>)
 801649a:	218f      	movs	r1, #143	@ 0x8f
 801649c:	f001 fd28 	bl	8017ef0 <__assert_func>
 80164a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80164a4:	6006      	str	r6, [r0, #0]
 80164a6:	60c6      	str	r6, [r0, #12]
 80164a8:	b13c      	cbz	r4, 80164ba <_Bfree+0x3a>
 80164aa:	69eb      	ldr	r3, [r5, #28]
 80164ac:	6862      	ldr	r2, [r4, #4]
 80164ae:	68db      	ldr	r3, [r3, #12]
 80164b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80164b4:	6021      	str	r1, [r4, #0]
 80164b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80164ba:	bd70      	pop	{r4, r5, r6, pc}
 80164bc:	0801b052 	.word	0x0801b052
 80164c0:	0801b0d2 	.word	0x0801b0d2

080164c4 <__multadd>:
 80164c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164c8:	690d      	ldr	r5, [r1, #16]
 80164ca:	4607      	mov	r7, r0
 80164cc:	460c      	mov	r4, r1
 80164ce:	461e      	mov	r6, r3
 80164d0:	f101 0c14 	add.w	ip, r1, #20
 80164d4:	2000      	movs	r0, #0
 80164d6:	f8dc 3000 	ldr.w	r3, [ip]
 80164da:	b299      	uxth	r1, r3
 80164dc:	fb02 6101 	mla	r1, r2, r1, r6
 80164e0:	0c1e      	lsrs	r6, r3, #16
 80164e2:	0c0b      	lsrs	r3, r1, #16
 80164e4:	fb02 3306 	mla	r3, r2, r6, r3
 80164e8:	b289      	uxth	r1, r1
 80164ea:	3001      	adds	r0, #1
 80164ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80164f0:	4285      	cmp	r5, r0
 80164f2:	f84c 1b04 	str.w	r1, [ip], #4
 80164f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80164fa:	dcec      	bgt.n	80164d6 <__multadd+0x12>
 80164fc:	b30e      	cbz	r6, 8016542 <__multadd+0x7e>
 80164fe:	68a3      	ldr	r3, [r4, #8]
 8016500:	42ab      	cmp	r3, r5
 8016502:	dc19      	bgt.n	8016538 <__multadd+0x74>
 8016504:	6861      	ldr	r1, [r4, #4]
 8016506:	4638      	mov	r0, r7
 8016508:	3101      	adds	r1, #1
 801650a:	f7ff ff79 	bl	8016400 <_Balloc>
 801650e:	4680      	mov	r8, r0
 8016510:	b928      	cbnz	r0, 801651e <__multadd+0x5a>
 8016512:	4602      	mov	r2, r0
 8016514:	4b0c      	ldr	r3, [pc, #48]	@ (8016548 <__multadd+0x84>)
 8016516:	480d      	ldr	r0, [pc, #52]	@ (801654c <__multadd+0x88>)
 8016518:	21ba      	movs	r1, #186	@ 0xba
 801651a:	f001 fce9 	bl	8017ef0 <__assert_func>
 801651e:	6922      	ldr	r2, [r4, #16]
 8016520:	3202      	adds	r2, #2
 8016522:	f104 010c 	add.w	r1, r4, #12
 8016526:	0092      	lsls	r2, r2, #2
 8016528:	300c      	adds	r0, #12
 801652a:	f7fe fffc 	bl	8015526 <memcpy>
 801652e:	4621      	mov	r1, r4
 8016530:	4638      	mov	r0, r7
 8016532:	f7ff ffa5 	bl	8016480 <_Bfree>
 8016536:	4644      	mov	r4, r8
 8016538:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801653c:	3501      	adds	r5, #1
 801653e:	615e      	str	r6, [r3, #20]
 8016540:	6125      	str	r5, [r4, #16]
 8016542:	4620      	mov	r0, r4
 8016544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016548:	0801b0c1 	.word	0x0801b0c1
 801654c:	0801b0d2 	.word	0x0801b0d2

08016550 <__s2b>:
 8016550:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016554:	460c      	mov	r4, r1
 8016556:	4615      	mov	r5, r2
 8016558:	461f      	mov	r7, r3
 801655a:	2209      	movs	r2, #9
 801655c:	3308      	adds	r3, #8
 801655e:	4606      	mov	r6, r0
 8016560:	fb93 f3f2 	sdiv	r3, r3, r2
 8016564:	2100      	movs	r1, #0
 8016566:	2201      	movs	r2, #1
 8016568:	429a      	cmp	r2, r3
 801656a:	db09      	blt.n	8016580 <__s2b+0x30>
 801656c:	4630      	mov	r0, r6
 801656e:	f7ff ff47 	bl	8016400 <_Balloc>
 8016572:	b940      	cbnz	r0, 8016586 <__s2b+0x36>
 8016574:	4602      	mov	r2, r0
 8016576:	4b19      	ldr	r3, [pc, #100]	@ (80165dc <__s2b+0x8c>)
 8016578:	4819      	ldr	r0, [pc, #100]	@ (80165e0 <__s2b+0x90>)
 801657a:	21d3      	movs	r1, #211	@ 0xd3
 801657c:	f001 fcb8 	bl	8017ef0 <__assert_func>
 8016580:	0052      	lsls	r2, r2, #1
 8016582:	3101      	adds	r1, #1
 8016584:	e7f0      	b.n	8016568 <__s2b+0x18>
 8016586:	9b08      	ldr	r3, [sp, #32]
 8016588:	6143      	str	r3, [r0, #20]
 801658a:	2d09      	cmp	r5, #9
 801658c:	f04f 0301 	mov.w	r3, #1
 8016590:	6103      	str	r3, [r0, #16]
 8016592:	dd16      	ble.n	80165c2 <__s2b+0x72>
 8016594:	f104 0909 	add.w	r9, r4, #9
 8016598:	46c8      	mov	r8, r9
 801659a:	442c      	add	r4, r5
 801659c:	f818 3b01 	ldrb.w	r3, [r8], #1
 80165a0:	4601      	mov	r1, r0
 80165a2:	3b30      	subs	r3, #48	@ 0x30
 80165a4:	220a      	movs	r2, #10
 80165a6:	4630      	mov	r0, r6
 80165a8:	f7ff ff8c 	bl	80164c4 <__multadd>
 80165ac:	45a0      	cmp	r8, r4
 80165ae:	d1f5      	bne.n	801659c <__s2b+0x4c>
 80165b0:	f1a5 0408 	sub.w	r4, r5, #8
 80165b4:	444c      	add	r4, r9
 80165b6:	1b2d      	subs	r5, r5, r4
 80165b8:	1963      	adds	r3, r4, r5
 80165ba:	42bb      	cmp	r3, r7
 80165bc:	db04      	blt.n	80165c8 <__s2b+0x78>
 80165be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80165c2:	340a      	adds	r4, #10
 80165c4:	2509      	movs	r5, #9
 80165c6:	e7f6      	b.n	80165b6 <__s2b+0x66>
 80165c8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80165cc:	4601      	mov	r1, r0
 80165ce:	3b30      	subs	r3, #48	@ 0x30
 80165d0:	220a      	movs	r2, #10
 80165d2:	4630      	mov	r0, r6
 80165d4:	f7ff ff76 	bl	80164c4 <__multadd>
 80165d8:	e7ee      	b.n	80165b8 <__s2b+0x68>
 80165da:	bf00      	nop
 80165dc:	0801b0c1 	.word	0x0801b0c1
 80165e0:	0801b0d2 	.word	0x0801b0d2

080165e4 <__hi0bits>:
 80165e4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80165e8:	4603      	mov	r3, r0
 80165ea:	bf36      	itet	cc
 80165ec:	0403      	lslcc	r3, r0, #16
 80165ee:	2000      	movcs	r0, #0
 80165f0:	2010      	movcc	r0, #16
 80165f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80165f6:	bf3c      	itt	cc
 80165f8:	021b      	lslcc	r3, r3, #8
 80165fa:	3008      	addcc	r0, #8
 80165fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016600:	bf3c      	itt	cc
 8016602:	011b      	lslcc	r3, r3, #4
 8016604:	3004      	addcc	r0, #4
 8016606:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801660a:	bf3c      	itt	cc
 801660c:	009b      	lslcc	r3, r3, #2
 801660e:	3002      	addcc	r0, #2
 8016610:	2b00      	cmp	r3, #0
 8016612:	db05      	blt.n	8016620 <__hi0bits+0x3c>
 8016614:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016618:	f100 0001 	add.w	r0, r0, #1
 801661c:	bf08      	it	eq
 801661e:	2020      	moveq	r0, #32
 8016620:	4770      	bx	lr

08016622 <__lo0bits>:
 8016622:	6803      	ldr	r3, [r0, #0]
 8016624:	4602      	mov	r2, r0
 8016626:	f013 0007 	ands.w	r0, r3, #7
 801662a:	d00b      	beq.n	8016644 <__lo0bits+0x22>
 801662c:	07d9      	lsls	r1, r3, #31
 801662e:	d421      	bmi.n	8016674 <__lo0bits+0x52>
 8016630:	0798      	lsls	r0, r3, #30
 8016632:	bf49      	itett	mi
 8016634:	085b      	lsrmi	r3, r3, #1
 8016636:	089b      	lsrpl	r3, r3, #2
 8016638:	2001      	movmi	r0, #1
 801663a:	6013      	strmi	r3, [r2, #0]
 801663c:	bf5c      	itt	pl
 801663e:	6013      	strpl	r3, [r2, #0]
 8016640:	2002      	movpl	r0, #2
 8016642:	4770      	bx	lr
 8016644:	b299      	uxth	r1, r3
 8016646:	b909      	cbnz	r1, 801664c <__lo0bits+0x2a>
 8016648:	0c1b      	lsrs	r3, r3, #16
 801664a:	2010      	movs	r0, #16
 801664c:	b2d9      	uxtb	r1, r3
 801664e:	b909      	cbnz	r1, 8016654 <__lo0bits+0x32>
 8016650:	3008      	adds	r0, #8
 8016652:	0a1b      	lsrs	r3, r3, #8
 8016654:	0719      	lsls	r1, r3, #28
 8016656:	bf04      	itt	eq
 8016658:	091b      	lsreq	r3, r3, #4
 801665a:	3004      	addeq	r0, #4
 801665c:	0799      	lsls	r1, r3, #30
 801665e:	bf04      	itt	eq
 8016660:	089b      	lsreq	r3, r3, #2
 8016662:	3002      	addeq	r0, #2
 8016664:	07d9      	lsls	r1, r3, #31
 8016666:	d403      	bmi.n	8016670 <__lo0bits+0x4e>
 8016668:	085b      	lsrs	r3, r3, #1
 801666a:	f100 0001 	add.w	r0, r0, #1
 801666e:	d003      	beq.n	8016678 <__lo0bits+0x56>
 8016670:	6013      	str	r3, [r2, #0]
 8016672:	4770      	bx	lr
 8016674:	2000      	movs	r0, #0
 8016676:	4770      	bx	lr
 8016678:	2020      	movs	r0, #32
 801667a:	4770      	bx	lr

0801667c <__i2b>:
 801667c:	b510      	push	{r4, lr}
 801667e:	460c      	mov	r4, r1
 8016680:	2101      	movs	r1, #1
 8016682:	f7ff febd 	bl	8016400 <_Balloc>
 8016686:	4602      	mov	r2, r0
 8016688:	b928      	cbnz	r0, 8016696 <__i2b+0x1a>
 801668a:	4b05      	ldr	r3, [pc, #20]	@ (80166a0 <__i2b+0x24>)
 801668c:	4805      	ldr	r0, [pc, #20]	@ (80166a4 <__i2b+0x28>)
 801668e:	f240 1145 	movw	r1, #325	@ 0x145
 8016692:	f001 fc2d 	bl	8017ef0 <__assert_func>
 8016696:	2301      	movs	r3, #1
 8016698:	6144      	str	r4, [r0, #20]
 801669a:	6103      	str	r3, [r0, #16]
 801669c:	bd10      	pop	{r4, pc}
 801669e:	bf00      	nop
 80166a0:	0801b0c1 	.word	0x0801b0c1
 80166a4:	0801b0d2 	.word	0x0801b0d2

080166a8 <__multiply>:
 80166a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166ac:	4617      	mov	r7, r2
 80166ae:	690a      	ldr	r2, [r1, #16]
 80166b0:	693b      	ldr	r3, [r7, #16]
 80166b2:	429a      	cmp	r2, r3
 80166b4:	bfa8      	it	ge
 80166b6:	463b      	movge	r3, r7
 80166b8:	4689      	mov	r9, r1
 80166ba:	bfa4      	itt	ge
 80166bc:	460f      	movge	r7, r1
 80166be:	4699      	movge	r9, r3
 80166c0:	693d      	ldr	r5, [r7, #16]
 80166c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80166c6:	68bb      	ldr	r3, [r7, #8]
 80166c8:	6879      	ldr	r1, [r7, #4]
 80166ca:	eb05 060a 	add.w	r6, r5, sl
 80166ce:	42b3      	cmp	r3, r6
 80166d0:	b085      	sub	sp, #20
 80166d2:	bfb8      	it	lt
 80166d4:	3101      	addlt	r1, #1
 80166d6:	f7ff fe93 	bl	8016400 <_Balloc>
 80166da:	b930      	cbnz	r0, 80166ea <__multiply+0x42>
 80166dc:	4602      	mov	r2, r0
 80166de:	4b41      	ldr	r3, [pc, #260]	@ (80167e4 <__multiply+0x13c>)
 80166e0:	4841      	ldr	r0, [pc, #260]	@ (80167e8 <__multiply+0x140>)
 80166e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80166e6:	f001 fc03 	bl	8017ef0 <__assert_func>
 80166ea:	f100 0414 	add.w	r4, r0, #20
 80166ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80166f2:	4623      	mov	r3, r4
 80166f4:	2200      	movs	r2, #0
 80166f6:	4573      	cmp	r3, lr
 80166f8:	d320      	bcc.n	801673c <__multiply+0x94>
 80166fa:	f107 0814 	add.w	r8, r7, #20
 80166fe:	f109 0114 	add.w	r1, r9, #20
 8016702:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8016706:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801670a:	9302      	str	r3, [sp, #8]
 801670c:	1beb      	subs	r3, r5, r7
 801670e:	3b15      	subs	r3, #21
 8016710:	f023 0303 	bic.w	r3, r3, #3
 8016714:	3304      	adds	r3, #4
 8016716:	3715      	adds	r7, #21
 8016718:	42bd      	cmp	r5, r7
 801671a:	bf38      	it	cc
 801671c:	2304      	movcc	r3, #4
 801671e:	9301      	str	r3, [sp, #4]
 8016720:	9b02      	ldr	r3, [sp, #8]
 8016722:	9103      	str	r1, [sp, #12]
 8016724:	428b      	cmp	r3, r1
 8016726:	d80c      	bhi.n	8016742 <__multiply+0x9a>
 8016728:	2e00      	cmp	r6, #0
 801672a:	dd03      	ble.n	8016734 <__multiply+0x8c>
 801672c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016730:	2b00      	cmp	r3, #0
 8016732:	d055      	beq.n	80167e0 <__multiply+0x138>
 8016734:	6106      	str	r6, [r0, #16]
 8016736:	b005      	add	sp, #20
 8016738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801673c:	f843 2b04 	str.w	r2, [r3], #4
 8016740:	e7d9      	b.n	80166f6 <__multiply+0x4e>
 8016742:	f8b1 a000 	ldrh.w	sl, [r1]
 8016746:	f1ba 0f00 	cmp.w	sl, #0
 801674a:	d01f      	beq.n	801678c <__multiply+0xe4>
 801674c:	46c4      	mov	ip, r8
 801674e:	46a1      	mov	r9, r4
 8016750:	2700      	movs	r7, #0
 8016752:	f85c 2b04 	ldr.w	r2, [ip], #4
 8016756:	f8d9 3000 	ldr.w	r3, [r9]
 801675a:	fa1f fb82 	uxth.w	fp, r2
 801675e:	b29b      	uxth	r3, r3
 8016760:	fb0a 330b 	mla	r3, sl, fp, r3
 8016764:	443b      	add	r3, r7
 8016766:	f8d9 7000 	ldr.w	r7, [r9]
 801676a:	0c12      	lsrs	r2, r2, #16
 801676c:	0c3f      	lsrs	r7, r7, #16
 801676e:	fb0a 7202 	mla	r2, sl, r2, r7
 8016772:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8016776:	b29b      	uxth	r3, r3
 8016778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801677c:	4565      	cmp	r5, ip
 801677e:	f849 3b04 	str.w	r3, [r9], #4
 8016782:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8016786:	d8e4      	bhi.n	8016752 <__multiply+0xaa>
 8016788:	9b01      	ldr	r3, [sp, #4]
 801678a:	50e7      	str	r7, [r4, r3]
 801678c:	9b03      	ldr	r3, [sp, #12]
 801678e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8016792:	3104      	adds	r1, #4
 8016794:	f1b9 0f00 	cmp.w	r9, #0
 8016798:	d020      	beq.n	80167dc <__multiply+0x134>
 801679a:	6823      	ldr	r3, [r4, #0]
 801679c:	4647      	mov	r7, r8
 801679e:	46a4      	mov	ip, r4
 80167a0:	f04f 0a00 	mov.w	sl, #0
 80167a4:	f8b7 b000 	ldrh.w	fp, [r7]
 80167a8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80167ac:	fb09 220b 	mla	r2, r9, fp, r2
 80167b0:	4452      	add	r2, sl
 80167b2:	b29b      	uxth	r3, r3
 80167b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80167b8:	f84c 3b04 	str.w	r3, [ip], #4
 80167bc:	f857 3b04 	ldr.w	r3, [r7], #4
 80167c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80167c4:	f8bc 3000 	ldrh.w	r3, [ip]
 80167c8:	fb09 330a 	mla	r3, r9, sl, r3
 80167cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80167d0:	42bd      	cmp	r5, r7
 80167d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80167d6:	d8e5      	bhi.n	80167a4 <__multiply+0xfc>
 80167d8:	9a01      	ldr	r2, [sp, #4]
 80167da:	50a3      	str	r3, [r4, r2]
 80167dc:	3404      	adds	r4, #4
 80167de:	e79f      	b.n	8016720 <__multiply+0x78>
 80167e0:	3e01      	subs	r6, #1
 80167e2:	e7a1      	b.n	8016728 <__multiply+0x80>
 80167e4:	0801b0c1 	.word	0x0801b0c1
 80167e8:	0801b0d2 	.word	0x0801b0d2

080167ec <__pow5mult>:
 80167ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80167f0:	4615      	mov	r5, r2
 80167f2:	f012 0203 	ands.w	r2, r2, #3
 80167f6:	4607      	mov	r7, r0
 80167f8:	460e      	mov	r6, r1
 80167fa:	d007      	beq.n	801680c <__pow5mult+0x20>
 80167fc:	4c25      	ldr	r4, [pc, #148]	@ (8016894 <__pow5mult+0xa8>)
 80167fe:	3a01      	subs	r2, #1
 8016800:	2300      	movs	r3, #0
 8016802:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016806:	f7ff fe5d 	bl	80164c4 <__multadd>
 801680a:	4606      	mov	r6, r0
 801680c:	10ad      	asrs	r5, r5, #2
 801680e:	d03d      	beq.n	801688c <__pow5mult+0xa0>
 8016810:	69fc      	ldr	r4, [r7, #28]
 8016812:	b97c      	cbnz	r4, 8016834 <__pow5mult+0x48>
 8016814:	2010      	movs	r0, #16
 8016816:	f7ff fd3d 	bl	8016294 <malloc>
 801681a:	4602      	mov	r2, r0
 801681c:	61f8      	str	r0, [r7, #28]
 801681e:	b928      	cbnz	r0, 801682c <__pow5mult+0x40>
 8016820:	4b1d      	ldr	r3, [pc, #116]	@ (8016898 <__pow5mult+0xac>)
 8016822:	481e      	ldr	r0, [pc, #120]	@ (801689c <__pow5mult+0xb0>)
 8016824:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016828:	f001 fb62 	bl	8017ef0 <__assert_func>
 801682c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016830:	6004      	str	r4, [r0, #0]
 8016832:	60c4      	str	r4, [r0, #12]
 8016834:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016838:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801683c:	b94c      	cbnz	r4, 8016852 <__pow5mult+0x66>
 801683e:	f240 2171 	movw	r1, #625	@ 0x271
 8016842:	4638      	mov	r0, r7
 8016844:	f7ff ff1a 	bl	801667c <__i2b>
 8016848:	2300      	movs	r3, #0
 801684a:	f8c8 0008 	str.w	r0, [r8, #8]
 801684e:	4604      	mov	r4, r0
 8016850:	6003      	str	r3, [r0, #0]
 8016852:	f04f 0900 	mov.w	r9, #0
 8016856:	07eb      	lsls	r3, r5, #31
 8016858:	d50a      	bpl.n	8016870 <__pow5mult+0x84>
 801685a:	4631      	mov	r1, r6
 801685c:	4622      	mov	r2, r4
 801685e:	4638      	mov	r0, r7
 8016860:	f7ff ff22 	bl	80166a8 <__multiply>
 8016864:	4631      	mov	r1, r6
 8016866:	4680      	mov	r8, r0
 8016868:	4638      	mov	r0, r7
 801686a:	f7ff fe09 	bl	8016480 <_Bfree>
 801686e:	4646      	mov	r6, r8
 8016870:	106d      	asrs	r5, r5, #1
 8016872:	d00b      	beq.n	801688c <__pow5mult+0xa0>
 8016874:	6820      	ldr	r0, [r4, #0]
 8016876:	b938      	cbnz	r0, 8016888 <__pow5mult+0x9c>
 8016878:	4622      	mov	r2, r4
 801687a:	4621      	mov	r1, r4
 801687c:	4638      	mov	r0, r7
 801687e:	f7ff ff13 	bl	80166a8 <__multiply>
 8016882:	6020      	str	r0, [r4, #0]
 8016884:	f8c0 9000 	str.w	r9, [r0]
 8016888:	4604      	mov	r4, r0
 801688a:	e7e4      	b.n	8016856 <__pow5mult+0x6a>
 801688c:	4630      	mov	r0, r6
 801688e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016892:	bf00      	nop
 8016894:	0801b1e4 	.word	0x0801b1e4
 8016898:	0801b052 	.word	0x0801b052
 801689c:	0801b0d2 	.word	0x0801b0d2

080168a0 <__lshift>:
 80168a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168a4:	460c      	mov	r4, r1
 80168a6:	6849      	ldr	r1, [r1, #4]
 80168a8:	6923      	ldr	r3, [r4, #16]
 80168aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80168ae:	68a3      	ldr	r3, [r4, #8]
 80168b0:	4607      	mov	r7, r0
 80168b2:	4691      	mov	r9, r2
 80168b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80168b8:	f108 0601 	add.w	r6, r8, #1
 80168bc:	42b3      	cmp	r3, r6
 80168be:	db0b      	blt.n	80168d8 <__lshift+0x38>
 80168c0:	4638      	mov	r0, r7
 80168c2:	f7ff fd9d 	bl	8016400 <_Balloc>
 80168c6:	4605      	mov	r5, r0
 80168c8:	b948      	cbnz	r0, 80168de <__lshift+0x3e>
 80168ca:	4602      	mov	r2, r0
 80168cc:	4b28      	ldr	r3, [pc, #160]	@ (8016970 <__lshift+0xd0>)
 80168ce:	4829      	ldr	r0, [pc, #164]	@ (8016974 <__lshift+0xd4>)
 80168d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80168d4:	f001 fb0c 	bl	8017ef0 <__assert_func>
 80168d8:	3101      	adds	r1, #1
 80168da:	005b      	lsls	r3, r3, #1
 80168dc:	e7ee      	b.n	80168bc <__lshift+0x1c>
 80168de:	2300      	movs	r3, #0
 80168e0:	f100 0114 	add.w	r1, r0, #20
 80168e4:	f100 0210 	add.w	r2, r0, #16
 80168e8:	4618      	mov	r0, r3
 80168ea:	4553      	cmp	r3, sl
 80168ec:	db33      	blt.n	8016956 <__lshift+0xb6>
 80168ee:	6920      	ldr	r0, [r4, #16]
 80168f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80168f4:	f104 0314 	add.w	r3, r4, #20
 80168f8:	f019 091f 	ands.w	r9, r9, #31
 80168fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016900:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016904:	d02b      	beq.n	801695e <__lshift+0xbe>
 8016906:	f1c9 0e20 	rsb	lr, r9, #32
 801690a:	468a      	mov	sl, r1
 801690c:	2200      	movs	r2, #0
 801690e:	6818      	ldr	r0, [r3, #0]
 8016910:	fa00 f009 	lsl.w	r0, r0, r9
 8016914:	4310      	orrs	r0, r2
 8016916:	f84a 0b04 	str.w	r0, [sl], #4
 801691a:	f853 2b04 	ldr.w	r2, [r3], #4
 801691e:	459c      	cmp	ip, r3
 8016920:	fa22 f20e 	lsr.w	r2, r2, lr
 8016924:	d8f3      	bhi.n	801690e <__lshift+0x6e>
 8016926:	ebac 0304 	sub.w	r3, ip, r4
 801692a:	3b15      	subs	r3, #21
 801692c:	f023 0303 	bic.w	r3, r3, #3
 8016930:	3304      	adds	r3, #4
 8016932:	f104 0015 	add.w	r0, r4, #21
 8016936:	4560      	cmp	r0, ip
 8016938:	bf88      	it	hi
 801693a:	2304      	movhi	r3, #4
 801693c:	50ca      	str	r2, [r1, r3]
 801693e:	b10a      	cbz	r2, 8016944 <__lshift+0xa4>
 8016940:	f108 0602 	add.w	r6, r8, #2
 8016944:	3e01      	subs	r6, #1
 8016946:	4638      	mov	r0, r7
 8016948:	612e      	str	r6, [r5, #16]
 801694a:	4621      	mov	r1, r4
 801694c:	f7ff fd98 	bl	8016480 <_Bfree>
 8016950:	4628      	mov	r0, r5
 8016952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016956:	f842 0f04 	str.w	r0, [r2, #4]!
 801695a:	3301      	adds	r3, #1
 801695c:	e7c5      	b.n	80168ea <__lshift+0x4a>
 801695e:	3904      	subs	r1, #4
 8016960:	f853 2b04 	ldr.w	r2, [r3], #4
 8016964:	f841 2f04 	str.w	r2, [r1, #4]!
 8016968:	459c      	cmp	ip, r3
 801696a:	d8f9      	bhi.n	8016960 <__lshift+0xc0>
 801696c:	e7ea      	b.n	8016944 <__lshift+0xa4>
 801696e:	bf00      	nop
 8016970:	0801b0c1 	.word	0x0801b0c1
 8016974:	0801b0d2 	.word	0x0801b0d2

08016978 <__mcmp>:
 8016978:	690a      	ldr	r2, [r1, #16]
 801697a:	4603      	mov	r3, r0
 801697c:	6900      	ldr	r0, [r0, #16]
 801697e:	1a80      	subs	r0, r0, r2
 8016980:	b530      	push	{r4, r5, lr}
 8016982:	d10e      	bne.n	80169a2 <__mcmp+0x2a>
 8016984:	3314      	adds	r3, #20
 8016986:	3114      	adds	r1, #20
 8016988:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801698c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8016990:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016994:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016998:	4295      	cmp	r5, r2
 801699a:	d003      	beq.n	80169a4 <__mcmp+0x2c>
 801699c:	d205      	bcs.n	80169aa <__mcmp+0x32>
 801699e:	f04f 30ff 	mov.w	r0, #4294967295
 80169a2:	bd30      	pop	{r4, r5, pc}
 80169a4:	42a3      	cmp	r3, r4
 80169a6:	d3f3      	bcc.n	8016990 <__mcmp+0x18>
 80169a8:	e7fb      	b.n	80169a2 <__mcmp+0x2a>
 80169aa:	2001      	movs	r0, #1
 80169ac:	e7f9      	b.n	80169a2 <__mcmp+0x2a>
	...

080169b0 <__mdiff>:
 80169b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169b4:	4689      	mov	r9, r1
 80169b6:	4606      	mov	r6, r0
 80169b8:	4611      	mov	r1, r2
 80169ba:	4648      	mov	r0, r9
 80169bc:	4614      	mov	r4, r2
 80169be:	f7ff ffdb 	bl	8016978 <__mcmp>
 80169c2:	1e05      	subs	r5, r0, #0
 80169c4:	d112      	bne.n	80169ec <__mdiff+0x3c>
 80169c6:	4629      	mov	r1, r5
 80169c8:	4630      	mov	r0, r6
 80169ca:	f7ff fd19 	bl	8016400 <_Balloc>
 80169ce:	4602      	mov	r2, r0
 80169d0:	b928      	cbnz	r0, 80169de <__mdiff+0x2e>
 80169d2:	4b3f      	ldr	r3, [pc, #252]	@ (8016ad0 <__mdiff+0x120>)
 80169d4:	f240 2137 	movw	r1, #567	@ 0x237
 80169d8:	483e      	ldr	r0, [pc, #248]	@ (8016ad4 <__mdiff+0x124>)
 80169da:	f001 fa89 	bl	8017ef0 <__assert_func>
 80169de:	2301      	movs	r3, #1
 80169e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80169e4:	4610      	mov	r0, r2
 80169e6:	b003      	add	sp, #12
 80169e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169ec:	bfbc      	itt	lt
 80169ee:	464b      	movlt	r3, r9
 80169f0:	46a1      	movlt	r9, r4
 80169f2:	4630      	mov	r0, r6
 80169f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80169f8:	bfba      	itte	lt
 80169fa:	461c      	movlt	r4, r3
 80169fc:	2501      	movlt	r5, #1
 80169fe:	2500      	movge	r5, #0
 8016a00:	f7ff fcfe 	bl	8016400 <_Balloc>
 8016a04:	4602      	mov	r2, r0
 8016a06:	b918      	cbnz	r0, 8016a10 <__mdiff+0x60>
 8016a08:	4b31      	ldr	r3, [pc, #196]	@ (8016ad0 <__mdiff+0x120>)
 8016a0a:	f240 2145 	movw	r1, #581	@ 0x245
 8016a0e:	e7e3      	b.n	80169d8 <__mdiff+0x28>
 8016a10:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016a14:	6926      	ldr	r6, [r4, #16]
 8016a16:	60c5      	str	r5, [r0, #12]
 8016a18:	f109 0310 	add.w	r3, r9, #16
 8016a1c:	f109 0514 	add.w	r5, r9, #20
 8016a20:	f104 0e14 	add.w	lr, r4, #20
 8016a24:	f100 0b14 	add.w	fp, r0, #20
 8016a28:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016a2c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8016a30:	9301      	str	r3, [sp, #4]
 8016a32:	46d9      	mov	r9, fp
 8016a34:	f04f 0c00 	mov.w	ip, #0
 8016a38:	9b01      	ldr	r3, [sp, #4]
 8016a3a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8016a3e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8016a42:	9301      	str	r3, [sp, #4]
 8016a44:	fa1f f38a 	uxth.w	r3, sl
 8016a48:	4619      	mov	r1, r3
 8016a4a:	b283      	uxth	r3, r0
 8016a4c:	1acb      	subs	r3, r1, r3
 8016a4e:	0c00      	lsrs	r0, r0, #16
 8016a50:	4463      	add	r3, ip
 8016a52:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016a56:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016a5a:	b29b      	uxth	r3, r3
 8016a5c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8016a60:	4576      	cmp	r6, lr
 8016a62:	f849 3b04 	str.w	r3, [r9], #4
 8016a66:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016a6a:	d8e5      	bhi.n	8016a38 <__mdiff+0x88>
 8016a6c:	1b33      	subs	r3, r6, r4
 8016a6e:	3b15      	subs	r3, #21
 8016a70:	f023 0303 	bic.w	r3, r3, #3
 8016a74:	3415      	adds	r4, #21
 8016a76:	3304      	adds	r3, #4
 8016a78:	42a6      	cmp	r6, r4
 8016a7a:	bf38      	it	cc
 8016a7c:	2304      	movcc	r3, #4
 8016a7e:	441d      	add	r5, r3
 8016a80:	445b      	add	r3, fp
 8016a82:	461e      	mov	r6, r3
 8016a84:	462c      	mov	r4, r5
 8016a86:	4544      	cmp	r4, r8
 8016a88:	d30e      	bcc.n	8016aa8 <__mdiff+0xf8>
 8016a8a:	f108 0103 	add.w	r1, r8, #3
 8016a8e:	1b49      	subs	r1, r1, r5
 8016a90:	f021 0103 	bic.w	r1, r1, #3
 8016a94:	3d03      	subs	r5, #3
 8016a96:	45a8      	cmp	r8, r5
 8016a98:	bf38      	it	cc
 8016a9a:	2100      	movcc	r1, #0
 8016a9c:	440b      	add	r3, r1
 8016a9e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016aa2:	b191      	cbz	r1, 8016aca <__mdiff+0x11a>
 8016aa4:	6117      	str	r7, [r2, #16]
 8016aa6:	e79d      	b.n	80169e4 <__mdiff+0x34>
 8016aa8:	f854 1b04 	ldr.w	r1, [r4], #4
 8016aac:	46e6      	mov	lr, ip
 8016aae:	0c08      	lsrs	r0, r1, #16
 8016ab0:	fa1c fc81 	uxtah	ip, ip, r1
 8016ab4:	4471      	add	r1, lr
 8016ab6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8016aba:	b289      	uxth	r1, r1
 8016abc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8016ac0:	f846 1b04 	str.w	r1, [r6], #4
 8016ac4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016ac8:	e7dd      	b.n	8016a86 <__mdiff+0xd6>
 8016aca:	3f01      	subs	r7, #1
 8016acc:	e7e7      	b.n	8016a9e <__mdiff+0xee>
 8016ace:	bf00      	nop
 8016ad0:	0801b0c1 	.word	0x0801b0c1
 8016ad4:	0801b0d2 	.word	0x0801b0d2

08016ad8 <__ulp>:
 8016ad8:	b082      	sub	sp, #8
 8016ada:	ed8d 0b00 	vstr	d0, [sp]
 8016ade:	9a01      	ldr	r2, [sp, #4]
 8016ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8016b20 <__ulp+0x48>)
 8016ae2:	4013      	ands	r3, r2
 8016ae4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	dc08      	bgt.n	8016afe <__ulp+0x26>
 8016aec:	425b      	negs	r3, r3
 8016aee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8016af2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8016af6:	da04      	bge.n	8016b02 <__ulp+0x2a>
 8016af8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016afc:	4113      	asrs	r3, r2
 8016afe:	2200      	movs	r2, #0
 8016b00:	e008      	b.n	8016b14 <__ulp+0x3c>
 8016b02:	f1a2 0314 	sub.w	r3, r2, #20
 8016b06:	2b1e      	cmp	r3, #30
 8016b08:	bfda      	itte	le
 8016b0a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8016b0e:	40da      	lsrle	r2, r3
 8016b10:	2201      	movgt	r2, #1
 8016b12:	2300      	movs	r3, #0
 8016b14:	4619      	mov	r1, r3
 8016b16:	4610      	mov	r0, r2
 8016b18:	ec41 0b10 	vmov	d0, r0, r1
 8016b1c:	b002      	add	sp, #8
 8016b1e:	4770      	bx	lr
 8016b20:	7ff00000 	.word	0x7ff00000

08016b24 <__b2d>:
 8016b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b28:	6906      	ldr	r6, [r0, #16]
 8016b2a:	f100 0814 	add.w	r8, r0, #20
 8016b2e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8016b32:	1f37      	subs	r7, r6, #4
 8016b34:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016b38:	4610      	mov	r0, r2
 8016b3a:	f7ff fd53 	bl	80165e4 <__hi0bits>
 8016b3e:	f1c0 0320 	rsb	r3, r0, #32
 8016b42:	280a      	cmp	r0, #10
 8016b44:	600b      	str	r3, [r1, #0]
 8016b46:	491b      	ldr	r1, [pc, #108]	@ (8016bb4 <__b2d+0x90>)
 8016b48:	dc15      	bgt.n	8016b76 <__b2d+0x52>
 8016b4a:	f1c0 0c0b 	rsb	ip, r0, #11
 8016b4e:	fa22 f30c 	lsr.w	r3, r2, ip
 8016b52:	45b8      	cmp	r8, r7
 8016b54:	ea43 0501 	orr.w	r5, r3, r1
 8016b58:	bf34      	ite	cc
 8016b5a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016b5e:	2300      	movcs	r3, #0
 8016b60:	3015      	adds	r0, #21
 8016b62:	fa02 f000 	lsl.w	r0, r2, r0
 8016b66:	fa23 f30c 	lsr.w	r3, r3, ip
 8016b6a:	4303      	orrs	r3, r0
 8016b6c:	461c      	mov	r4, r3
 8016b6e:	ec45 4b10 	vmov	d0, r4, r5
 8016b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b76:	45b8      	cmp	r8, r7
 8016b78:	bf3a      	itte	cc
 8016b7a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016b7e:	f1a6 0708 	subcc.w	r7, r6, #8
 8016b82:	2300      	movcs	r3, #0
 8016b84:	380b      	subs	r0, #11
 8016b86:	d012      	beq.n	8016bae <__b2d+0x8a>
 8016b88:	f1c0 0120 	rsb	r1, r0, #32
 8016b8c:	fa23 f401 	lsr.w	r4, r3, r1
 8016b90:	4082      	lsls	r2, r0
 8016b92:	4322      	orrs	r2, r4
 8016b94:	4547      	cmp	r7, r8
 8016b96:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8016b9a:	bf8c      	ite	hi
 8016b9c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016ba0:	2200      	movls	r2, #0
 8016ba2:	4083      	lsls	r3, r0
 8016ba4:	40ca      	lsrs	r2, r1
 8016ba6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016baa:	4313      	orrs	r3, r2
 8016bac:	e7de      	b.n	8016b6c <__b2d+0x48>
 8016bae:	ea42 0501 	orr.w	r5, r2, r1
 8016bb2:	e7db      	b.n	8016b6c <__b2d+0x48>
 8016bb4:	3ff00000 	.word	0x3ff00000

08016bb8 <__d2b>:
 8016bb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016bbc:	460f      	mov	r7, r1
 8016bbe:	2101      	movs	r1, #1
 8016bc0:	ec59 8b10 	vmov	r8, r9, d0
 8016bc4:	4616      	mov	r6, r2
 8016bc6:	f7ff fc1b 	bl	8016400 <_Balloc>
 8016bca:	4604      	mov	r4, r0
 8016bcc:	b930      	cbnz	r0, 8016bdc <__d2b+0x24>
 8016bce:	4602      	mov	r2, r0
 8016bd0:	4b23      	ldr	r3, [pc, #140]	@ (8016c60 <__d2b+0xa8>)
 8016bd2:	4824      	ldr	r0, [pc, #144]	@ (8016c64 <__d2b+0xac>)
 8016bd4:	f240 310f 	movw	r1, #783	@ 0x30f
 8016bd8:	f001 f98a 	bl	8017ef0 <__assert_func>
 8016bdc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016be0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016be4:	b10d      	cbz	r5, 8016bea <__d2b+0x32>
 8016be6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016bea:	9301      	str	r3, [sp, #4]
 8016bec:	f1b8 0300 	subs.w	r3, r8, #0
 8016bf0:	d023      	beq.n	8016c3a <__d2b+0x82>
 8016bf2:	4668      	mov	r0, sp
 8016bf4:	9300      	str	r3, [sp, #0]
 8016bf6:	f7ff fd14 	bl	8016622 <__lo0bits>
 8016bfa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016bfe:	b1d0      	cbz	r0, 8016c36 <__d2b+0x7e>
 8016c00:	f1c0 0320 	rsb	r3, r0, #32
 8016c04:	fa02 f303 	lsl.w	r3, r2, r3
 8016c08:	430b      	orrs	r3, r1
 8016c0a:	40c2      	lsrs	r2, r0
 8016c0c:	6163      	str	r3, [r4, #20]
 8016c0e:	9201      	str	r2, [sp, #4]
 8016c10:	9b01      	ldr	r3, [sp, #4]
 8016c12:	61a3      	str	r3, [r4, #24]
 8016c14:	2b00      	cmp	r3, #0
 8016c16:	bf0c      	ite	eq
 8016c18:	2201      	moveq	r2, #1
 8016c1a:	2202      	movne	r2, #2
 8016c1c:	6122      	str	r2, [r4, #16]
 8016c1e:	b1a5      	cbz	r5, 8016c4a <__d2b+0x92>
 8016c20:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016c24:	4405      	add	r5, r0
 8016c26:	603d      	str	r5, [r7, #0]
 8016c28:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016c2c:	6030      	str	r0, [r6, #0]
 8016c2e:	4620      	mov	r0, r4
 8016c30:	b003      	add	sp, #12
 8016c32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016c36:	6161      	str	r1, [r4, #20]
 8016c38:	e7ea      	b.n	8016c10 <__d2b+0x58>
 8016c3a:	a801      	add	r0, sp, #4
 8016c3c:	f7ff fcf1 	bl	8016622 <__lo0bits>
 8016c40:	9b01      	ldr	r3, [sp, #4]
 8016c42:	6163      	str	r3, [r4, #20]
 8016c44:	3020      	adds	r0, #32
 8016c46:	2201      	movs	r2, #1
 8016c48:	e7e8      	b.n	8016c1c <__d2b+0x64>
 8016c4a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016c4e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016c52:	6038      	str	r0, [r7, #0]
 8016c54:	6918      	ldr	r0, [r3, #16]
 8016c56:	f7ff fcc5 	bl	80165e4 <__hi0bits>
 8016c5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016c5e:	e7e5      	b.n	8016c2c <__d2b+0x74>
 8016c60:	0801b0c1 	.word	0x0801b0c1
 8016c64:	0801b0d2 	.word	0x0801b0d2

08016c68 <__ratio>:
 8016c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c6c:	b085      	sub	sp, #20
 8016c6e:	e9cd 1000 	strd	r1, r0, [sp]
 8016c72:	a902      	add	r1, sp, #8
 8016c74:	f7ff ff56 	bl	8016b24 <__b2d>
 8016c78:	9800      	ldr	r0, [sp, #0]
 8016c7a:	a903      	add	r1, sp, #12
 8016c7c:	ec55 4b10 	vmov	r4, r5, d0
 8016c80:	f7ff ff50 	bl	8016b24 <__b2d>
 8016c84:	9b01      	ldr	r3, [sp, #4]
 8016c86:	6919      	ldr	r1, [r3, #16]
 8016c88:	9b00      	ldr	r3, [sp, #0]
 8016c8a:	691b      	ldr	r3, [r3, #16]
 8016c8c:	1ac9      	subs	r1, r1, r3
 8016c8e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8016c92:	1a9b      	subs	r3, r3, r2
 8016c94:	ec5b ab10 	vmov	sl, fp, d0
 8016c98:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	bfce      	itee	gt
 8016ca0:	462a      	movgt	r2, r5
 8016ca2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016ca6:	465a      	movle	r2, fp
 8016ca8:	462f      	mov	r7, r5
 8016caa:	46d9      	mov	r9, fp
 8016cac:	bfcc      	ite	gt
 8016cae:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016cb2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8016cb6:	464b      	mov	r3, r9
 8016cb8:	4652      	mov	r2, sl
 8016cba:	4620      	mov	r0, r4
 8016cbc:	4639      	mov	r1, r7
 8016cbe:	f7e9 fdc5 	bl	800084c <__aeabi_ddiv>
 8016cc2:	ec41 0b10 	vmov	d0, r0, r1
 8016cc6:	b005      	add	sp, #20
 8016cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016ccc <__copybits>:
 8016ccc:	3901      	subs	r1, #1
 8016cce:	b570      	push	{r4, r5, r6, lr}
 8016cd0:	1149      	asrs	r1, r1, #5
 8016cd2:	6914      	ldr	r4, [r2, #16]
 8016cd4:	3101      	adds	r1, #1
 8016cd6:	f102 0314 	add.w	r3, r2, #20
 8016cda:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016cde:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016ce2:	1f05      	subs	r5, r0, #4
 8016ce4:	42a3      	cmp	r3, r4
 8016ce6:	d30c      	bcc.n	8016d02 <__copybits+0x36>
 8016ce8:	1aa3      	subs	r3, r4, r2
 8016cea:	3b11      	subs	r3, #17
 8016cec:	f023 0303 	bic.w	r3, r3, #3
 8016cf0:	3211      	adds	r2, #17
 8016cf2:	42a2      	cmp	r2, r4
 8016cf4:	bf88      	it	hi
 8016cf6:	2300      	movhi	r3, #0
 8016cf8:	4418      	add	r0, r3
 8016cfa:	2300      	movs	r3, #0
 8016cfc:	4288      	cmp	r0, r1
 8016cfe:	d305      	bcc.n	8016d0c <__copybits+0x40>
 8016d00:	bd70      	pop	{r4, r5, r6, pc}
 8016d02:	f853 6b04 	ldr.w	r6, [r3], #4
 8016d06:	f845 6f04 	str.w	r6, [r5, #4]!
 8016d0a:	e7eb      	b.n	8016ce4 <__copybits+0x18>
 8016d0c:	f840 3b04 	str.w	r3, [r0], #4
 8016d10:	e7f4      	b.n	8016cfc <__copybits+0x30>

08016d12 <__any_on>:
 8016d12:	f100 0214 	add.w	r2, r0, #20
 8016d16:	6900      	ldr	r0, [r0, #16]
 8016d18:	114b      	asrs	r3, r1, #5
 8016d1a:	4298      	cmp	r0, r3
 8016d1c:	b510      	push	{r4, lr}
 8016d1e:	db11      	blt.n	8016d44 <__any_on+0x32>
 8016d20:	dd0a      	ble.n	8016d38 <__any_on+0x26>
 8016d22:	f011 011f 	ands.w	r1, r1, #31
 8016d26:	d007      	beq.n	8016d38 <__any_on+0x26>
 8016d28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016d2c:	fa24 f001 	lsr.w	r0, r4, r1
 8016d30:	fa00 f101 	lsl.w	r1, r0, r1
 8016d34:	428c      	cmp	r4, r1
 8016d36:	d10b      	bne.n	8016d50 <__any_on+0x3e>
 8016d38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016d3c:	4293      	cmp	r3, r2
 8016d3e:	d803      	bhi.n	8016d48 <__any_on+0x36>
 8016d40:	2000      	movs	r0, #0
 8016d42:	bd10      	pop	{r4, pc}
 8016d44:	4603      	mov	r3, r0
 8016d46:	e7f7      	b.n	8016d38 <__any_on+0x26>
 8016d48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016d4c:	2900      	cmp	r1, #0
 8016d4e:	d0f5      	beq.n	8016d3c <__any_on+0x2a>
 8016d50:	2001      	movs	r0, #1
 8016d52:	e7f6      	b.n	8016d42 <__any_on+0x30>

08016d54 <sulp>:
 8016d54:	b570      	push	{r4, r5, r6, lr}
 8016d56:	4604      	mov	r4, r0
 8016d58:	460d      	mov	r5, r1
 8016d5a:	ec45 4b10 	vmov	d0, r4, r5
 8016d5e:	4616      	mov	r6, r2
 8016d60:	f7ff feba 	bl	8016ad8 <__ulp>
 8016d64:	ec51 0b10 	vmov	r0, r1, d0
 8016d68:	b17e      	cbz	r6, 8016d8a <sulp+0x36>
 8016d6a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016d6e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	dd09      	ble.n	8016d8a <sulp+0x36>
 8016d76:	051b      	lsls	r3, r3, #20
 8016d78:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8016d7c:	2400      	movs	r4, #0
 8016d7e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8016d82:	4622      	mov	r2, r4
 8016d84:	462b      	mov	r3, r5
 8016d86:	f7e9 fc37 	bl	80005f8 <__aeabi_dmul>
 8016d8a:	ec41 0b10 	vmov	d0, r0, r1
 8016d8e:	bd70      	pop	{r4, r5, r6, pc}

08016d90 <_strtod_l>:
 8016d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d94:	b09f      	sub	sp, #124	@ 0x7c
 8016d96:	460c      	mov	r4, r1
 8016d98:	9217      	str	r2, [sp, #92]	@ 0x5c
 8016d9a:	2200      	movs	r2, #0
 8016d9c:	921a      	str	r2, [sp, #104]	@ 0x68
 8016d9e:	9005      	str	r0, [sp, #20]
 8016da0:	f04f 0a00 	mov.w	sl, #0
 8016da4:	f04f 0b00 	mov.w	fp, #0
 8016da8:	460a      	mov	r2, r1
 8016daa:	9219      	str	r2, [sp, #100]	@ 0x64
 8016dac:	7811      	ldrb	r1, [r2, #0]
 8016dae:	292b      	cmp	r1, #43	@ 0x2b
 8016db0:	d04a      	beq.n	8016e48 <_strtod_l+0xb8>
 8016db2:	d838      	bhi.n	8016e26 <_strtod_l+0x96>
 8016db4:	290d      	cmp	r1, #13
 8016db6:	d832      	bhi.n	8016e1e <_strtod_l+0x8e>
 8016db8:	2908      	cmp	r1, #8
 8016dba:	d832      	bhi.n	8016e22 <_strtod_l+0x92>
 8016dbc:	2900      	cmp	r1, #0
 8016dbe:	d03b      	beq.n	8016e38 <_strtod_l+0xa8>
 8016dc0:	2200      	movs	r2, #0
 8016dc2:	920e      	str	r2, [sp, #56]	@ 0x38
 8016dc4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8016dc6:	782a      	ldrb	r2, [r5, #0]
 8016dc8:	2a30      	cmp	r2, #48	@ 0x30
 8016dca:	f040 80b2 	bne.w	8016f32 <_strtod_l+0x1a2>
 8016dce:	786a      	ldrb	r2, [r5, #1]
 8016dd0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016dd4:	2a58      	cmp	r2, #88	@ 0x58
 8016dd6:	d16e      	bne.n	8016eb6 <_strtod_l+0x126>
 8016dd8:	9302      	str	r3, [sp, #8]
 8016dda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016ddc:	9301      	str	r3, [sp, #4]
 8016dde:	ab1a      	add	r3, sp, #104	@ 0x68
 8016de0:	9300      	str	r3, [sp, #0]
 8016de2:	4a8f      	ldr	r2, [pc, #572]	@ (8017020 <_strtod_l+0x290>)
 8016de4:	9805      	ldr	r0, [sp, #20]
 8016de6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8016de8:	a919      	add	r1, sp, #100	@ 0x64
 8016dea:	f001 f91b 	bl	8018024 <__gethex>
 8016dee:	f010 060f 	ands.w	r6, r0, #15
 8016df2:	4604      	mov	r4, r0
 8016df4:	d005      	beq.n	8016e02 <_strtod_l+0x72>
 8016df6:	2e06      	cmp	r6, #6
 8016df8:	d128      	bne.n	8016e4c <_strtod_l+0xbc>
 8016dfa:	3501      	adds	r5, #1
 8016dfc:	2300      	movs	r3, #0
 8016dfe:	9519      	str	r5, [sp, #100]	@ 0x64
 8016e00:	930e      	str	r3, [sp, #56]	@ 0x38
 8016e02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	f040 858e 	bne.w	8017926 <_strtod_l+0xb96>
 8016e0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016e0c:	b1cb      	cbz	r3, 8016e42 <_strtod_l+0xb2>
 8016e0e:	4652      	mov	r2, sl
 8016e10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8016e14:	ec43 2b10 	vmov	d0, r2, r3
 8016e18:	b01f      	add	sp, #124	@ 0x7c
 8016e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e1e:	2920      	cmp	r1, #32
 8016e20:	d1ce      	bne.n	8016dc0 <_strtod_l+0x30>
 8016e22:	3201      	adds	r2, #1
 8016e24:	e7c1      	b.n	8016daa <_strtod_l+0x1a>
 8016e26:	292d      	cmp	r1, #45	@ 0x2d
 8016e28:	d1ca      	bne.n	8016dc0 <_strtod_l+0x30>
 8016e2a:	2101      	movs	r1, #1
 8016e2c:	910e      	str	r1, [sp, #56]	@ 0x38
 8016e2e:	1c51      	adds	r1, r2, #1
 8016e30:	9119      	str	r1, [sp, #100]	@ 0x64
 8016e32:	7852      	ldrb	r2, [r2, #1]
 8016e34:	2a00      	cmp	r2, #0
 8016e36:	d1c5      	bne.n	8016dc4 <_strtod_l+0x34>
 8016e38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8016e3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	f040 8570 	bne.w	8017922 <_strtod_l+0xb92>
 8016e42:	4652      	mov	r2, sl
 8016e44:	465b      	mov	r3, fp
 8016e46:	e7e5      	b.n	8016e14 <_strtod_l+0x84>
 8016e48:	2100      	movs	r1, #0
 8016e4a:	e7ef      	b.n	8016e2c <_strtod_l+0x9c>
 8016e4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8016e4e:	b13a      	cbz	r2, 8016e60 <_strtod_l+0xd0>
 8016e50:	2135      	movs	r1, #53	@ 0x35
 8016e52:	a81c      	add	r0, sp, #112	@ 0x70
 8016e54:	f7ff ff3a 	bl	8016ccc <__copybits>
 8016e58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8016e5a:	9805      	ldr	r0, [sp, #20]
 8016e5c:	f7ff fb10 	bl	8016480 <_Bfree>
 8016e60:	3e01      	subs	r6, #1
 8016e62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8016e64:	2e04      	cmp	r6, #4
 8016e66:	d806      	bhi.n	8016e76 <_strtod_l+0xe6>
 8016e68:	e8df f006 	tbb	[pc, r6]
 8016e6c:	201d0314 	.word	0x201d0314
 8016e70:	14          	.byte	0x14
 8016e71:	00          	.byte	0x00
 8016e72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8016e76:	05e1      	lsls	r1, r4, #23
 8016e78:	bf48      	it	mi
 8016e7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8016e7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016e82:	0d1b      	lsrs	r3, r3, #20
 8016e84:	051b      	lsls	r3, r3, #20
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d1bb      	bne.n	8016e02 <_strtod_l+0x72>
 8016e8a:	f7fe fb1f 	bl	80154cc <__errno>
 8016e8e:	2322      	movs	r3, #34	@ 0x22
 8016e90:	6003      	str	r3, [r0, #0]
 8016e92:	e7b6      	b.n	8016e02 <_strtod_l+0x72>
 8016e94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8016e98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016e9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016ea0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016ea4:	e7e7      	b.n	8016e76 <_strtod_l+0xe6>
 8016ea6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8017028 <_strtod_l+0x298>
 8016eaa:	e7e4      	b.n	8016e76 <_strtod_l+0xe6>
 8016eac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016eb0:	f04f 3aff 	mov.w	sl, #4294967295
 8016eb4:	e7df      	b.n	8016e76 <_strtod_l+0xe6>
 8016eb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016eb8:	1c5a      	adds	r2, r3, #1
 8016eba:	9219      	str	r2, [sp, #100]	@ 0x64
 8016ebc:	785b      	ldrb	r3, [r3, #1]
 8016ebe:	2b30      	cmp	r3, #48	@ 0x30
 8016ec0:	d0f9      	beq.n	8016eb6 <_strtod_l+0x126>
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d09d      	beq.n	8016e02 <_strtod_l+0x72>
 8016ec6:	2301      	movs	r3, #1
 8016ec8:	2700      	movs	r7, #0
 8016eca:	9308      	str	r3, [sp, #32]
 8016ecc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016ece:	930c      	str	r3, [sp, #48]	@ 0x30
 8016ed0:	970b      	str	r7, [sp, #44]	@ 0x2c
 8016ed2:	46b9      	mov	r9, r7
 8016ed4:	220a      	movs	r2, #10
 8016ed6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8016ed8:	7805      	ldrb	r5, [r0, #0]
 8016eda:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8016ede:	b2d9      	uxtb	r1, r3
 8016ee0:	2909      	cmp	r1, #9
 8016ee2:	d928      	bls.n	8016f36 <_strtod_l+0x1a6>
 8016ee4:	494f      	ldr	r1, [pc, #316]	@ (8017024 <_strtod_l+0x294>)
 8016ee6:	2201      	movs	r2, #1
 8016ee8:	f000 ffd6 	bl	8017e98 <strncmp>
 8016eec:	2800      	cmp	r0, #0
 8016eee:	d032      	beq.n	8016f56 <_strtod_l+0x1c6>
 8016ef0:	2000      	movs	r0, #0
 8016ef2:	462a      	mov	r2, r5
 8016ef4:	900a      	str	r0, [sp, #40]	@ 0x28
 8016ef6:	464d      	mov	r5, r9
 8016ef8:	4603      	mov	r3, r0
 8016efa:	2a65      	cmp	r2, #101	@ 0x65
 8016efc:	d001      	beq.n	8016f02 <_strtod_l+0x172>
 8016efe:	2a45      	cmp	r2, #69	@ 0x45
 8016f00:	d114      	bne.n	8016f2c <_strtod_l+0x19c>
 8016f02:	b91d      	cbnz	r5, 8016f0c <_strtod_l+0x17c>
 8016f04:	9a08      	ldr	r2, [sp, #32]
 8016f06:	4302      	orrs	r2, r0
 8016f08:	d096      	beq.n	8016e38 <_strtod_l+0xa8>
 8016f0a:	2500      	movs	r5, #0
 8016f0c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8016f0e:	1c62      	adds	r2, r4, #1
 8016f10:	9219      	str	r2, [sp, #100]	@ 0x64
 8016f12:	7862      	ldrb	r2, [r4, #1]
 8016f14:	2a2b      	cmp	r2, #43	@ 0x2b
 8016f16:	d07a      	beq.n	801700e <_strtod_l+0x27e>
 8016f18:	2a2d      	cmp	r2, #45	@ 0x2d
 8016f1a:	d07e      	beq.n	801701a <_strtod_l+0x28a>
 8016f1c:	f04f 0c00 	mov.w	ip, #0
 8016f20:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016f24:	2909      	cmp	r1, #9
 8016f26:	f240 8085 	bls.w	8017034 <_strtod_l+0x2a4>
 8016f2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8016f2c:	f04f 0800 	mov.w	r8, #0
 8016f30:	e0a5      	b.n	801707e <_strtod_l+0x2ee>
 8016f32:	2300      	movs	r3, #0
 8016f34:	e7c8      	b.n	8016ec8 <_strtod_l+0x138>
 8016f36:	f1b9 0f08 	cmp.w	r9, #8
 8016f3a:	bfd8      	it	le
 8016f3c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8016f3e:	f100 0001 	add.w	r0, r0, #1
 8016f42:	bfda      	itte	le
 8016f44:	fb02 3301 	mlale	r3, r2, r1, r3
 8016f48:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8016f4a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8016f4e:	f109 0901 	add.w	r9, r9, #1
 8016f52:	9019      	str	r0, [sp, #100]	@ 0x64
 8016f54:	e7bf      	b.n	8016ed6 <_strtod_l+0x146>
 8016f56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f58:	1c5a      	adds	r2, r3, #1
 8016f5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8016f5c:	785a      	ldrb	r2, [r3, #1]
 8016f5e:	f1b9 0f00 	cmp.w	r9, #0
 8016f62:	d03b      	beq.n	8016fdc <_strtod_l+0x24c>
 8016f64:	900a      	str	r0, [sp, #40]	@ 0x28
 8016f66:	464d      	mov	r5, r9
 8016f68:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8016f6c:	2b09      	cmp	r3, #9
 8016f6e:	d912      	bls.n	8016f96 <_strtod_l+0x206>
 8016f70:	2301      	movs	r3, #1
 8016f72:	e7c2      	b.n	8016efa <_strtod_l+0x16a>
 8016f74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f76:	1c5a      	adds	r2, r3, #1
 8016f78:	9219      	str	r2, [sp, #100]	@ 0x64
 8016f7a:	785a      	ldrb	r2, [r3, #1]
 8016f7c:	3001      	adds	r0, #1
 8016f7e:	2a30      	cmp	r2, #48	@ 0x30
 8016f80:	d0f8      	beq.n	8016f74 <_strtod_l+0x1e4>
 8016f82:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016f86:	2b08      	cmp	r3, #8
 8016f88:	f200 84d2 	bhi.w	8017930 <_strtod_l+0xba0>
 8016f8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8016f8e:	900a      	str	r0, [sp, #40]	@ 0x28
 8016f90:	2000      	movs	r0, #0
 8016f92:	930c      	str	r3, [sp, #48]	@ 0x30
 8016f94:	4605      	mov	r5, r0
 8016f96:	3a30      	subs	r2, #48	@ 0x30
 8016f98:	f100 0301 	add.w	r3, r0, #1
 8016f9c:	d018      	beq.n	8016fd0 <_strtod_l+0x240>
 8016f9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8016fa0:	4419      	add	r1, r3
 8016fa2:	910a      	str	r1, [sp, #40]	@ 0x28
 8016fa4:	462e      	mov	r6, r5
 8016fa6:	f04f 0e0a 	mov.w	lr, #10
 8016faa:	1c71      	adds	r1, r6, #1
 8016fac:	eba1 0c05 	sub.w	ip, r1, r5
 8016fb0:	4563      	cmp	r3, ip
 8016fb2:	dc15      	bgt.n	8016fe0 <_strtod_l+0x250>
 8016fb4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8016fb8:	182b      	adds	r3, r5, r0
 8016fba:	2b08      	cmp	r3, #8
 8016fbc:	f105 0501 	add.w	r5, r5, #1
 8016fc0:	4405      	add	r5, r0
 8016fc2:	dc1a      	bgt.n	8016ffa <_strtod_l+0x26a>
 8016fc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8016fc6:	230a      	movs	r3, #10
 8016fc8:	fb03 2301 	mla	r3, r3, r1, r2
 8016fcc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8016fce:	2300      	movs	r3, #0
 8016fd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8016fd2:	1c51      	adds	r1, r2, #1
 8016fd4:	9119      	str	r1, [sp, #100]	@ 0x64
 8016fd6:	7852      	ldrb	r2, [r2, #1]
 8016fd8:	4618      	mov	r0, r3
 8016fda:	e7c5      	b.n	8016f68 <_strtod_l+0x1d8>
 8016fdc:	4648      	mov	r0, r9
 8016fde:	e7ce      	b.n	8016f7e <_strtod_l+0x1ee>
 8016fe0:	2e08      	cmp	r6, #8
 8016fe2:	dc05      	bgt.n	8016ff0 <_strtod_l+0x260>
 8016fe4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8016fe6:	fb0e f606 	mul.w	r6, lr, r6
 8016fea:	960b      	str	r6, [sp, #44]	@ 0x2c
 8016fec:	460e      	mov	r6, r1
 8016fee:	e7dc      	b.n	8016faa <_strtod_l+0x21a>
 8016ff0:	2910      	cmp	r1, #16
 8016ff2:	bfd8      	it	le
 8016ff4:	fb0e f707 	mulle.w	r7, lr, r7
 8016ff8:	e7f8      	b.n	8016fec <_strtod_l+0x25c>
 8016ffa:	2b0f      	cmp	r3, #15
 8016ffc:	bfdc      	itt	le
 8016ffe:	230a      	movle	r3, #10
 8017000:	fb03 2707 	mlale	r7, r3, r7, r2
 8017004:	e7e3      	b.n	8016fce <_strtod_l+0x23e>
 8017006:	2300      	movs	r3, #0
 8017008:	930a      	str	r3, [sp, #40]	@ 0x28
 801700a:	2301      	movs	r3, #1
 801700c:	e77a      	b.n	8016f04 <_strtod_l+0x174>
 801700e:	f04f 0c00 	mov.w	ip, #0
 8017012:	1ca2      	adds	r2, r4, #2
 8017014:	9219      	str	r2, [sp, #100]	@ 0x64
 8017016:	78a2      	ldrb	r2, [r4, #2]
 8017018:	e782      	b.n	8016f20 <_strtod_l+0x190>
 801701a:	f04f 0c01 	mov.w	ip, #1
 801701e:	e7f8      	b.n	8017012 <_strtod_l+0x282>
 8017020:	0801b2f4 	.word	0x0801b2f4
 8017024:	0801b12b 	.word	0x0801b12b
 8017028:	7ff00000 	.word	0x7ff00000
 801702c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801702e:	1c51      	adds	r1, r2, #1
 8017030:	9119      	str	r1, [sp, #100]	@ 0x64
 8017032:	7852      	ldrb	r2, [r2, #1]
 8017034:	2a30      	cmp	r2, #48	@ 0x30
 8017036:	d0f9      	beq.n	801702c <_strtod_l+0x29c>
 8017038:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801703c:	2908      	cmp	r1, #8
 801703e:	f63f af75 	bhi.w	8016f2c <_strtod_l+0x19c>
 8017042:	3a30      	subs	r2, #48	@ 0x30
 8017044:	9209      	str	r2, [sp, #36]	@ 0x24
 8017046:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017048:	920f      	str	r2, [sp, #60]	@ 0x3c
 801704a:	f04f 080a 	mov.w	r8, #10
 801704e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017050:	1c56      	adds	r6, r2, #1
 8017052:	9619      	str	r6, [sp, #100]	@ 0x64
 8017054:	7852      	ldrb	r2, [r2, #1]
 8017056:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801705a:	f1be 0f09 	cmp.w	lr, #9
 801705e:	d939      	bls.n	80170d4 <_strtod_l+0x344>
 8017060:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017062:	1a76      	subs	r6, r6, r1
 8017064:	2e08      	cmp	r6, #8
 8017066:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801706a:	dc03      	bgt.n	8017074 <_strtod_l+0x2e4>
 801706c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801706e:	4588      	cmp	r8, r1
 8017070:	bfa8      	it	ge
 8017072:	4688      	movge	r8, r1
 8017074:	f1bc 0f00 	cmp.w	ip, #0
 8017078:	d001      	beq.n	801707e <_strtod_l+0x2ee>
 801707a:	f1c8 0800 	rsb	r8, r8, #0
 801707e:	2d00      	cmp	r5, #0
 8017080:	d14e      	bne.n	8017120 <_strtod_l+0x390>
 8017082:	9908      	ldr	r1, [sp, #32]
 8017084:	4308      	orrs	r0, r1
 8017086:	f47f aebc 	bne.w	8016e02 <_strtod_l+0x72>
 801708a:	2b00      	cmp	r3, #0
 801708c:	f47f aed4 	bne.w	8016e38 <_strtod_l+0xa8>
 8017090:	2a69      	cmp	r2, #105	@ 0x69
 8017092:	d028      	beq.n	80170e6 <_strtod_l+0x356>
 8017094:	dc25      	bgt.n	80170e2 <_strtod_l+0x352>
 8017096:	2a49      	cmp	r2, #73	@ 0x49
 8017098:	d025      	beq.n	80170e6 <_strtod_l+0x356>
 801709a:	2a4e      	cmp	r2, #78	@ 0x4e
 801709c:	f47f aecc 	bne.w	8016e38 <_strtod_l+0xa8>
 80170a0:	499a      	ldr	r1, [pc, #616]	@ (801730c <_strtod_l+0x57c>)
 80170a2:	a819      	add	r0, sp, #100	@ 0x64
 80170a4:	f001 f9e0 	bl	8018468 <__match>
 80170a8:	2800      	cmp	r0, #0
 80170aa:	f43f aec5 	beq.w	8016e38 <_strtod_l+0xa8>
 80170ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80170b0:	781b      	ldrb	r3, [r3, #0]
 80170b2:	2b28      	cmp	r3, #40	@ 0x28
 80170b4:	d12e      	bne.n	8017114 <_strtod_l+0x384>
 80170b6:	4996      	ldr	r1, [pc, #600]	@ (8017310 <_strtod_l+0x580>)
 80170b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80170ba:	a819      	add	r0, sp, #100	@ 0x64
 80170bc:	f001 f9e8 	bl	8018490 <__hexnan>
 80170c0:	2805      	cmp	r0, #5
 80170c2:	d127      	bne.n	8017114 <_strtod_l+0x384>
 80170c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80170c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80170ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80170ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80170d2:	e696      	b.n	8016e02 <_strtod_l+0x72>
 80170d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80170d6:	fb08 2101 	mla	r1, r8, r1, r2
 80170da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80170de:	9209      	str	r2, [sp, #36]	@ 0x24
 80170e0:	e7b5      	b.n	801704e <_strtod_l+0x2be>
 80170e2:	2a6e      	cmp	r2, #110	@ 0x6e
 80170e4:	e7da      	b.n	801709c <_strtod_l+0x30c>
 80170e6:	498b      	ldr	r1, [pc, #556]	@ (8017314 <_strtod_l+0x584>)
 80170e8:	a819      	add	r0, sp, #100	@ 0x64
 80170ea:	f001 f9bd 	bl	8018468 <__match>
 80170ee:	2800      	cmp	r0, #0
 80170f0:	f43f aea2 	beq.w	8016e38 <_strtod_l+0xa8>
 80170f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80170f6:	4988      	ldr	r1, [pc, #544]	@ (8017318 <_strtod_l+0x588>)
 80170f8:	3b01      	subs	r3, #1
 80170fa:	a819      	add	r0, sp, #100	@ 0x64
 80170fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80170fe:	f001 f9b3 	bl	8018468 <__match>
 8017102:	b910      	cbnz	r0, 801710a <_strtod_l+0x37a>
 8017104:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017106:	3301      	adds	r3, #1
 8017108:	9319      	str	r3, [sp, #100]	@ 0x64
 801710a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8017328 <_strtod_l+0x598>
 801710e:	f04f 0a00 	mov.w	sl, #0
 8017112:	e676      	b.n	8016e02 <_strtod_l+0x72>
 8017114:	4881      	ldr	r0, [pc, #516]	@ (801731c <_strtod_l+0x58c>)
 8017116:	f000 fee3 	bl	8017ee0 <nan>
 801711a:	ec5b ab10 	vmov	sl, fp, d0
 801711e:	e670      	b.n	8016e02 <_strtod_l+0x72>
 8017120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017122:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8017124:	eba8 0303 	sub.w	r3, r8, r3
 8017128:	f1b9 0f00 	cmp.w	r9, #0
 801712c:	bf08      	it	eq
 801712e:	46a9      	moveq	r9, r5
 8017130:	2d10      	cmp	r5, #16
 8017132:	9309      	str	r3, [sp, #36]	@ 0x24
 8017134:	462c      	mov	r4, r5
 8017136:	bfa8      	it	ge
 8017138:	2410      	movge	r4, #16
 801713a:	f7e9 f9e3 	bl	8000504 <__aeabi_ui2d>
 801713e:	2d09      	cmp	r5, #9
 8017140:	4682      	mov	sl, r0
 8017142:	468b      	mov	fp, r1
 8017144:	dc13      	bgt.n	801716e <_strtod_l+0x3de>
 8017146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017148:	2b00      	cmp	r3, #0
 801714a:	f43f ae5a 	beq.w	8016e02 <_strtod_l+0x72>
 801714e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017150:	dd78      	ble.n	8017244 <_strtod_l+0x4b4>
 8017152:	2b16      	cmp	r3, #22
 8017154:	dc5f      	bgt.n	8017216 <_strtod_l+0x486>
 8017156:	4972      	ldr	r1, [pc, #456]	@ (8017320 <_strtod_l+0x590>)
 8017158:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801715c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017160:	4652      	mov	r2, sl
 8017162:	465b      	mov	r3, fp
 8017164:	f7e9 fa48 	bl	80005f8 <__aeabi_dmul>
 8017168:	4682      	mov	sl, r0
 801716a:	468b      	mov	fp, r1
 801716c:	e649      	b.n	8016e02 <_strtod_l+0x72>
 801716e:	4b6c      	ldr	r3, [pc, #432]	@ (8017320 <_strtod_l+0x590>)
 8017170:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017174:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8017178:	f7e9 fa3e 	bl	80005f8 <__aeabi_dmul>
 801717c:	4682      	mov	sl, r0
 801717e:	4638      	mov	r0, r7
 8017180:	468b      	mov	fp, r1
 8017182:	f7e9 f9bf 	bl	8000504 <__aeabi_ui2d>
 8017186:	4602      	mov	r2, r0
 8017188:	460b      	mov	r3, r1
 801718a:	4650      	mov	r0, sl
 801718c:	4659      	mov	r1, fp
 801718e:	f7e9 f87d 	bl	800028c <__adddf3>
 8017192:	2d0f      	cmp	r5, #15
 8017194:	4682      	mov	sl, r0
 8017196:	468b      	mov	fp, r1
 8017198:	ddd5      	ble.n	8017146 <_strtod_l+0x3b6>
 801719a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801719c:	1b2c      	subs	r4, r5, r4
 801719e:	441c      	add	r4, r3
 80171a0:	2c00      	cmp	r4, #0
 80171a2:	f340 8093 	ble.w	80172cc <_strtod_l+0x53c>
 80171a6:	f014 030f 	ands.w	r3, r4, #15
 80171aa:	d00a      	beq.n	80171c2 <_strtod_l+0x432>
 80171ac:	495c      	ldr	r1, [pc, #368]	@ (8017320 <_strtod_l+0x590>)
 80171ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80171b2:	4652      	mov	r2, sl
 80171b4:	465b      	mov	r3, fp
 80171b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80171ba:	f7e9 fa1d 	bl	80005f8 <__aeabi_dmul>
 80171be:	4682      	mov	sl, r0
 80171c0:	468b      	mov	fp, r1
 80171c2:	f034 040f 	bics.w	r4, r4, #15
 80171c6:	d073      	beq.n	80172b0 <_strtod_l+0x520>
 80171c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80171cc:	dd49      	ble.n	8017262 <_strtod_l+0x4d2>
 80171ce:	2400      	movs	r4, #0
 80171d0:	46a0      	mov	r8, r4
 80171d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80171d4:	46a1      	mov	r9, r4
 80171d6:	9a05      	ldr	r2, [sp, #20]
 80171d8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8017328 <_strtod_l+0x598>
 80171dc:	2322      	movs	r3, #34	@ 0x22
 80171de:	6013      	str	r3, [r2, #0]
 80171e0:	f04f 0a00 	mov.w	sl, #0
 80171e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80171e6:	2b00      	cmp	r3, #0
 80171e8:	f43f ae0b 	beq.w	8016e02 <_strtod_l+0x72>
 80171ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80171ee:	9805      	ldr	r0, [sp, #20]
 80171f0:	f7ff f946 	bl	8016480 <_Bfree>
 80171f4:	9805      	ldr	r0, [sp, #20]
 80171f6:	4649      	mov	r1, r9
 80171f8:	f7ff f942 	bl	8016480 <_Bfree>
 80171fc:	9805      	ldr	r0, [sp, #20]
 80171fe:	4641      	mov	r1, r8
 8017200:	f7ff f93e 	bl	8016480 <_Bfree>
 8017204:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017206:	9805      	ldr	r0, [sp, #20]
 8017208:	f7ff f93a 	bl	8016480 <_Bfree>
 801720c:	9805      	ldr	r0, [sp, #20]
 801720e:	4621      	mov	r1, r4
 8017210:	f7ff f936 	bl	8016480 <_Bfree>
 8017214:	e5f5      	b.n	8016e02 <_strtod_l+0x72>
 8017216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017218:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801721c:	4293      	cmp	r3, r2
 801721e:	dbbc      	blt.n	801719a <_strtod_l+0x40a>
 8017220:	4c3f      	ldr	r4, [pc, #252]	@ (8017320 <_strtod_l+0x590>)
 8017222:	f1c5 050f 	rsb	r5, r5, #15
 8017226:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801722a:	4652      	mov	r2, sl
 801722c:	465b      	mov	r3, fp
 801722e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017232:	f7e9 f9e1 	bl	80005f8 <__aeabi_dmul>
 8017236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017238:	1b5d      	subs	r5, r3, r5
 801723a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801723e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017242:	e78f      	b.n	8017164 <_strtod_l+0x3d4>
 8017244:	3316      	adds	r3, #22
 8017246:	dba8      	blt.n	801719a <_strtod_l+0x40a>
 8017248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801724a:	eba3 0808 	sub.w	r8, r3, r8
 801724e:	4b34      	ldr	r3, [pc, #208]	@ (8017320 <_strtod_l+0x590>)
 8017250:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8017254:	e9d8 2300 	ldrd	r2, r3, [r8]
 8017258:	4650      	mov	r0, sl
 801725a:	4659      	mov	r1, fp
 801725c:	f7e9 faf6 	bl	800084c <__aeabi_ddiv>
 8017260:	e782      	b.n	8017168 <_strtod_l+0x3d8>
 8017262:	2300      	movs	r3, #0
 8017264:	4f2f      	ldr	r7, [pc, #188]	@ (8017324 <_strtod_l+0x594>)
 8017266:	1124      	asrs	r4, r4, #4
 8017268:	4650      	mov	r0, sl
 801726a:	4659      	mov	r1, fp
 801726c:	461e      	mov	r6, r3
 801726e:	2c01      	cmp	r4, #1
 8017270:	dc21      	bgt.n	80172b6 <_strtod_l+0x526>
 8017272:	b10b      	cbz	r3, 8017278 <_strtod_l+0x4e8>
 8017274:	4682      	mov	sl, r0
 8017276:	468b      	mov	fp, r1
 8017278:	492a      	ldr	r1, [pc, #168]	@ (8017324 <_strtod_l+0x594>)
 801727a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801727e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8017282:	4652      	mov	r2, sl
 8017284:	465b      	mov	r3, fp
 8017286:	e9d1 0100 	ldrd	r0, r1, [r1]
 801728a:	f7e9 f9b5 	bl	80005f8 <__aeabi_dmul>
 801728e:	4b26      	ldr	r3, [pc, #152]	@ (8017328 <_strtod_l+0x598>)
 8017290:	460a      	mov	r2, r1
 8017292:	400b      	ands	r3, r1
 8017294:	4925      	ldr	r1, [pc, #148]	@ (801732c <_strtod_l+0x59c>)
 8017296:	428b      	cmp	r3, r1
 8017298:	4682      	mov	sl, r0
 801729a:	d898      	bhi.n	80171ce <_strtod_l+0x43e>
 801729c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80172a0:	428b      	cmp	r3, r1
 80172a2:	bf86      	itte	hi
 80172a4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8017330 <_strtod_l+0x5a0>
 80172a8:	f04f 3aff 	movhi.w	sl, #4294967295
 80172ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80172b0:	2300      	movs	r3, #0
 80172b2:	9308      	str	r3, [sp, #32]
 80172b4:	e076      	b.n	80173a4 <_strtod_l+0x614>
 80172b6:	07e2      	lsls	r2, r4, #31
 80172b8:	d504      	bpl.n	80172c4 <_strtod_l+0x534>
 80172ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80172be:	f7e9 f99b 	bl	80005f8 <__aeabi_dmul>
 80172c2:	2301      	movs	r3, #1
 80172c4:	3601      	adds	r6, #1
 80172c6:	1064      	asrs	r4, r4, #1
 80172c8:	3708      	adds	r7, #8
 80172ca:	e7d0      	b.n	801726e <_strtod_l+0x4de>
 80172cc:	d0f0      	beq.n	80172b0 <_strtod_l+0x520>
 80172ce:	4264      	negs	r4, r4
 80172d0:	f014 020f 	ands.w	r2, r4, #15
 80172d4:	d00a      	beq.n	80172ec <_strtod_l+0x55c>
 80172d6:	4b12      	ldr	r3, [pc, #72]	@ (8017320 <_strtod_l+0x590>)
 80172d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80172dc:	4650      	mov	r0, sl
 80172de:	4659      	mov	r1, fp
 80172e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172e4:	f7e9 fab2 	bl	800084c <__aeabi_ddiv>
 80172e8:	4682      	mov	sl, r0
 80172ea:	468b      	mov	fp, r1
 80172ec:	1124      	asrs	r4, r4, #4
 80172ee:	d0df      	beq.n	80172b0 <_strtod_l+0x520>
 80172f0:	2c1f      	cmp	r4, #31
 80172f2:	dd1f      	ble.n	8017334 <_strtod_l+0x5a4>
 80172f4:	2400      	movs	r4, #0
 80172f6:	46a0      	mov	r8, r4
 80172f8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80172fa:	46a1      	mov	r9, r4
 80172fc:	9a05      	ldr	r2, [sp, #20]
 80172fe:	2322      	movs	r3, #34	@ 0x22
 8017300:	f04f 0a00 	mov.w	sl, #0
 8017304:	f04f 0b00 	mov.w	fp, #0
 8017308:	6013      	str	r3, [r2, #0]
 801730a:	e76b      	b.n	80171e4 <_strtod_l+0x454>
 801730c:	0801b019 	.word	0x0801b019
 8017310:	0801b2e0 	.word	0x0801b2e0
 8017314:	0801b011 	.word	0x0801b011
 8017318:	0801b048 	.word	0x0801b048
 801731c:	0801b181 	.word	0x0801b181
 8017320:	0801b218 	.word	0x0801b218
 8017324:	0801b1f0 	.word	0x0801b1f0
 8017328:	7ff00000 	.word	0x7ff00000
 801732c:	7ca00000 	.word	0x7ca00000
 8017330:	7fefffff 	.word	0x7fefffff
 8017334:	f014 0310 	ands.w	r3, r4, #16
 8017338:	bf18      	it	ne
 801733a:	236a      	movne	r3, #106	@ 0x6a
 801733c:	4ea9      	ldr	r6, [pc, #676]	@ (80175e4 <_strtod_l+0x854>)
 801733e:	9308      	str	r3, [sp, #32]
 8017340:	4650      	mov	r0, sl
 8017342:	4659      	mov	r1, fp
 8017344:	2300      	movs	r3, #0
 8017346:	07e7      	lsls	r7, r4, #31
 8017348:	d504      	bpl.n	8017354 <_strtod_l+0x5c4>
 801734a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801734e:	f7e9 f953 	bl	80005f8 <__aeabi_dmul>
 8017352:	2301      	movs	r3, #1
 8017354:	1064      	asrs	r4, r4, #1
 8017356:	f106 0608 	add.w	r6, r6, #8
 801735a:	d1f4      	bne.n	8017346 <_strtod_l+0x5b6>
 801735c:	b10b      	cbz	r3, 8017362 <_strtod_l+0x5d2>
 801735e:	4682      	mov	sl, r0
 8017360:	468b      	mov	fp, r1
 8017362:	9b08      	ldr	r3, [sp, #32]
 8017364:	b1b3      	cbz	r3, 8017394 <_strtod_l+0x604>
 8017366:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801736a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801736e:	2b00      	cmp	r3, #0
 8017370:	4659      	mov	r1, fp
 8017372:	dd0f      	ble.n	8017394 <_strtod_l+0x604>
 8017374:	2b1f      	cmp	r3, #31
 8017376:	dd56      	ble.n	8017426 <_strtod_l+0x696>
 8017378:	2b34      	cmp	r3, #52	@ 0x34
 801737a:	bfde      	ittt	le
 801737c:	f04f 33ff 	movle.w	r3, #4294967295
 8017380:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8017384:	4093      	lslle	r3, r2
 8017386:	f04f 0a00 	mov.w	sl, #0
 801738a:	bfcc      	ite	gt
 801738c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8017390:	ea03 0b01 	andle.w	fp, r3, r1
 8017394:	2200      	movs	r2, #0
 8017396:	2300      	movs	r3, #0
 8017398:	4650      	mov	r0, sl
 801739a:	4659      	mov	r1, fp
 801739c:	f7e9 fb94 	bl	8000ac8 <__aeabi_dcmpeq>
 80173a0:	2800      	cmp	r0, #0
 80173a2:	d1a7      	bne.n	80172f4 <_strtod_l+0x564>
 80173a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80173a6:	9300      	str	r3, [sp, #0]
 80173a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80173aa:	9805      	ldr	r0, [sp, #20]
 80173ac:	462b      	mov	r3, r5
 80173ae:	464a      	mov	r2, r9
 80173b0:	f7ff f8ce 	bl	8016550 <__s2b>
 80173b4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80173b6:	2800      	cmp	r0, #0
 80173b8:	f43f af09 	beq.w	80171ce <_strtod_l+0x43e>
 80173bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80173be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80173c0:	2a00      	cmp	r2, #0
 80173c2:	eba3 0308 	sub.w	r3, r3, r8
 80173c6:	bfa8      	it	ge
 80173c8:	2300      	movge	r3, #0
 80173ca:	9312      	str	r3, [sp, #72]	@ 0x48
 80173cc:	2400      	movs	r4, #0
 80173ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80173d2:	9316      	str	r3, [sp, #88]	@ 0x58
 80173d4:	46a0      	mov	r8, r4
 80173d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80173d8:	9805      	ldr	r0, [sp, #20]
 80173da:	6859      	ldr	r1, [r3, #4]
 80173dc:	f7ff f810 	bl	8016400 <_Balloc>
 80173e0:	4681      	mov	r9, r0
 80173e2:	2800      	cmp	r0, #0
 80173e4:	f43f aef7 	beq.w	80171d6 <_strtod_l+0x446>
 80173e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80173ea:	691a      	ldr	r2, [r3, #16]
 80173ec:	3202      	adds	r2, #2
 80173ee:	f103 010c 	add.w	r1, r3, #12
 80173f2:	0092      	lsls	r2, r2, #2
 80173f4:	300c      	adds	r0, #12
 80173f6:	f7fe f896 	bl	8015526 <memcpy>
 80173fa:	ec4b ab10 	vmov	d0, sl, fp
 80173fe:	9805      	ldr	r0, [sp, #20]
 8017400:	aa1c      	add	r2, sp, #112	@ 0x70
 8017402:	a91b      	add	r1, sp, #108	@ 0x6c
 8017404:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8017408:	f7ff fbd6 	bl	8016bb8 <__d2b>
 801740c:	901a      	str	r0, [sp, #104]	@ 0x68
 801740e:	2800      	cmp	r0, #0
 8017410:	f43f aee1 	beq.w	80171d6 <_strtod_l+0x446>
 8017414:	9805      	ldr	r0, [sp, #20]
 8017416:	2101      	movs	r1, #1
 8017418:	f7ff f930 	bl	801667c <__i2b>
 801741c:	4680      	mov	r8, r0
 801741e:	b948      	cbnz	r0, 8017434 <_strtod_l+0x6a4>
 8017420:	f04f 0800 	mov.w	r8, #0
 8017424:	e6d7      	b.n	80171d6 <_strtod_l+0x446>
 8017426:	f04f 32ff 	mov.w	r2, #4294967295
 801742a:	fa02 f303 	lsl.w	r3, r2, r3
 801742e:	ea03 0a0a 	and.w	sl, r3, sl
 8017432:	e7af      	b.n	8017394 <_strtod_l+0x604>
 8017434:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8017436:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017438:	2d00      	cmp	r5, #0
 801743a:	bfab      	itete	ge
 801743c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801743e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8017440:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8017442:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8017444:	bfac      	ite	ge
 8017446:	18ef      	addge	r7, r5, r3
 8017448:	1b5e      	sublt	r6, r3, r5
 801744a:	9b08      	ldr	r3, [sp, #32]
 801744c:	1aed      	subs	r5, r5, r3
 801744e:	4415      	add	r5, r2
 8017450:	4b65      	ldr	r3, [pc, #404]	@ (80175e8 <_strtod_l+0x858>)
 8017452:	3d01      	subs	r5, #1
 8017454:	429d      	cmp	r5, r3
 8017456:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801745a:	da50      	bge.n	80174fe <_strtod_l+0x76e>
 801745c:	1b5b      	subs	r3, r3, r5
 801745e:	2b1f      	cmp	r3, #31
 8017460:	eba2 0203 	sub.w	r2, r2, r3
 8017464:	f04f 0101 	mov.w	r1, #1
 8017468:	dc3d      	bgt.n	80174e6 <_strtod_l+0x756>
 801746a:	fa01 f303 	lsl.w	r3, r1, r3
 801746e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017470:	2300      	movs	r3, #0
 8017472:	9310      	str	r3, [sp, #64]	@ 0x40
 8017474:	18bd      	adds	r5, r7, r2
 8017476:	9b08      	ldr	r3, [sp, #32]
 8017478:	42af      	cmp	r7, r5
 801747a:	4416      	add	r6, r2
 801747c:	441e      	add	r6, r3
 801747e:	463b      	mov	r3, r7
 8017480:	bfa8      	it	ge
 8017482:	462b      	movge	r3, r5
 8017484:	42b3      	cmp	r3, r6
 8017486:	bfa8      	it	ge
 8017488:	4633      	movge	r3, r6
 801748a:	2b00      	cmp	r3, #0
 801748c:	bfc2      	ittt	gt
 801748e:	1aed      	subgt	r5, r5, r3
 8017490:	1af6      	subgt	r6, r6, r3
 8017492:	1aff      	subgt	r7, r7, r3
 8017494:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8017496:	2b00      	cmp	r3, #0
 8017498:	dd16      	ble.n	80174c8 <_strtod_l+0x738>
 801749a:	4641      	mov	r1, r8
 801749c:	9805      	ldr	r0, [sp, #20]
 801749e:	461a      	mov	r2, r3
 80174a0:	f7ff f9a4 	bl	80167ec <__pow5mult>
 80174a4:	4680      	mov	r8, r0
 80174a6:	2800      	cmp	r0, #0
 80174a8:	d0ba      	beq.n	8017420 <_strtod_l+0x690>
 80174aa:	4601      	mov	r1, r0
 80174ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80174ae:	9805      	ldr	r0, [sp, #20]
 80174b0:	f7ff f8fa 	bl	80166a8 <__multiply>
 80174b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80174b6:	2800      	cmp	r0, #0
 80174b8:	f43f ae8d 	beq.w	80171d6 <_strtod_l+0x446>
 80174bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80174be:	9805      	ldr	r0, [sp, #20]
 80174c0:	f7fe ffde 	bl	8016480 <_Bfree>
 80174c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80174c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80174c8:	2d00      	cmp	r5, #0
 80174ca:	dc1d      	bgt.n	8017508 <_strtod_l+0x778>
 80174cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	dd23      	ble.n	801751a <_strtod_l+0x78a>
 80174d2:	4649      	mov	r1, r9
 80174d4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80174d6:	9805      	ldr	r0, [sp, #20]
 80174d8:	f7ff f988 	bl	80167ec <__pow5mult>
 80174dc:	4681      	mov	r9, r0
 80174de:	b9e0      	cbnz	r0, 801751a <_strtod_l+0x78a>
 80174e0:	f04f 0900 	mov.w	r9, #0
 80174e4:	e677      	b.n	80171d6 <_strtod_l+0x446>
 80174e6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80174ea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80174ee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80174f2:	35e2      	adds	r5, #226	@ 0xe2
 80174f4:	fa01 f305 	lsl.w	r3, r1, r5
 80174f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80174fa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80174fc:	e7ba      	b.n	8017474 <_strtod_l+0x6e4>
 80174fe:	2300      	movs	r3, #0
 8017500:	9310      	str	r3, [sp, #64]	@ 0x40
 8017502:	2301      	movs	r3, #1
 8017504:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017506:	e7b5      	b.n	8017474 <_strtod_l+0x6e4>
 8017508:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801750a:	9805      	ldr	r0, [sp, #20]
 801750c:	462a      	mov	r2, r5
 801750e:	f7ff f9c7 	bl	80168a0 <__lshift>
 8017512:	901a      	str	r0, [sp, #104]	@ 0x68
 8017514:	2800      	cmp	r0, #0
 8017516:	d1d9      	bne.n	80174cc <_strtod_l+0x73c>
 8017518:	e65d      	b.n	80171d6 <_strtod_l+0x446>
 801751a:	2e00      	cmp	r6, #0
 801751c:	dd07      	ble.n	801752e <_strtod_l+0x79e>
 801751e:	4649      	mov	r1, r9
 8017520:	9805      	ldr	r0, [sp, #20]
 8017522:	4632      	mov	r2, r6
 8017524:	f7ff f9bc 	bl	80168a0 <__lshift>
 8017528:	4681      	mov	r9, r0
 801752a:	2800      	cmp	r0, #0
 801752c:	d0d8      	beq.n	80174e0 <_strtod_l+0x750>
 801752e:	2f00      	cmp	r7, #0
 8017530:	dd08      	ble.n	8017544 <_strtod_l+0x7b4>
 8017532:	4641      	mov	r1, r8
 8017534:	9805      	ldr	r0, [sp, #20]
 8017536:	463a      	mov	r2, r7
 8017538:	f7ff f9b2 	bl	80168a0 <__lshift>
 801753c:	4680      	mov	r8, r0
 801753e:	2800      	cmp	r0, #0
 8017540:	f43f ae49 	beq.w	80171d6 <_strtod_l+0x446>
 8017544:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017546:	9805      	ldr	r0, [sp, #20]
 8017548:	464a      	mov	r2, r9
 801754a:	f7ff fa31 	bl	80169b0 <__mdiff>
 801754e:	4604      	mov	r4, r0
 8017550:	2800      	cmp	r0, #0
 8017552:	f43f ae40 	beq.w	80171d6 <_strtod_l+0x446>
 8017556:	68c3      	ldr	r3, [r0, #12]
 8017558:	930f      	str	r3, [sp, #60]	@ 0x3c
 801755a:	2300      	movs	r3, #0
 801755c:	60c3      	str	r3, [r0, #12]
 801755e:	4641      	mov	r1, r8
 8017560:	f7ff fa0a 	bl	8016978 <__mcmp>
 8017564:	2800      	cmp	r0, #0
 8017566:	da45      	bge.n	80175f4 <_strtod_l+0x864>
 8017568:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801756a:	ea53 030a 	orrs.w	r3, r3, sl
 801756e:	d16b      	bne.n	8017648 <_strtod_l+0x8b8>
 8017570:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017574:	2b00      	cmp	r3, #0
 8017576:	d167      	bne.n	8017648 <_strtod_l+0x8b8>
 8017578:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801757c:	0d1b      	lsrs	r3, r3, #20
 801757e:	051b      	lsls	r3, r3, #20
 8017580:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017584:	d960      	bls.n	8017648 <_strtod_l+0x8b8>
 8017586:	6963      	ldr	r3, [r4, #20]
 8017588:	b913      	cbnz	r3, 8017590 <_strtod_l+0x800>
 801758a:	6923      	ldr	r3, [r4, #16]
 801758c:	2b01      	cmp	r3, #1
 801758e:	dd5b      	ble.n	8017648 <_strtod_l+0x8b8>
 8017590:	4621      	mov	r1, r4
 8017592:	2201      	movs	r2, #1
 8017594:	9805      	ldr	r0, [sp, #20]
 8017596:	f7ff f983 	bl	80168a0 <__lshift>
 801759a:	4641      	mov	r1, r8
 801759c:	4604      	mov	r4, r0
 801759e:	f7ff f9eb 	bl	8016978 <__mcmp>
 80175a2:	2800      	cmp	r0, #0
 80175a4:	dd50      	ble.n	8017648 <_strtod_l+0x8b8>
 80175a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80175aa:	9a08      	ldr	r2, [sp, #32]
 80175ac:	0d1b      	lsrs	r3, r3, #20
 80175ae:	051b      	lsls	r3, r3, #20
 80175b0:	2a00      	cmp	r2, #0
 80175b2:	d06a      	beq.n	801768a <_strtod_l+0x8fa>
 80175b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80175b8:	d867      	bhi.n	801768a <_strtod_l+0x8fa>
 80175ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80175be:	f67f ae9d 	bls.w	80172fc <_strtod_l+0x56c>
 80175c2:	4b0a      	ldr	r3, [pc, #40]	@ (80175ec <_strtod_l+0x85c>)
 80175c4:	4650      	mov	r0, sl
 80175c6:	4659      	mov	r1, fp
 80175c8:	2200      	movs	r2, #0
 80175ca:	f7e9 f815 	bl	80005f8 <__aeabi_dmul>
 80175ce:	4b08      	ldr	r3, [pc, #32]	@ (80175f0 <_strtod_l+0x860>)
 80175d0:	400b      	ands	r3, r1
 80175d2:	4682      	mov	sl, r0
 80175d4:	468b      	mov	fp, r1
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	f47f ae08 	bne.w	80171ec <_strtod_l+0x45c>
 80175dc:	9a05      	ldr	r2, [sp, #20]
 80175de:	2322      	movs	r3, #34	@ 0x22
 80175e0:	6013      	str	r3, [r2, #0]
 80175e2:	e603      	b.n	80171ec <_strtod_l+0x45c>
 80175e4:	0801b308 	.word	0x0801b308
 80175e8:	fffffc02 	.word	0xfffffc02
 80175ec:	39500000 	.word	0x39500000
 80175f0:	7ff00000 	.word	0x7ff00000
 80175f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80175f8:	d165      	bne.n	80176c6 <_strtod_l+0x936>
 80175fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80175fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017600:	b35a      	cbz	r2, 801765a <_strtod_l+0x8ca>
 8017602:	4a9f      	ldr	r2, [pc, #636]	@ (8017880 <_strtod_l+0xaf0>)
 8017604:	4293      	cmp	r3, r2
 8017606:	d12b      	bne.n	8017660 <_strtod_l+0x8d0>
 8017608:	9b08      	ldr	r3, [sp, #32]
 801760a:	4651      	mov	r1, sl
 801760c:	b303      	cbz	r3, 8017650 <_strtod_l+0x8c0>
 801760e:	4b9d      	ldr	r3, [pc, #628]	@ (8017884 <_strtod_l+0xaf4>)
 8017610:	465a      	mov	r2, fp
 8017612:	4013      	ands	r3, r2
 8017614:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8017618:	f04f 32ff 	mov.w	r2, #4294967295
 801761c:	d81b      	bhi.n	8017656 <_strtod_l+0x8c6>
 801761e:	0d1b      	lsrs	r3, r3, #20
 8017620:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017624:	fa02 f303 	lsl.w	r3, r2, r3
 8017628:	4299      	cmp	r1, r3
 801762a:	d119      	bne.n	8017660 <_strtod_l+0x8d0>
 801762c:	4b96      	ldr	r3, [pc, #600]	@ (8017888 <_strtod_l+0xaf8>)
 801762e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017630:	429a      	cmp	r2, r3
 8017632:	d102      	bne.n	801763a <_strtod_l+0x8aa>
 8017634:	3101      	adds	r1, #1
 8017636:	f43f adce 	beq.w	80171d6 <_strtod_l+0x446>
 801763a:	4b92      	ldr	r3, [pc, #584]	@ (8017884 <_strtod_l+0xaf4>)
 801763c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801763e:	401a      	ands	r2, r3
 8017640:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8017644:	f04f 0a00 	mov.w	sl, #0
 8017648:	9b08      	ldr	r3, [sp, #32]
 801764a:	2b00      	cmp	r3, #0
 801764c:	d1b9      	bne.n	80175c2 <_strtod_l+0x832>
 801764e:	e5cd      	b.n	80171ec <_strtod_l+0x45c>
 8017650:	f04f 33ff 	mov.w	r3, #4294967295
 8017654:	e7e8      	b.n	8017628 <_strtod_l+0x898>
 8017656:	4613      	mov	r3, r2
 8017658:	e7e6      	b.n	8017628 <_strtod_l+0x898>
 801765a:	ea53 030a 	orrs.w	r3, r3, sl
 801765e:	d0a2      	beq.n	80175a6 <_strtod_l+0x816>
 8017660:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017662:	b1db      	cbz	r3, 801769c <_strtod_l+0x90c>
 8017664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017666:	4213      	tst	r3, r2
 8017668:	d0ee      	beq.n	8017648 <_strtod_l+0x8b8>
 801766a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801766c:	9a08      	ldr	r2, [sp, #32]
 801766e:	4650      	mov	r0, sl
 8017670:	4659      	mov	r1, fp
 8017672:	b1bb      	cbz	r3, 80176a4 <_strtod_l+0x914>
 8017674:	f7ff fb6e 	bl	8016d54 <sulp>
 8017678:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801767c:	ec53 2b10 	vmov	r2, r3, d0
 8017680:	f7e8 fe04 	bl	800028c <__adddf3>
 8017684:	4682      	mov	sl, r0
 8017686:	468b      	mov	fp, r1
 8017688:	e7de      	b.n	8017648 <_strtod_l+0x8b8>
 801768a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801768e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017692:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8017696:	f04f 3aff 	mov.w	sl, #4294967295
 801769a:	e7d5      	b.n	8017648 <_strtod_l+0x8b8>
 801769c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801769e:	ea13 0f0a 	tst.w	r3, sl
 80176a2:	e7e1      	b.n	8017668 <_strtod_l+0x8d8>
 80176a4:	f7ff fb56 	bl	8016d54 <sulp>
 80176a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80176ac:	ec53 2b10 	vmov	r2, r3, d0
 80176b0:	f7e8 fdea 	bl	8000288 <__aeabi_dsub>
 80176b4:	2200      	movs	r2, #0
 80176b6:	2300      	movs	r3, #0
 80176b8:	4682      	mov	sl, r0
 80176ba:	468b      	mov	fp, r1
 80176bc:	f7e9 fa04 	bl	8000ac8 <__aeabi_dcmpeq>
 80176c0:	2800      	cmp	r0, #0
 80176c2:	d0c1      	beq.n	8017648 <_strtod_l+0x8b8>
 80176c4:	e61a      	b.n	80172fc <_strtod_l+0x56c>
 80176c6:	4641      	mov	r1, r8
 80176c8:	4620      	mov	r0, r4
 80176ca:	f7ff facd 	bl	8016c68 <__ratio>
 80176ce:	ec57 6b10 	vmov	r6, r7, d0
 80176d2:	2200      	movs	r2, #0
 80176d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80176d8:	4630      	mov	r0, r6
 80176da:	4639      	mov	r1, r7
 80176dc:	f7e9 fa08 	bl	8000af0 <__aeabi_dcmple>
 80176e0:	2800      	cmp	r0, #0
 80176e2:	d06f      	beq.n	80177c4 <_strtod_l+0xa34>
 80176e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d17a      	bne.n	80177e0 <_strtod_l+0xa50>
 80176ea:	f1ba 0f00 	cmp.w	sl, #0
 80176ee:	d158      	bne.n	80177a2 <_strtod_l+0xa12>
 80176f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80176f6:	2b00      	cmp	r3, #0
 80176f8:	d15a      	bne.n	80177b0 <_strtod_l+0xa20>
 80176fa:	4b64      	ldr	r3, [pc, #400]	@ (801788c <_strtod_l+0xafc>)
 80176fc:	2200      	movs	r2, #0
 80176fe:	4630      	mov	r0, r6
 8017700:	4639      	mov	r1, r7
 8017702:	f7e9 f9eb 	bl	8000adc <__aeabi_dcmplt>
 8017706:	2800      	cmp	r0, #0
 8017708:	d159      	bne.n	80177be <_strtod_l+0xa2e>
 801770a:	4630      	mov	r0, r6
 801770c:	4639      	mov	r1, r7
 801770e:	4b60      	ldr	r3, [pc, #384]	@ (8017890 <_strtod_l+0xb00>)
 8017710:	2200      	movs	r2, #0
 8017712:	f7e8 ff71 	bl	80005f8 <__aeabi_dmul>
 8017716:	4606      	mov	r6, r0
 8017718:	460f      	mov	r7, r1
 801771a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801771e:	9606      	str	r6, [sp, #24]
 8017720:	9307      	str	r3, [sp, #28]
 8017722:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017726:	4d57      	ldr	r5, [pc, #348]	@ (8017884 <_strtod_l+0xaf4>)
 8017728:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801772c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801772e:	401d      	ands	r5, r3
 8017730:	4b58      	ldr	r3, [pc, #352]	@ (8017894 <_strtod_l+0xb04>)
 8017732:	429d      	cmp	r5, r3
 8017734:	f040 80b2 	bne.w	801789c <_strtod_l+0xb0c>
 8017738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801773a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801773e:	ec4b ab10 	vmov	d0, sl, fp
 8017742:	f7ff f9c9 	bl	8016ad8 <__ulp>
 8017746:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801774a:	ec51 0b10 	vmov	r0, r1, d0
 801774e:	f7e8 ff53 	bl	80005f8 <__aeabi_dmul>
 8017752:	4652      	mov	r2, sl
 8017754:	465b      	mov	r3, fp
 8017756:	f7e8 fd99 	bl	800028c <__adddf3>
 801775a:	460b      	mov	r3, r1
 801775c:	4949      	ldr	r1, [pc, #292]	@ (8017884 <_strtod_l+0xaf4>)
 801775e:	4a4e      	ldr	r2, [pc, #312]	@ (8017898 <_strtod_l+0xb08>)
 8017760:	4019      	ands	r1, r3
 8017762:	4291      	cmp	r1, r2
 8017764:	4682      	mov	sl, r0
 8017766:	d942      	bls.n	80177ee <_strtod_l+0xa5e>
 8017768:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801776a:	4b47      	ldr	r3, [pc, #284]	@ (8017888 <_strtod_l+0xaf8>)
 801776c:	429a      	cmp	r2, r3
 801776e:	d103      	bne.n	8017778 <_strtod_l+0x9e8>
 8017770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017772:	3301      	adds	r3, #1
 8017774:	f43f ad2f 	beq.w	80171d6 <_strtod_l+0x446>
 8017778:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8017888 <_strtod_l+0xaf8>
 801777c:	f04f 3aff 	mov.w	sl, #4294967295
 8017780:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017782:	9805      	ldr	r0, [sp, #20]
 8017784:	f7fe fe7c 	bl	8016480 <_Bfree>
 8017788:	9805      	ldr	r0, [sp, #20]
 801778a:	4649      	mov	r1, r9
 801778c:	f7fe fe78 	bl	8016480 <_Bfree>
 8017790:	9805      	ldr	r0, [sp, #20]
 8017792:	4641      	mov	r1, r8
 8017794:	f7fe fe74 	bl	8016480 <_Bfree>
 8017798:	9805      	ldr	r0, [sp, #20]
 801779a:	4621      	mov	r1, r4
 801779c:	f7fe fe70 	bl	8016480 <_Bfree>
 80177a0:	e619      	b.n	80173d6 <_strtod_l+0x646>
 80177a2:	f1ba 0f01 	cmp.w	sl, #1
 80177a6:	d103      	bne.n	80177b0 <_strtod_l+0xa20>
 80177a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	f43f ada6 	beq.w	80172fc <_strtod_l+0x56c>
 80177b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017860 <_strtod_l+0xad0>
 80177b4:	4f35      	ldr	r7, [pc, #212]	@ (801788c <_strtod_l+0xafc>)
 80177b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80177ba:	2600      	movs	r6, #0
 80177bc:	e7b1      	b.n	8017722 <_strtod_l+0x992>
 80177be:	4f34      	ldr	r7, [pc, #208]	@ (8017890 <_strtod_l+0xb00>)
 80177c0:	2600      	movs	r6, #0
 80177c2:	e7aa      	b.n	801771a <_strtod_l+0x98a>
 80177c4:	4b32      	ldr	r3, [pc, #200]	@ (8017890 <_strtod_l+0xb00>)
 80177c6:	4630      	mov	r0, r6
 80177c8:	4639      	mov	r1, r7
 80177ca:	2200      	movs	r2, #0
 80177cc:	f7e8 ff14 	bl	80005f8 <__aeabi_dmul>
 80177d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80177d2:	4606      	mov	r6, r0
 80177d4:	460f      	mov	r7, r1
 80177d6:	2b00      	cmp	r3, #0
 80177d8:	d09f      	beq.n	801771a <_strtod_l+0x98a>
 80177da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80177de:	e7a0      	b.n	8017722 <_strtod_l+0x992>
 80177e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017868 <_strtod_l+0xad8>
 80177e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80177e8:	ec57 6b17 	vmov	r6, r7, d7
 80177ec:	e799      	b.n	8017722 <_strtod_l+0x992>
 80177ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80177f2:	9b08      	ldr	r3, [sp, #32]
 80177f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80177f8:	2b00      	cmp	r3, #0
 80177fa:	d1c1      	bne.n	8017780 <_strtod_l+0x9f0>
 80177fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017800:	0d1b      	lsrs	r3, r3, #20
 8017802:	051b      	lsls	r3, r3, #20
 8017804:	429d      	cmp	r5, r3
 8017806:	d1bb      	bne.n	8017780 <_strtod_l+0x9f0>
 8017808:	4630      	mov	r0, r6
 801780a:	4639      	mov	r1, r7
 801780c:	f7e9 fa54 	bl	8000cb8 <__aeabi_d2lz>
 8017810:	f7e8 fec4 	bl	800059c <__aeabi_l2d>
 8017814:	4602      	mov	r2, r0
 8017816:	460b      	mov	r3, r1
 8017818:	4630      	mov	r0, r6
 801781a:	4639      	mov	r1, r7
 801781c:	f7e8 fd34 	bl	8000288 <__aeabi_dsub>
 8017820:	460b      	mov	r3, r1
 8017822:	4602      	mov	r2, r0
 8017824:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8017828:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801782c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801782e:	ea46 060a 	orr.w	r6, r6, sl
 8017832:	431e      	orrs	r6, r3
 8017834:	d06f      	beq.n	8017916 <_strtod_l+0xb86>
 8017836:	a30e      	add	r3, pc, #56	@ (adr r3, 8017870 <_strtod_l+0xae0>)
 8017838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801783c:	f7e9 f94e 	bl	8000adc <__aeabi_dcmplt>
 8017840:	2800      	cmp	r0, #0
 8017842:	f47f acd3 	bne.w	80171ec <_strtod_l+0x45c>
 8017846:	a30c      	add	r3, pc, #48	@ (adr r3, 8017878 <_strtod_l+0xae8>)
 8017848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801784c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017850:	f7e9 f962 	bl	8000b18 <__aeabi_dcmpgt>
 8017854:	2800      	cmp	r0, #0
 8017856:	d093      	beq.n	8017780 <_strtod_l+0x9f0>
 8017858:	e4c8      	b.n	80171ec <_strtod_l+0x45c>
 801785a:	bf00      	nop
 801785c:	f3af 8000 	nop.w
 8017860:	00000000 	.word	0x00000000
 8017864:	bff00000 	.word	0xbff00000
 8017868:	00000000 	.word	0x00000000
 801786c:	3ff00000 	.word	0x3ff00000
 8017870:	94a03595 	.word	0x94a03595
 8017874:	3fdfffff 	.word	0x3fdfffff
 8017878:	35afe535 	.word	0x35afe535
 801787c:	3fe00000 	.word	0x3fe00000
 8017880:	000fffff 	.word	0x000fffff
 8017884:	7ff00000 	.word	0x7ff00000
 8017888:	7fefffff 	.word	0x7fefffff
 801788c:	3ff00000 	.word	0x3ff00000
 8017890:	3fe00000 	.word	0x3fe00000
 8017894:	7fe00000 	.word	0x7fe00000
 8017898:	7c9fffff 	.word	0x7c9fffff
 801789c:	9b08      	ldr	r3, [sp, #32]
 801789e:	b323      	cbz	r3, 80178ea <_strtod_l+0xb5a>
 80178a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80178a4:	d821      	bhi.n	80178ea <_strtod_l+0xb5a>
 80178a6:	a328      	add	r3, pc, #160	@ (adr r3, 8017948 <_strtod_l+0xbb8>)
 80178a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178ac:	4630      	mov	r0, r6
 80178ae:	4639      	mov	r1, r7
 80178b0:	f7e9 f91e 	bl	8000af0 <__aeabi_dcmple>
 80178b4:	b1a0      	cbz	r0, 80178e0 <_strtod_l+0xb50>
 80178b6:	4639      	mov	r1, r7
 80178b8:	4630      	mov	r0, r6
 80178ba:	f7e9 f975 	bl	8000ba8 <__aeabi_d2uiz>
 80178be:	2801      	cmp	r0, #1
 80178c0:	bf38      	it	cc
 80178c2:	2001      	movcc	r0, #1
 80178c4:	f7e8 fe1e 	bl	8000504 <__aeabi_ui2d>
 80178c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80178ca:	4606      	mov	r6, r0
 80178cc:	460f      	mov	r7, r1
 80178ce:	b9fb      	cbnz	r3, 8017910 <_strtod_l+0xb80>
 80178d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80178d4:	9014      	str	r0, [sp, #80]	@ 0x50
 80178d6:	9315      	str	r3, [sp, #84]	@ 0x54
 80178d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80178dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80178e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80178e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80178e6:	1b5b      	subs	r3, r3, r5
 80178e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80178ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80178ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80178f2:	f7ff f8f1 	bl	8016ad8 <__ulp>
 80178f6:	4650      	mov	r0, sl
 80178f8:	ec53 2b10 	vmov	r2, r3, d0
 80178fc:	4659      	mov	r1, fp
 80178fe:	f7e8 fe7b 	bl	80005f8 <__aeabi_dmul>
 8017902:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8017906:	f7e8 fcc1 	bl	800028c <__adddf3>
 801790a:	4682      	mov	sl, r0
 801790c:	468b      	mov	fp, r1
 801790e:	e770      	b.n	80177f2 <_strtod_l+0xa62>
 8017910:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8017914:	e7e0      	b.n	80178d8 <_strtod_l+0xb48>
 8017916:	a30e      	add	r3, pc, #56	@ (adr r3, 8017950 <_strtod_l+0xbc0>)
 8017918:	e9d3 2300 	ldrd	r2, r3, [r3]
 801791c:	f7e9 f8de 	bl	8000adc <__aeabi_dcmplt>
 8017920:	e798      	b.n	8017854 <_strtod_l+0xac4>
 8017922:	2300      	movs	r3, #0
 8017924:	930e      	str	r3, [sp, #56]	@ 0x38
 8017926:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8017928:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801792a:	6013      	str	r3, [r2, #0]
 801792c:	f7ff ba6d 	b.w	8016e0a <_strtod_l+0x7a>
 8017930:	2a65      	cmp	r2, #101	@ 0x65
 8017932:	f43f ab68 	beq.w	8017006 <_strtod_l+0x276>
 8017936:	2a45      	cmp	r2, #69	@ 0x45
 8017938:	f43f ab65 	beq.w	8017006 <_strtod_l+0x276>
 801793c:	2301      	movs	r3, #1
 801793e:	f7ff bba0 	b.w	8017082 <_strtod_l+0x2f2>
 8017942:	bf00      	nop
 8017944:	f3af 8000 	nop.w
 8017948:	ffc00000 	.word	0xffc00000
 801794c:	41dfffff 	.word	0x41dfffff
 8017950:	94a03595 	.word	0x94a03595
 8017954:	3fcfffff 	.word	0x3fcfffff

08017958 <_strtod_r>:
 8017958:	4b01      	ldr	r3, [pc, #4]	@ (8017960 <_strtod_r+0x8>)
 801795a:	f7ff ba19 	b.w	8016d90 <_strtod_l>
 801795e:	bf00      	nop
 8017960:	200001a0 	.word	0x200001a0

08017964 <_strtol_l.isra.0>:
 8017964:	2b24      	cmp	r3, #36	@ 0x24
 8017966:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801796a:	4686      	mov	lr, r0
 801796c:	4690      	mov	r8, r2
 801796e:	d801      	bhi.n	8017974 <_strtol_l.isra.0+0x10>
 8017970:	2b01      	cmp	r3, #1
 8017972:	d106      	bne.n	8017982 <_strtol_l.isra.0+0x1e>
 8017974:	f7fd fdaa 	bl	80154cc <__errno>
 8017978:	2316      	movs	r3, #22
 801797a:	6003      	str	r3, [r0, #0]
 801797c:	2000      	movs	r0, #0
 801797e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017982:	4834      	ldr	r0, [pc, #208]	@ (8017a54 <_strtol_l.isra.0+0xf0>)
 8017984:	460d      	mov	r5, r1
 8017986:	462a      	mov	r2, r5
 8017988:	f815 4b01 	ldrb.w	r4, [r5], #1
 801798c:	5d06      	ldrb	r6, [r0, r4]
 801798e:	f016 0608 	ands.w	r6, r6, #8
 8017992:	d1f8      	bne.n	8017986 <_strtol_l.isra.0+0x22>
 8017994:	2c2d      	cmp	r4, #45	@ 0x2d
 8017996:	d110      	bne.n	80179ba <_strtol_l.isra.0+0x56>
 8017998:	782c      	ldrb	r4, [r5, #0]
 801799a:	2601      	movs	r6, #1
 801799c:	1c95      	adds	r5, r2, #2
 801799e:	f033 0210 	bics.w	r2, r3, #16
 80179a2:	d115      	bne.n	80179d0 <_strtol_l.isra.0+0x6c>
 80179a4:	2c30      	cmp	r4, #48	@ 0x30
 80179a6:	d10d      	bne.n	80179c4 <_strtol_l.isra.0+0x60>
 80179a8:	782a      	ldrb	r2, [r5, #0]
 80179aa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80179ae:	2a58      	cmp	r2, #88	@ 0x58
 80179b0:	d108      	bne.n	80179c4 <_strtol_l.isra.0+0x60>
 80179b2:	786c      	ldrb	r4, [r5, #1]
 80179b4:	3502      	adds	r5, #2
 80179b6:	2310      	movs	r3, #16
 80179b8:	e00a      	b.n	80179d0 <_strtol_l.isra.0+0x6c>
 80179ba:	2c2b      	cmp	r4, #43	@ 0x2b
 80179bc:	bf04      	itt	eq
 80179be:	782c      	ldrbeq	r4, [r5, #0]
 80179c0:	1c95      	addeq	r5, r2, #2
 80179c2:	e7ec      	b.n	801799e <_strtol_l.isra.0+0x3a>
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d1f6      	bne.n	80179b6 <_strtol_l.isra.0+0x52>
 80179c8:	2c30      	cmp	r4, #48	@ 0x30
 80179ca:	bf14      	ite	ne
 80179cc:	230a      	movne	r3, #10
 80179ce:	2308      	moveq	r3, #8
 80179d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80179d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80179d8:	2200      	movs	r2, #0
 80179da:	fbbc f9f3 	udiv	r9, ip, r3
 80179de:	4610      	mov	r0, r2
 80179e0:	fb03 ca19 	mls	sl, r3, r9, ip
 80179e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80179e8:	2f09      	cmp	r7, #9
 80179ea:	d80f      	bhi.n	8017a0c <_strtol_l.isra.0+0xa8>
 80179ec:	463c      	mov	r4, r7
 80179ee:	42a3      	cmp	r3, r4
 80179f0:	dd1b      	ble.n	8017a2a <_strtol_l.isra.0+0xc6>
 80179f2:	1c57      	adds	r7, r2, #1
 80179f4:	d007      	beq.n	8017a06 <_strtol_l.isra.0+0xa2>
 80179f6:	4581      	cmp	r9, r0
 80179f8:	d314      	bcc.n	8017a24 <_strtol_l.isra.0+0xc0>
 80179fa:	d101      	bne.n	8017a00 <_strtol_l.isra.0+0x9c>
 80179fc:	45a2      	cmp	sl, r4
 80179fe:	db11      	blt.n	8017a24 <_strtol_l.isra.0+0xc0>
 8017a00:	fb00 4003 	mla	r0, r0, r3, r4
 8017a04:	2201      	movs	r2, #1
 8017a06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017a0a:	e7eb      	b.n	80179e4 <_strtol_l.isra.0+0x80>
 8017a0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017a10:	2f19      	cmp	r7, #25
 8017a12:	d801      	bhi.n	8017a18 <_strtol_l.isra.0+0xb4>
 8017a14:	3c37      	subs	r4, #55	@ 0x37
 8017a16:	e7ea      	b.n	80179ee <_strtol_l.isra.0+0x8a>
 8017a18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8017a1c:	2f19      	cmp	r7, #25
 8017a1e:	d804      	bhi.n	8017a2a <_strtol_l.isra.0+0xc6>
 8017a20:	3c57      	subs	r4, #87	@ 0x57
 8017a22:	e7e4      	b.n	80179ee <_strtol_l.isra.0+0x8a>
 8017a24:	f04f 32ff 	mov.w	r2, #4294967295
 8017a28:	e7ed      	b.n	8017a06 <_strtol_l.isra.0+0xa2>
 8017a2a:	1c53      	adds	r3, r2, #1
 8017a2c:	d108      	bne.n	8017a40 <_strtol_l.isra.0+0xdc>
 8017a2e:	2322      	movs	r3, #34	@ 0x22
 8017a30:	f8ce 3000 	str.w	r3, [lr]
 8017a34:	4660      	mov	r0, ip
 8017a36:	f1b8 0f00 	cmp.w	r8, #0
 8017a3a:	d0a0      	beq.n	801797e <_strtol_l.isra.0+0x1a>
 8017a3c:	1e69      	subs	r1, r5, #1
 8017a3e:	e006      	b.n	8017a4e <_strtol_l.isra.0+0xea>
 8017a40:	b106      	cbz	r6, 8017a44 <_strtol_l.isra.0+0xe0>
 8017a42:	4240      	negs	r0, r0
 8017a44:	f1b8 0f00 	cmp.w	r8, #0
 8017a48:	d099      	beq.n	801797e <_strtol_l.isra.0+0x1a>
 8017a4a:	2a00      	cmp	r2, #0
 8017a4c:	d1f6      	bne.n	8017a3c <_strtol_l.isra.0+0xd8>
 8017a4e:	f8c8 1000 	str.w	r1, [r8]
 8017a52:	e794      	b.n	801797e <_strtol_l.isra.0+0x1a>
 8017a54:	0801b331 	.word	0x0801b331

08017a58 <_strtol_r>:
 8017a58:	f7ff bf84 	b.w	8017964 <_strtol_l.isra.0>

08017a5c <__ssputs_r>:
 8017a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a60:	688e      	ldr	r6, [r1, #8]
 8017a62:	461f      	mov	r7, r3
 8017a64:	42be      	cmp	r6, r7
 8017a66:	680b      	ldr	r3, [r1, #0]
 8017a68:	4682      	mov	sl, r0
 8017a6a:	460c      	mov	r4, r1
 8017a6c:	4690      	mov	r8, r2
 8017a6e:	d82d      	bhi.n	8017acc <__ssputs_r+0x70>
 8017a70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017a74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8017a78:	d026      	beq.n	8017ac8 <__ssputs_r+0x6c>
 8017a7a:	6965      	ldr	r5, [r4, #20]
 8017a7c:	6909      	ldr	r1, [r1, #16]
 8017a7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017a82:	eba3 0901 	sub.w	r9, r3, r1
 8017a86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017a8a:	1c7b      	adds	r3, r7, #1
 8017a8c:	444b      	add	r3, r9
 8017a8e:	106d      	asrs	r5, r5, #1
 8017a90:	429d      	cmp	r5, r3
 8017a92:	bf38      	it	cc
 8017a94:	461d      	movcc	r5, r3
 8017a96:	0553      	lsls	r3, r2, #21
 8017a98:	d527      	bpl.n	8017aea <__ssputs_r+0x8e>
 8017a9a:	4629      	mov	r1, r5
 8017a9c:	f7fe fc24 	bl	80162e8 <_malloc_r>
 8017aa0:	4606      	mov	r6, r0
 8017aa2:	b360      	cbz	r0, 8017afe <__ssputs_r+0xa2>
 8017aa4:	6921      	ldr	r1, [r4, #16]
 8017aa6:	464a      	mov	r2, r9
 8017aa8:	f7fd fd3d 	bl	8015526 <memcpy>
 8017aac:	89a3      	ldrh	r3, [r4, #12]
 8017aae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017ab2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017ab6:	81a3      	strh	r3, [r4, #12]
 8017ab8:	6126      	str	r6, [r4, #16]
 8017aba:	6165      	str	r5, [r4, #20]
 8017abc:	444e      	add	r6, r9
 8017abe:	eba5 0509 	sub.w	r5, r5, r9
 8017ac2:	6026      	str	r6, [r4, #0]
 8017ac4:	60a5      	str	r5, [r4, #8]
 8017ac6:	463e      	mov	r6, r7
 8017ac8:	42be      	cmp	r6, r7
 8017aca:	d900      	bls.n	8017ace <__ssputs_r+0x72>
 8017acc:	463e      	mov	r6, r7
 8017ace:	6820      	ldr	r0, [r4, #0]
 8017ad0:	4632      	mov	r2, r6
 8017ad2:	4641      	mov	r1, r8
 8017ad4:	f000 f9c6 	bl	8017e64 <memmove>
 8017ad8:	68a3      	ldr	r3, [r4, #8]
 8017ada:	1b9b      	subs	r3, r3, r6
 8017adc:	60a3      	str	r3, [r4, #8]
 8017ade:	6823      	ldr	r3, [r4, #0]
 8017ae0:	4433      	add	r3, r6
 8017ae2:	6023      	str	r3, [r4, #0]
 8017ae4:	2000      	movs	r0, #0
 8017ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017aea:	462a      	mov	r2, r5
 8017aec:	f000 fd7d 	bl	80185ea <_realloc_r>
 8017af0:	4606      	mov	r6, r0
 8017af2:	2800      	cmp	r0, #0
 8017af4:	d1e0      	bne.n	8017ab8 <__ssputs_r+0x5c>
 8017af6:	6921      	ldr	r1, [r4, #16]
 8017af8:	4650      	mov	r0, sl
 8017afa:	f7fe fb81 	bl	8016200 <_free_r>
 8017afe:	230c      	movs	r3, #12
 8017b00:	f8ca 3000 	str.w	r3, [sl]
 8017b04:	89a3      	ldrh	r3, [r4, #12]
 8017b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017b0a:	81a3      	strh	r3, [r4, #12]
 8017b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8017b10:	e7e9      	b.n	8017ae6 <__ssputs_r+0x8a>
	...

08017b14 <_svfiprintf_r>:
 8017b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b18:	4698      	mov	r8, r3
 8017b1a:	898b      	ldrh	r3, [r1, #12]
 8017b1c:	061b      	lsls	r3, r3, #24
 8017b1e:	b09d      	sub	sp, #116	@ 0x74
 8017b20:	4607      	mov	r7, r0
 8017b22:	460d      	mov	r5, r1
 8017b24:	4614      	mov	r4, r2
 8017b26:	d510      	bpl.n	8017b4a <_svfiprintf_r+0x36>
 8017b28:	690b      	ldr	r3, [r1, #16]
 8017b2a:	b973      	cbnz	r3, 8017b4a <_svfiprintf_r+0x36>
 8017b2c:	2140      	movs	r1, #64	@ 0x40
 8017b2e:	f7fe fbdb 	bl	80162e8 <_malloc_r>
 8017b32:	6028      	str	r0, [r5, #0]
 8017b34:	6128      	str	r0, [r5, #16]
 8017b36:	b930      	cbnz	r0, 8017b46 <_svfiprintf_r+0x32>
 8017b38:	230c      	movs	r3, #12
 8017b3a:	603b      	str	r3, [r7, #0]
 8017b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8017b40:	b01d      	add	sp, #116	@ 0x74
 8017b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b46:	2340      	movs	r3, #64	@ 0x40
 8017b48:	616b      	str	r3, [r5, #20]
 8017b4a:	2300      	movs	r3, #0
 8017b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b4e:	2320      	movs	r3, #32
 8017b50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017b54:	f8cd 800c 	str.w	r8, [sp, #12]
 8017b58:	2330      	movs	r3, #48	@ 0x30
 8017b5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017cf8 <_svfiprintf_r+0x1e4>
 8017b5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017b62:	f04f 0901 	mov.w	r9, #1
 8017b66:	4623      	mov	r3, r4
 8017b68:	469a      	mov	sl, r3
 8017b6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017b6e:	b10a      	cbz	r2, 8017b74 <_svfiprintf_r+0x60>
 8017b70:	2a25      	cmp	r2, #37	@ 0x25
 8017b72:	d1f9      	bne.n	8017b68 <_svfiprintf_r+0x54>
 8017b74:	ebba 0b04 	subs.w	fp, sl, r4
 8017b78:	d00b      	beq.n	8017b92 <_svfiprintf_r+0x7e>
 8017b7a:	465b      	mov	r3, fp
 8017b7c:	4622      	mov	r2, r4
 8017b7e:	4629      	mov	r1, r5
 8017b80:	4638      	mov	r0, r7
 8017b82:	f7ff ff6b 	bl	8017a5c <__ssputs_r>
 8017b86:	3001      	adds	r0, #1
 8017b88:	f000 80a7 	beq.w	8017cda <_svfiprintf_r+0x1c6>
 8017b8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017b8e:	445a      	add	r2, fp
 8017b90:	9209      	str	r2, [sp, #36]	@ 0x24
 8017b92:	f89a 3000 	ldrb.w	r3, [sl]
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	f000 809f 	beq.w	8017cda <_svfiprintf_r+0x1c6>
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8017ba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017ba6:	f10a 0a01 	add.w	sl, sl, #1
 8017baa:	9304      	str	r3, [sp, #16]
 8017bac:	9307      	str	r3, [sp, #28]
 8017bae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017bb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8017bb4:	4654      	mov	r4, sl
 8017bb6:	2205      	movs	r2, #5
 8017bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017bbc:	484e      	ldr	r0, [pc, #312]	@ (8017cf8 <_svfiprintf_r+0x1e4>)
 8017bbe:	f7e8 fb07 	bl	80001d0 <memchr>
 8017bc2:	9a04      	ldr	r2, [sp, #16]
 8017bc4:	b9d8      	cbnz	r0, 8017bfe <_svfiprintf_r+0xea>
 8017bc6:	06d0      	lsls	r0, r2, #27
 8017bc8:	bf44      	itt	mi
 8017bca:	2320      	movmi	r3, #32
 8017bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017bd0:	0711      	lsls	r1, r2, #28
 8017bd2:	bf44      	itt	mi
 8017bd4:	232b      	movmi	r3, #43	@ 0x2b
 8017bd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017bda:	f89a 3000 	ldrb.w	r3, [sl]
 8017bde:	2b2a      	cmp	r3, #42	@ 0x2a
 8017be0:	d015      	beq.n	8017c0e <_svfiprintf_r+0xfa>
 8017be2:	9a07      	ldr	r2, [sp, #28]
 8017be4:	4654      	mov	r4, sl
 8017be6:	2000      	movs	r0, #0
 8017be8:	f04f 0c0a 	mov.w	ip, #10
 8017bec:	4621      	mov	r1, r4
 8017bee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017bf2:	3b30      	subs	r3, #48	@ 0x30
 8017bf4:	2b09      	cmp	r3, #9
 8017bf6:	d94b      	bls.n	8017c90 <_svfiprintf_r+0x17c>
 8017bf8:	b1b0      	cbz	r0, 8017c28 <_svfiprintf_r+0x114>
 8017bfa:	9207      	str	r2, [sp, #28]
 8017bfc:	e014      	b.n	8017c28 <_svfiprintf_r+0x114>
 8017bfe:	eba0 0308 	sub.w	r3, r0, r8
 8017c02:	fa09 f303 	lsl.w	r3, r9, r3
 8017c06:	4313      	orrs	r3, r2
 8017c08:	9304      	str	r3, [sp, #16]
 8017c0a:	46a2      	mov	sl, r4
 8017c0c:	e7d2      	b.n	8017bb4 <_svfiprintf_r+0xa0>
 8017c0e:	9b03      	ldr	r3, [sp, #12]
 8017c10:	1d19      	adds	r1, r3, #4
 8017c12:	681b      	ldr	r3, [r3, #0]
 8017c14:	9103      	str	r1, [sp, #12]
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	bfbb      	ittet	lt
 8017c1a:	425b      	neglt	r3, r3
 8017c1c:	f042 0202 	orrlt.w	r2, r2, #2
 8017c20:	9307      	strge	r3, [sp, #28]
 8017c22:	9307      	strlt	r3, [sp, #28]
 8017c24:	bfb8      	it	lt
 8017c26:	9204      	strlt	r2, [sp, #16]
 8017c28:	7823      	ldrb	r3, [r4, #0]
 8017c2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8017c2c:	d10a      	bne.n	8017c44 <_svfiprintf_r+0x130>
 8017c2e:	7863      	ldrb	r3, [r4, #1]
 8017c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8017c32:	d132      	bne.n	8017c9a <_svfiprintf_r+0x186>
 8017c34:	9b03      	ldr	r3, [sp, #12]
 8017c36:	1d1a      	adds	r2, r3, #4
 8017c38:	681b      	ldr	r3, [r3, #0]
 8017c3a:	9203      	str	r2, [sp, #12]
 8017c3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017c40:	3402      	adds	r4, #2
 8017c42:	9305      	str	r3, [sp, #20]
 8017c44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017d08 <_svfiprintf_r+0x1f4>
 8017c48:	7821      	ldrb	r1, [r4, #0]
 8017c4a:	2203      	movs	r2, #3
 8017c4c:	4650      	mov	r0, sl
 8017c4e:	f7e8 fabf 	bl	80001d0 <memchr>
 8017c52:	b138      	cbz	r0, 8017c64 <_svfiprintf_r+0x150>
 8017c54:	9b04      	ldr	r3, [sp, #16]
 8017c56:	eba0 000a 	sub.w	r0, r0, sl
 8017c5a:	2240      	movs	r2, #64	@ 0x40
 8017c5c:	4082      	lsls	r2, r0
 8017c5e:	4313      	orrs	r3, r2
 8017c60:	3401      	adds	r4, #1
 8017c62:	9304      	str	r3, [sp, #16]
 8017c64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017c68:	4824      	ldr	r0, [pc, #144]	@ (8017cfc <_svfiprintf_r+0x1e8>)
 8017c6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017c6e:	2206      	movs	r2, #6
 8017c70:	f7e8 faae 	bl	80001d0 <memchr>
 8017c74:	2800      	cmp	r0, #0
 8017c76:	d036      	beq.n	8017ce6 <_svfiprintf_r+0x1d2>
 8017c78:	4b21      	ldr	r3, [pc, #132]	@ (8017d00 <_svfiprintf_r+0x1ec>)
 8017c7a:	bb1b      	cbnz	r3, 8017cc4 <_svfiprintf_r+0x1b0>
 8017c7c:	9b03      	ldr	r3, [sp, #12]
 8017c7e:	3307      	adds	r3, #7
 8017c80:	f023 0307 	bic.w	r3, r3, #7
 8017c84:	3308      	adds	r3, #8
 8017c86:	9303      	str	r3, [sp, #12]
 8017c88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c8a:	4433      	add	r3, r6
 8017c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8017c8e:	e76a      	b.n	8017b66 <_svfiprintf_r+0x52>
 8017c90:	fb0c 3202 	mla	r2, ip, r2, r3
 8017c94:	460c      	mov	r4, r1
 8017c96:	2001      	movs	r0, #1
 8017c98:	e7a8      	b.n	8017bec <_svfiprintf_r+0xd8>
 8017c9a:	2300      	movs	r3, #0
 8017c9c:	3401      	adds	r4, #1
 8017c9e:	9305      	str	r3, [sp, #20]
 8017ca0:	4619      	mov	r1, r3
 8017ca2:	f04f 0c0a 	mov.w	ip, #10
 8017ca6:	4620      	mov	r0, r4
 8017ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017cac:	3a30      	subs	r2, #48	@ 0x30
 8017cae:	2a09      	cmp	r2, #9
 8017cb0:	d903      	bls.n	8017cba <_svfiprintf_r+0x1a6>
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d0c6      	beq.n	8017c44 <_svfiprintf_r+0x130>
 8017cb6:	9105      	str	r1, [sp, #20]
 8017cb8:	e7c4      	b.n	8017c44 <_svfiprintf_r+0x130>
 8017cba:	fb0c 2101 	mla	r1, ip, r1, r2
 8017cbe:	4604      	mov	r4, r0
 8017cc0:	2301      	movs	r3, #1
 8017cc2:	e7f0      	b.n	8017ca6 <_svfiprintf_r+0x192>
 8017cc4:	ab03      	add	r3, sp, #12
 8017cc6:	9300      	str	r3, [sp, #0]
 8017cc8:	462a      	mov	r2, r5
 8017cca:	4b0e      	ldr	r3, [pc, #56]	@ (8017d04 <_svfiprintf_r+0x1f0>)
 8017ccc:	a904      	add	r1, sp, #16
 8017cce:	4638      	mov	r0, r7
 8017cd0:	f7fc fc2a 	bl	8014528 <_printf_float>
 8017cd4:	1c42      	adds	r2, r0, #1
 8017cd6:	4606      	mov	r6, r0
 8017cd8:	d1d6      	bne.n	8017c88 <_svfiprintf_r+0x174>
 8017cda:	89ab      	ldrh	r3, [r5, #12]
 8017cdc:	065b      	lsls	r3, r3, #25
 8017cde:	f53f af2d 	bmi.w	8017b3c <_svfiprintf_r+0x28>
 8017ce2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017ce4:	e72c      	b.n	8017b40 <_svfiprintf_r+0x2c>
 8017ce6:	ab03      	add	r3, sp, #12
 8017ce8:	9300      	str	r3, [sp, #0]
 8017cea:	462a      	mov	r2, r5
 8017cec:	4b05      	ldr	r3, [pc, #20]	@ (8017d04 <_svfiprintf_r+0x1f0>)
 8017cee:	a904      	add	r1, sp, #16
 8017cf0:	4638      	mov	r0, r7
 8017cf2:	f7fc feb1 	bl	8014a58 <_printf_i>
 8017cf6:	e7ed      	b.n	8017cd4 <_svfiprintf_r+0x1c0>
 8017cf8:	0801b12d 	.word	0x0801b12d
 8017cfc:	0801b137 	.word	0x0801b137
 8017d00:	08014529 	.word	0x08014529
 8017d04:	08017a5d 	.word	0x08017a5d
 8017d08:	0801b133 	.word	0x0801b133

08017d0c <__sflush_r>:
 8017d0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d14:	0716      	lsls	r6, r2, #28
 8017d16:	4605      	mov	r5, r0
 8017d18:	460c      	mov	r4, r1
 8017d1a:	d454      	bmi.n	8017dc6 <__sflush_r+0xba>
 8017d1c:	684b      	ldr	r3, [r1, #4]
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	dc02      	bgt.n	8017d28 <__sflush_r+0x1c>
 8017d22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	dd48      	ble.n	8017dba <__sflush_r+0xae>
 8017d28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017d2a:	2e00      	cmp	r6, #0
 8017d2c:	d045      	beq.n	8017dba <__sflush_r+0xae>
 8017d2e:	2300      	movs	r3, #0
 8017d30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017d34:	682f      	ldr	r7, [r5, #0]
 8017d36:	6a21      	ldr	r1, [r4, #32]
 8017d38:	602b      	str	r3, [r5, #0]
 8017d3a:	d030      	beq.n	8017d9e <__sflush_r+0x92>
 8017d3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017d3e:	89a3      	ldrh	r3, [r4, #12]
 8017d40:	0759      	lsls	r1, r3, #29
 8017d42:	d505      	bpl.n	8017d50 <__sflush_r+0x44>
 8017d44:	6863      	ldr	r3, [r4, #4]
 8017d46:	1ad2      	subs	r2, r2, r3
 8017d48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017d4a:	b10b      	cbz	r3, 8017d50 <__sflush_r+0x44>
 8017d4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017d4e:	1ad2      	subs	r2, r2, r3
 8017d50:	2300      	movs	r3, #0
 8017d52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017d54:	6a21      	ldr	r1, [r4, #32]
 8017d56:	4628      	mov	r0, r5
 8017d58:	47b0      	blx	r6
 8017d5a:	1c43      	adds	r3, r0, #1
 8017d5c:	89a3      	ldrh	r3, [r4, #12]
 8017d5e:	d106      	bne.n	8017d6e <__sflush_r+0x62>
 8017d60:	6829      	ldr	r1, [r5, #0]
 8017d62:	291d      	cmp	r1, #29
 8017d64:	d82b      	bhi.n	8017dbe <__sflush_r+0xb2>
 8017d66:	4a2a      	ldr	r2, [pc, #168]	@ (8017e10 <__sflush_r+0x104>)
 8017d68:	40ca      	lsrs	r2, r1
 8017d6a:	07d6      	lsls	r6, r2, #31
 8017d6c:	d527      	bpl.n	8017dbe <__sflush_r+0xb2>
 8017d6e:	2200      	movs	r2, #0
 8017d70:	6062      	str	r2, [r4, #4]
 8017d72:	04d9      	lsls	r1, r3, #19
 8017d74:	6922      	ldr	r2, [r4, #16]
 8017d76:	6022      	str	r2, [r4, #0]
 8017d78:	d504      	bpl.n	8017d84 <__sflush_r+0x78>
 8017d7a:	1c42      	adds	r2, r0, #1
 8017d7c:	d101      	bne.n	8017d82 <__sflush_r+0x76>
 8017d7e:	682b      	ldr	r3, [r5, #0]
 8017d80:	b903      	cbnz	r3, 8017d84 <__sflush_r+0x78>
 8017d82:	6560      	str	r0, [r4, #84]	@ 0x54
 8017d84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017d86:	602f      	str	r7, [r5, #0]
 8017d88:	b1b9      	cbz	r1, 8017dba <__sflush_r+0xae>
 8017d8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017d8e:	4299      	cmp	r1, r3
 8017d90:	d002      	beq.n	8017d98 <__sflush_r+0x8c>
 8017d92:	4628      	mov	r0, r5
 8017d94:	f7fe fa34 	bl	8016200 <_free_r>
 8017d98:	2300      	movs	r3, #0
 8017d9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8017d9c:	e00d      	b.n	8017dba <__sflush_r+0xae>
 8017d9e:	2301      	movs	r3, #1
 8017da0:	4628      	mov	r0, r5
 8017da2:	47b0      	blx	r6
 8017da4:	4602      	mov	r2, r0
 8017da6:	1c50      	adds	r0, r2, #1
 8017da8:	d1c9      	bne.n	8017d3e <__sflush_r+0x32>
 8017daa:	682b      	ldr	r3, [r5, #0]
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d0c6      	beq.n	8017d3e <__sflush_r+0x32>
 8017db0:	2b1d      	cmp	r3, #29
 8017db2:	d001      	beq.n	8017db8 <__sflush_r+0xac>
 8017db4:	2b16      	cmp	r3, #22
 8017db6:	d11e      	bne.n	8017df6 <__sflush_r+0xea>
 8017db8:	602f      	str	r7, [r5, #0]
 8017dba:	2000      	movs	r0, #0
 8017dbc:	e022      	b.n	8017e04 <__sflush_r+0xf8>
 8017dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017dc2:	b21b      	sxth	r3, r3
 8017dc4:	e01b      	b.n	8017dfe <__sflush_r+0xf2>
 8017dc6:	690f      	ldr	r7, [r1, #16]
 8017dc8:	2f00      	cmp	r7, #0
 8017dca:	d0f6      	beq.n	8017dba <__sflush_r+0xae>
 8017dcc:	0793      	lsls	r3, r2, #30
 8017dce:	680e      	ldr	r6, [r1, #0]
 8017dd0:	bf08      	it	eq
 8017dd2:	694b      	ldreq	r3, [r1, #20]
 8017dd4:	600f      	str	r7, [r1, #0]
 8017dd6:	bf18      	it	ne
 8017dd8:	2300      	movne	r3, #0
 8017dda:	eba6 0807 	sub.w	r8, r6, r7
 8017dde:	608b      	str	r3, [r1, #8]
 8017de0:	f1b8 0f00 	cmp.w	r8, #0
 8017de4:	dde9      	ble.n	8017dba <__sflush_r+0xae>
 8017de6:	6a21      	ldr	r1, [r4, #32]
 8017de8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017dea:	4643      	mov	r3, r8
 8017dec:	463a      	mov	r2, r7
 8017dee:	4628      	mov	r0, r5
 8017df0:	47b0      	blx	r6
 8017df2:	2800      	cmp	r0, #0
 8017df4:	dc08      	bgt.n	8017e08 <__sflush_r+0xfc>
 8017df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017dfe:	81a3      	strh	r3, [r4, #12]
 8017e00:	f04f 30ff 	mov.w	r0, #4294967295
 8017e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e08:	4407      	add	r7, r0
 8017e0a:	eba8 0800 	sub.w	r8, r8, r0
 8017e0e:	e7e7      	b.n	8017de0 <__sflush_r+0xd4>
 8017e10:	20400001 	.word	0x20400001

08017e14 <_fflush_r>:
 8017e14:	b538      	push	{r3, r4, r5, lr}
 8017e16:	690b      	ldr	r3, [r1, #16]
 8017e18:	4605      	mov	r5, r0
 8017e1a:	460c      	mov	r4, r1
 8017e1c:	b913      	cbnz	r3, 8017e24 <_fflush_r+0x10>
 8017e1e:	2500      	movs	r5, #0
 8017e20:	4628      	mov	r0, r5
 8017e22:	bd38      	pop	{r3, r4, r5, pc}
 8017e24:	b118      	cbz	r0, 8017e2e <_fflush_r+0x1a>
 8017e26:	6a03      	ldr	r3, [r0, #32]
 8017e28:	b90b      	cbnz	r3, 8017e2e <_fflush_r+0x1a>
 8017e2a:	f7fd f9cd 	bl	80151c8 <__sinit>
 8017e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e32:	2b00      	cmp	r3, #0
 8017e34:	d0f3      	beq.n	8017e1e <_fflush_r+0xa>
 8017e36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017e38:	07d0      	lsls	r0, r2, #31
 8017e3a:	d404      	bmi.n	8017e46 <_fflush_r+0x32>
 8017e3c:	0599      	lsls	r1, r3, #22
 8017e3e:	d402      	bmi.n	8017e46 <_fflush_r+0x32>
 8017e40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017e42:	f7fd fb6e 	bl	8015522 <__retarget_lock_acquire_recursive>
 8017e46:	4628      	mov	r0, r5
 8017e48:	4621      	mov	r1, r4
 8017e4a:	f7ff ff5f 	bl	8017d0c <__sflush_r>
 8017e4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017e50:	07da      	lsls	r2, r3, #31
 8017e52:	4605      	mov	r5, r0
 8017e54:	d4e4      	bmi.n	8017e20 <_fflush_r+0xc>
 8017e56:	89a3      	ldrh	r3, [r4, #12]
 8017e58:	059b      	lsls	r3, r3, #22
 8017e5a:	d4e1      	bmi.n	8017e20 <_fflush_r+0xc>
 8017e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017e5e:	f7fd fb61 	bl	8015524 <__retarget_lock_release_recursive>
 8017e62:	e7dd      	b.n	8017e20 <_fflush_r+0xc>

08017e64 <memmove>:
 8017e64:	4288      	cmp	r0, r1
 8017e66:	b510      	push	{r4, lr}
 8017e68:	eb01 0402 	add.w	r4, r1, r2
 8017e6c:	d902      	bls.n	8017e74 <memmove+0x10>
 8017e6e:	4284      	cmp	r4, r0
 8017e70:	4623      	mov	r3, r4
 8017e72:	d807      	bhi.n	8017e84 <memmove+0x20>
 8017e74:	1e43      	subs	r3, r0, #1
 8017e76:	42a1      	cmp	r1, r4
 8017e78:	d008      	beq.n	8017e8c <memmove+0x28>
 8017e7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017e7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017e82:	e7f8      	b.n	8017e76 <memmove+0x12>
 8017e84:	4402      	add	r2, r0
 8017e86:	4601      	mov	r1, r0
 8017e88:	428a      	cmp	r2, r1
 8017e8a:	d100      	bne.n	8017e8e <memmove+0x2a>
 8017e8c:	bd10      	pop	{r4, pc}
 8017e8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017e92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017e96:	e7f7      	b.n	8017e88 <memmove+0x24>

08017e98 <strncmp>:
 8017e98:	b510      	push	{r4, lr}
 8017e9a:	b16a      	cbz	r2, 8017eb8 <strncmp+0x20>
 8017e9c:	3901      	subs	r1, #1
 8017e9e:	1884      	adds	r4, r0, r2
 8017ea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017ea4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017ea8:	429a      	cmp	r2, r3
 8017eaa:	d103      	bne.n	8017eb4 <strncmp+0x1c>
 8017eac:	42a0      	cmp	r0, r4
 8017eae:	d001      	beq.n	8017eb4 <strncmp+0x1c>
 8017eb0:	2a00      	cmp	r2, #0
 8017eb2:	d1f5      	bne.n	8017ea0 <strncmp+0x8>
 8017eb4:	1ad0      	subs	r0, r2, r3
 8017eb6:	bd10      	pop	{r4, pc}
 8017eb8:	4610      	mov	r0, r2
 8017eba:	e7fc      	b.n	8017eb6 <strncmp+0x1e>

08017ebc <_sbrk_r>:
 8017ebc:	b538      	push	{r3, r4, r5, lr}
 8017ebe:	4d06      	ldr	r5, [pc, #24]	@ (8017ed8 <_sbrk_r+0x1c>)
 8017ec0:	2300      	movs	r3, #0
 8017ec2:	4604      	mov	r4, r0
 8017ec4:	4608      	mov	r0, r1
 8017ec6:	602b      	str	r3, [r5, #0]
 8017ec8:	f7ec f9a4 	bl	8004214 <_sbrk>
 8017ecc:	1c43      	adds	r3, r0, #1
 8017ece:	d102      	bne.n	8017ed6 <_sbrk_r+0x1a>
 8017ed0:	682b      	ldr	r3, [r5, #0]
 8017ed2:	b103      	cbz	r3, 8017ed6 <_sbrk_r+0x1a>
 8017ed4:	6023      	str	r3, [r4, #0]
 8017ed6:	bd38      	pop	{r3, r4, r5, pc}
 8017ed8:	20006b94 	.word	0x20006b94
 8017edc:	00000000 	.word	0x00000000

08017ee0 <nan>:
 8017ee0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017ee8 <nan+0x8>
 8017ee4:	4770      	bx	lr
 8017ee6:	bf00      	nop
 8017ee8:	00000000 	.word	0x00000000
 8017eec:	7ff80000 	.word	0x7ff80000

08017ef0 <__assert_func>:
 8017ef0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017ef2:	4614      	mov	r4, r2
 8017ef4:	461a      	mov	r2, r3
 8017ef6:	4b09      	ldr	r3, [pc, #36]	@ (8017f1c <__assert_func+0x2c>)
 8017ef8:	681b      	ldr	r3, [r3, #0]
 8017efa:	4605      	mov	r5, r0
 8017efc:	68d8      	ldr	r0, [r3, #12]
 8017efe:	b14c      	cbz	r4, 8017f14 <__assert_func+0x24>
 8017f00:	4b07      	ldr	r3, [pc, #28]	@ (8017f20 <__assert_func+0x30>)
 8017f02:	9100      	str	r1, [sp, #0]
 8017f04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017f08:	4906      	ldr	r1, [pc, #24]	@ (8017f24 <__assert_func+0x34>)
 8017f0a:	462b      	mov	r3, r5
 8017f0c:	f000 fba8 	bl	8018660 <fiprintf>
 8017f10:	f000 fbb8 	bl	8018684 <abort>
 8017f14:	4b04      	ldr	r3, [pc, #16]	@ (8017f28 <__assert_func+0x38>)
 8017f16:	461c      	mov	r4, r3
 8017f18:	e7f3      	b.n	8017f02 <__assert_func+0x12>
 8017f1a:	bf00      	nop
 8017f1c:	20000150 	.word	0x20000150
 8017f20:	0801b146 	.word	0x0801b146
 8017f24:	0801b153 	.word	0x0801b153
 8017f28:	0801b181 	.word	0x0801b181

08017f2c <_calloc_r>:
 8017f2c:	b570      	push	{r4, r5, r6, lr}
 8017f2e:	fba1 5402 	umull	r5, r4, r1, r2
 8017f32:	b934      	cbnz	r4, 8017f42 <_calloc_r+0x16>
 8017f34:	4629      	mov	r1, r5
 8017f36:	f7fe f9d7 	bl	80162e8 <_malloc_r>
 8017f3a:	4606      	mov	r6, r0
 8017f3c:	b928      	cbnz	r0, 8017f4a <_calloc_r+0x1e>
 8017f3e:	4630      	mov	r0, r6
 8017f40:	bd70      	pop	{r4, r5, r6, pc}
 8017f42:	220c      	movs	r2, #12
 8017f44:	6002      	str	r2, [r0, #0]
 8017f46:	2600      	movs	r6, #0
 8017f48:	e7f9      	b.n	8017f3e <_calloc_r+0x12>
 8017f4a:	462a      	mov	r2, r5
 8017f4c:	4621      	mov	r1, r4
 8017f4e:	f7fd fa0c 	bl	801536a <memset>
 8017f52:	e7f4      	b.n	8017f3e <_calloc_r+0x12>

08017f54 <rshift>:
 8017f54:	6903      	ldr	r3, [r0, #16]
 8017f56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8017f5a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017f5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8017f62:	f100 0414 	add.w	r4, r0, #20
 8017f66:	dd45      	ble.n	8017ff4 <rshift+0xa0>
 8017f68:	f011 011f 	ands.w	r1, r1, #31
 8017f6c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8017f70:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8017f74:	d10c      	bne.n	8017f90 <rshift+0x3c>
 8017f76:	f100 0710 	add.w	r7, r0, #16
 8017f7a:	4629      	mov	r1, r5
 8017f7c:	42b1      	cmp	r1, r6
 8017f7e:	d334      	bcc.n	8017fea <rshift+0x96>
 8017f80:	1a9b      	subs	r3, r3, r2
 8017f82:	009b      	lsls	r3, r3, #2
 8017f84:	1eea      	subs	r2, r5, #3
 8017f86:	4296      	cmp	r6, r2
 8017f88:	bf38      	it	cc
 8017f8a:	2300      	movcc	r3, #0
 8017f8c:	4423      	add	r3, r4
 8017f8e:	e015      	b.n	8017fbc <rshift+0x68>
 8017f90:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8017f94:	f1c1 0820 	rsb	r8, r1, #32
 8017f98:	40cf      	lsrs	r7, r1
 8017f9a:	f105 0e04 	add.w	lr, r5, #4
 8017f9e:	46a1      	mov	r9, r4
 8017fa0:	4576      	cmp	r6, lr
 8017fa2:	46f4      	mov	ip, lr
 8017fa4:	d815      	bhi.n	8017fd2 <rshift+0x7e>
 8017fa6:	1a9a      	subs	r2, r3, r2
 8017fa8:	0092      	lsls	r2, r2, #2
 8017faa:	3a04      	subs	r2, #4
 8017fac:	3501      	adds	r5, #1
 8017fae:	42ae      	cmp	r6, r5
 8017fb0:	bf38      	it	cc
 8017fb2:	2200      	movcc	r2, #0
 8017fb4:	18a3      	adds	r3, r4, r2
 8017fb6:	50a7      	str	r7, [r4, r2]
 8017fb8:	b107      	cbz	r7, 8017fbc <rshift+0x68>
 8017fba:	3304      	adds	r3, #4
 8017fbc:	1b1a      	subs	r2, r3, r4
 8017fbe:	42a3      	cmp	r3, r4
 8017fc0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017fc4:	bf08      	it	eq
 8017fc6:	2300      	moveq	r3, #0
 8017fc8:	6102      	str	r2, [r0, #16]
 8017fca:	bf08      	it	eq
 8017fcc:	6143      	streq	r3, [r0, #20]
 8017fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fd2:	f8dc c000 	ldr.w	ip, [ip]
 8017fd6:	fa0c fc08 	lsl.w	ip, ip, r8
 8017fda:	ea4c 0707 	orr.w	r7, ip, r7
 8017fde:	f849 7b04 	str.w	r7, [r9], #4
 8017fe2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8017fe6:	40cf      	lsrs	r7, r1
 8017fe8:	e7da      	b.n	8017fa0 <rshift+0x4c>
 8017fea:	f851 cb04 	ldr.w	ip, [r1], #4
 8017fee:	f847 cf04 	str.w	ip, [r7, #4]!
 8017ff2:	e7c3      	b.n	8017f7c <rshift+0x28>
 8017ff4:	4623      	mov	r3, r4
 8017ff6:	e7e1      	b.n	8017fbc <rshift+0x68>

08017ff8 <__hexdig_fun>:
 8017ff8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8017ffc:	2b09      	cmp	r3, #9
 8017ffe:	d802      	bhi.n	8018006 <__hexdig_fun+0xe>
 8018000:	3820      	subs	r0, #32
 8018002:	b2c0      	uxtb	r0, r0
 8018004:	4770      	bx	lr
 8018006:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801800a:	2b05      	cmp	r3, #5
 801800c:	d801      	bhi.n	8018012 <__hexdig_fun+0x1a>
 801800e:	3847      	subs	r0, #71	@ 0x47
 8018010:	e7f7      	b.n	8018002 <__hexdig_fun+0xa>
 8018012:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8018016:	2b05      	cmp	r3, #5
 8018018:	d801      	bhi.n	801801e <__hexdig_fun+0x26>
 801801a:	3827      	subs	r0, #39	@ 0x27
 801801c:	e7f1      	b.n	8018002 <__hexdig_fun+0xa>
 801801e:	2000      	movs	r0, #0
 8018020:	4770      	bx	lr
	...

08018024 <__gethex>:
 8018024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018028:	b085      	sub	sp, #20
 801802a:	468a      	mov	sl, r1
 801802c:	9302      	str	r3, [sp, #8]
 801802e:	680b      	ldr	r3, [r1, #0]
 8018030:	9001      	str	r0, [sp, #4]
 8018032:	4690      	mov	r8, r2
 8018034:	1c9c      	adds	r4, r3, #2
 8018036:	46a1      	mov	r9, r4
 8018038:	f814 0b01 	ldrb.w	r0, [r4], #1
 801803c:	2830      	cmp	r0, #48	@ 0x30
 801803e:	d0fa      	beq.n	8018036 <__gethex+0x12>
 8018040:	eba9 0303 	sub.w	r3, r9, r3
 8018044:	f1a3 0b02 	sub.w	fp, r3, #2
 8018048:	f7ff ffd6 	bl	8017ff8 <__hexdig_fun>
 801804c:	4605      	mov	r5, r0
 801804e:	2800      	cmp	r0, #0
 8018050:	d168      	bne.n	8018124 <__gethex+0x100>
 8018052:	49a0      	ldr	r1, [pc, #640]	@ (80182d4 <__gethex+0x2b0>)
 8018054:	2201      	movs	r2, #1
 8018056:	4648      	mov	r0, r9
 8018058:	f7ff ff1e 	bl	8017e98 <strncmp>
 801805c:	4607      	mov	r7, r0
 801805e:	2800      	cmp	r0, #0
 8018060:	d167      	bne.n	8018132 <__gethex+0x10e>
 8018062:	f899 0001 	ldrb.w	r0, [r9, #1]
 8018066:	4626      	mov	r6, r4
 8018068:	f7ff ffc6 	bl	8017ff8 <__hexdig_fun>
 801806c:	2800      	cmp	r0, #0
 801806e:	d062      	beq.n	8018136 <__gethex+0x112>
 8018070:	4623      	mov	r3, r4
 8018072:	7818      	ldrb	r0, [r3, #0]
 8018074:	2830      	cmp	r0, #48	@ 0x30
 8018076:	4699      	mov	r9, r3
 8018078:	f103 0301 	add.w	r3, r3, #1
 801807c:	d0f9      	beq.n	8018072 <__gethex+0x4e>
 801807e:	f7ff ffbb 	bl	8017ff8 <__hexdig_fun>
 8018082:	fab0 f580 	clz	r5, r0
 8018086:	096d      	lsrs	r5, r5, #5
 8018088:	f04f 0b01 	mov.w	fp, #1
 801808c:	464a      	mov	r2, r9
 801808e:	4616      	mov	r6, r2
 8018090:	3201      	adds	r2, #1
 8018092:	7830      	ldrb	r0, [r6, #0]
 8018094:	f7ff ffb0 	bl	8017ff8 <__hexdig_fun>
 8018098:	2800      	cmp	r0, #0
 801809a:	d1f8      	bne.n	801808e <__gethex+0x6a>
 801809c:	498d      	ldr	r1, [pc, #564]	@ (80182d4 <__gethex+0x2b0>)
 801809e:	2201      	movs	r2, #1
 80180a0:	4630      	mov	r0, r6
 80180a2:	f7ff fef9 	bl	8017e98 <strncmp>
 80180a6:	2800      	cmp	r0, #0
 80180a8:	d13f      	bne.n	801812a <__gethex+0x106>
 80180aa:	b944      	cbnz	r4, 80180be <__gethex+0x9a>
 80180ac:	1c74      	adds	r4, r6, #1
 80180ae:	4622      	mov	r2, r4
 80180b0:	4616      	mov	r6, r2
 80180b2:	3201      	adds	r2, #1
 80180b4:	7830      	ldrb	r0, [r6, #0]
 80180b6:	f7ff ff9f 	bl	8017ff8 <__hexdig_fun>
 80180ba:	2800      	cmp	r0, #0
 80180bc:	d1f8      	bne.n	80180b0 <__gethex+0x8c>
 80180be:	1ba4      	subs	r4, r4, r6
 80180c0:	00a7      	lsls	r7, r4, #2
 80180c2:	7833      	ldrb	r3, [r6, #0]
 80180c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80180c8:	2b50      	cmp	r3, #80	@ 0x50
 80180ca:	d13e      	bne.n	801814a <__gethex+0x126>
 80180cc:	7873      	ldrb	r3, [r6, #1]
 80180ce:	2b2b      	cmp	r3, #43	@ 0x2b
 80180d0:	d033      	beq.n	801813a <__gethex+0x116>
 80180d2:	2b2d      	cmp	r3, #45	@ 0x2d
 80180d4:	d034      	beq.n	8018140 <__gethex+0x11c>
 80180d6:	1c71      	adds	r1, r6, #1
 80180d8:	2400      	movs	r4, #0
 80180da:	7808      	ldrb	r0, [r1, #0]
 80180dc:	f7ff ff8c 	bl	8017ff8 <__hexdig_fun>
 80180e0:	1e43      	subs	r3, r0, #1
 80180e2:	b2db      	uxtb	r3, r3
 80180e4:	2b18      	cmp	r3, #24
 80180e6:	d830      	bhi.n	801814a <__gethex+0x126>
 80180e8:	f1a0 0210 	sub.w	r2, r0, #16
 80180ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80180f0:	f7ff ff82 	bl	8017ff8 <__hexdig_fun>
 80180f4:	f100 3cff 	add.w	ip, r0, #4294967295
 80180f8:	fa5f fc8c 	uxtb.w	ip, ip
 80180fc:	f1bc 0f18 	cmp.w	ip, #24
 8018100:	f04f 030a 	mov.w	r3, #10
 8018104:	d91e      	bls.n	8018144 <__gethex+0x120>
 8018106:	b104      	cbz	r4, 801810a <__gethex+0xe6>
 8018108:	4252      	negs	r2, r2
 801810a:	4417      	add	r7, r2
 801810c:	f8ca 1000 	str.w	r1, [sl]
 8018110:	b1ed      	cbz	r5, 801814e <__gethex+0x12a>
 8018112:	f1bb 0f00 	cmp.w	fp, #0
 8018116:	bf0c      	ite	eq
 8018118:	2506      	moveq	r5, #6
 801811a:	2500      	movne	r5, #0
 801811c:	4628      	mov	r0, r5
 801811e:	b005      	add	sp, #20
 8018120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018124:	2500      	movs	r5, #0
 8018126:	462c      	mov	r4, r5
 8018128:	e7b0      	b.n	801808c <__gethex+0x68>
 801812a:	2c00      	cmp	r4, #0
 801812c:	d1c7      	bne.n	80180be <__gethex+0x9a>
 801812e:	4627      	mov	r7, r4
 8018130:	e7c7      	b.n	80180c2 <__gethex+0x9e>
 8018132:	464e      	mov	r6, r9
 8018134:	462f      	mov	r7, r5
 8018136:	2501      	movs	r5, #1
 8018138:	e7c3      	b.n	80180c2 <__gethex+0x9e>
 801813a:	2400      	movs	r4, #0
 801813c:	1cb1      	adds	r1, r6, #2
 801813e:	e7cc      	b.n	80180da <__gethex+0xb6>
 8018140:	2401      	movs	r4, #1
 8018142:	e7fb      	b.n	801813c <__gethex+0x118>
 8018144:	fb03 0002 	mla	r0, r3, r2, r0
 8018148:	e7ce      	b.n	80180e8 <__gethex+0xc4>
 801814a:	4631      	mov	r1, r6
 801814c:	e7de      	b.n	801810c <__gethex+0xe8>
 801814e:	eba6 0309 	sub.w	r3, r6, r9
 8018152:	3b01      	subs	r3, #1
 8018154:	4629      	mov	r1, r5
 8018156:	2b07      	cmp	r3, #7
 8018158:	dc0a      	bgt.n	8018170 <__gethex+0x14c>
 801815a:	9801      	ldr	r0, [sp, #4]
 801815c:	f7fe f950 	bl	8016400 <_Balloc>
 8018160:	4604      	mov	r4, r0
 8018162:	b940      	cbnz	r0, 8018176 <__gethex+0x152>
 8018164:	4b5c      	ldr	r3, [pc, #368]	@ (80182d8 <__gethex+0x2b4>)
 8018166:	4602      	mov	r2, r0
 8018168:	21e4      	movs	r1, #228	@ 0xe4
 801816a:	485c      	ldr	r0, [pc, #368]	@ (80182dc <__gethex+0x2b8>)
 801816c:	f7ff fec0 	bl	8017ef0 <__assert_func>
 8018170:	3101      	adds	r1, #1
 8018172:	105b      	asrs	r3, r3, #1
 8018174:	e7ef      	b.n	8018156 <__gethex+0x132>
 8018176:	f100 0a14 	add.w	sl, r0, #20
 801817a:	2300      	movs	r3, #0
 801817c:	4655      	mov	r5, sl
 801817e:	469b      	mov	fp, r3
 8018180:	45b1      	cmp	r9, r6
 8018182:	d337      	bcc.n	80181f4 <__gethex+0x1d0>
 8018184:	f845 bb04 	str.w	fp, [r5], #4
 8018188:	eba5 050a 	sub.w	r5, r5, sl
 801818c:	10ad      	asrs	r5, r5, #2
 801818e:	6125      	str	r5, [r4, #16]
 8018190:	4658      	mov	r0, fp
 8018192:	f7fe fa27 	bl	80165e4 <__hi0bits>
 8018196:	016d      	lsls	r5, r5, #5
 8018198:	f8d8 6000 	ldr.w	r6, [r8]
 801819c:	1a2d      	subs	r5, r5, r0
 801819e:	42b5      	cmp	r5, r6
 80181a0:	dd54      	ble.n	801824c <__gethex+0x228>
 80181a2:	1bad      	subs	r5, r5, r6
 80181a4:	4629      	mov	r1, r5
 80181a6:	4620      	mov	r0, r4
 80181a8:	f7fe fdb3 	bl	8016d12 <__any_on>
 80181ac:	4681      	mov	r9, r0
 80181ae:	b178      	cbz	r0, 80181d0 <__gethex+0x1ac>
 80181b0:	1e6b      	subs	r3, r5, #1
 80181b2:	1159      	asrs	r1, r3, #5
 80181b4:	f003 021f 	and.w	r2, r3, #31
 80181b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80181bc:	f04f 0901 	mov.w	r9, #1
 80181c0:	fa09 f202 	lsl.w	r2, r9, r2
 80181c4:	420a      	tst	r2, r1
 80181c6:	d003      	beq.n	80181d0 <__gethex+0x1ac>
 80181c8:	454b      	cmp	r3, r9
 80181ca:	dc36      	bgt.n	801823a <__gethex+0x216>
 80181cc:	f04f 0902 	mov.w	r9, #2
 80181d0:	4629      	mov	r1, r5
 80181d2:	4620      	mov	r0, r4
 80181d4:	f7ff febe 	bl	8017f54 <rshift>
 80181d8:	442f      	add	r7, r5
 80181da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80181de:	42bb      	cmp	r3, r7
 80181e0:	da42      	bge.n	8018268 <__gethex+0x244>
 80181e2:	9801      	ldr	r0, [sp, #4]
 80181e4:	4621      	mov	r1, r4
 80181e6:	f7fe f94b 	bl	8016480 <_Bfree>
 80181ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80181ec:	2300      	movs	r3, #0
 80181ee:	6013      	str	r3, [r2, #0]
 80181f0:	25a3      	movs	r5, #163	@ 0xa3
 80181f2:	e793      	b.n	801811c <__gethex+0xf8>
 80181f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80181f8:	2a2e      	cmp	r2, #46	@ 0x2e
 80181fa:	d012      	beq.n	8018222 <__gethex+0x1fe>
 80181fc:	2b20      	cmp	r3, #32
 80181fe:	d104      	bne.n	801820a <__gethex+0x1e6>
 8018200:	f845 bb04 	str.w	fp, [r5], #4
 8018204:	f04f 0b00 	mov.w	fp, #0
 8018208:	465b      	mov	r3, fp
 801820a:	7830      	ldrb	r0, [r6, #0]
 801820c:	9303      	str	r3, [sp, #12]
 801820e:	f7ff fef3 	bl	8017ff8 <__hexdig_fun>
 8018212:	9b03      	ldr	r3, [sp, #12]
 8018214:	f000 000f 	and.w	r0, r0, #15
 8018218:	4098      	lsls	r0, r3
 801821a:	ea4b 0b00 	orr.w	fp, fp, r0
 801821e:	3304      	adds	r3, #4
 8018220:	e7ae      	b.n	8018180 <__gethex+0x15c>
 8018222:	45b1      	cmp	r9, r6
 8018224:	d8ea      	bhi.n	80181fc <__gethex+0x1d8>
 8018226:	492b      	ldr	r1, [pc, #172]	@ (80182d4 <__gethex+0x2b0>)
 8018228:	9303      	str	r3, [sp, #12]
 801822a:	2201      	movs	r2, #1
 801822c:	4630      	mov	r0, r6
 801822e:	f7ff fe33 	bl	8017e98 <strncmp>
 8018232:	9b03      	ldr	r3, [sp, #12]
 8018234:	2800      	cmp	r0, #0
 8018236:	d1e1      	bne.n	80181fc <__gethex+0x1d8>
 8018238:	e7a2      	b.n	8018180 <__gethex+0x15c>
 801823a:	1ea9      	subs	r1, r5, #2
 801823c:	4620      	mov	r0, r4
 801823e:	f7fe fd68 	bl	8016d12 <__any_on>
 8018242:	2800      	cmp	r0, #0
 8018244:	d0c2      	beq.n	80181cc <__gethex+0x1a8>
 8018246:	f04f 0903 	mov.w	r9, #3
 801824a:	e7c1      	b.n	80181d0 <__gethex+0x1ac>
 801824c:	da09      	bge.n	8018262 <__gethex+0x23e>
 801824e:	1b75      	subs	r5, r6, r5
 8018250:	4621      	mov	r1, r4
 8018252:	9801      	ldr	r0, [sp, #4]
 8018254:	462a      	mov	r2, r5
 8018256:	f7fe fb23 	bl	80168a0 <__lshift>
 801825a:	1b7f      	subs	r7, r7, r5
 801825c:	4604      	mov	r4, r0
 801825e:	f100 0a14 	add.w	sl, r0, #20
 8018262:	f04f 0900 	mov.w	r9, #0
 8018266:	e7b8      	b.n	80181da <__gethex+0x1b6>
 8018268:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801826c:	42bd      	cmp	r5, r7
 801826e:	dd6f      	ble.n	8018350 <__gethex+0x32c>
 8018270:	1bed      	subs	r5, r5, r7
 8018272:	42ae      	cmp	r6, r5
 8018274:	dc34      	bgt.n	80182e0 <__gethex+0x2bc>
 8018276:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801827a:	2b02      	cmp	r3, #2
 801827c:	d022      	beq.n	80182c4 <__gethex+0x2a0>
 801827e:	2b03      	cmp	r3, #3
 8018280:	d024      	beq.n	80182cc <__gethex+0x2a8>
 8018282:	2b01      	cmp	r3, #1
 8018284:	d115      	bne.n	80182b2 <__gethex+0x28e>
 8018286:	42ae      	cmp	r6, r5
 8018288:	d113      	bne.n	80182b2 <__gethex+0x28e>
 801828a:	2e01      	cmp	r6, #1
 801828c:	d10b      	bne.n	80182a6 <__gethex+0x282>
 801828e:	9a02      	ldr	r2, [sp, #8]
 8018290:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018294:	6013      	str	r3, [r2, #0]
 8018296:	2301      	movs	r3, #1
 8018298:	6123      	str	r3, [r4, #16]
 801829a:	f8ca 3000 	str.w	r3, [sl]
 801829e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80182a0:	2562      	movs	r5, #98	@ 0x62
 80182a2:	601c      	str	r4, [r3, #0]
 80182a4:	e73a      	b.n	801811c <__gethex+0xf8>
 80182a6:	1e71      	subs	r1, r6, #1
 80182a8:	4620      	mov	r0, r4
 80182aa:	f7fe fd32 	bl	8016d12 <__any_on>
 80182ae:	2800      	cmp	r0, #0
 80182b0:	d1ed      	bne.n	801828e <__gethex+0x26a>
 80182b2:	9801      	ldr	r0, [sp, #4]
 80182b4:	4621      	mov	r1, r4
 80182b6:	f7fe f8e3 	bl	8016480 <_Bfree>
 80182ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80182bc:	2300      	movs	r3, #0
 80182be:	6013      	str	r3, [r2, #0]
 80182c0:	2550      	movs	r5, #80	@ 0x50
 80182c2:	e72b      	b.n	801811c <__gethex+0xf8>
 80182c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80182c6:	2b00      	cmp	r3, #0
 80182c8:	d1f3      	bne.n	80182b2 <__gethex+0x28e>
 80182ca:	e7e0      	b.n	801828e <__gethex+0x26a>
 80182cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80182ce:	2b00      	cmp	r3, #0
 80182d0:	d1dd      	bne.n	801828e <__gethex+0x26a>
 80182d2:	e7ee      	b.n	80182b2 <__gethex+0x28e>
 80182d4:	0801b12b 	.word	0x0801b12b
 80182d8:	0801b0c1 	.word	0x0801b0c1
 80182dc:	0801b182 	.word	0x0801b182
 80182e0:	1e6f      	subs	r7, r5, #1
 80182e2:	f1b9 0f00 	cmp.w	r9, #0
 80182e6:	d130      	bne.n	801834a <__gethex+0x326>
 80182e8:	b127      	cbz	r7, 80182f4 <__gethex+0x2d0>
 80182ea:	4639      	mov	r1, r7
 80182ec:	4620      	mov	r0, r4
 80182ee:	f7fe fd10 	bl	8016d12 <__any_on>
 80182f2:	4681      	mov	r9, r0
 80182f4:	117a      	asrs	r2, r7, #5
 80182f6:	2301      	movs	r3, #1
 80182f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80182fc:	f007 071f 	and.w	r7, r7, #31
 8018300:	40bb      	lsls	r3, r7
 8018302:	4213      	tst	r3, r2
 8018304:	4629      	mov	r1, r5
 8018306:	4620      	mov	r0, r4
 8018308:	bf18      	it	ne
 801830a:	f049 0902 	orrne.w	r9, r9, #2
 801830e:	f7ff fe21 	bl	8017f54 <rshift>
 8018312:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8018316:	1b76      	subs	r6, r6, r5
 8018318:	2502      	movs	r5, #2
 801831a:	f1b9 0f00 	cmp.w	r9, #0
 801831e:	d047      	beq.n	80183b0 <__gethex+0x38c>
 8018320:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018324:	2b02      	cmp	r3, #2
 8018326:	d015      	beq.n	8018354 <__gethex+0x330>
 8018328:	2b03      	cmp	r3, #3
 801832a:	d017      	beq.n	801835c <__gethex+0x338>
 801832c:	2b01      	cmp	r3, #1
 801832e:	d109      	bne.n	8018344 <__gethex+0x320>
 8018330:	f019 0f02 	tst.w	r9, #2
 8018334:	d006      	beq.n	8018344 <__gethex+0x320>
 8018336:	f8da 3000 	ldr.w	r3, [sl]
 801833a:	ea49 0903 	orr.w	r9, r9, r3
 801833e:	f019 0f01 	tst.w	r9, #1
 8018342:	d10e      	bne.n	8018362 <__gethex+0x33e>
 8018344:	f045 0510 	orr.w	r5, r5, #16
 8018348:	e032      	b.n	80183b0 <__gethex+0x38c>
 801834a:	f04f 0901 	mov.w	r9, #1
 801834e:	e7d1      	b.n	80182f4 <__gethex+0x2d0>
 8018350:	2501      	movs	r5, #1
 8018352:	e7e2      	b.n	801831a <__gethex+0x2f6>
 8018354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018356:	f1c3 0301 	rsb	r3, r3, #1
 801835a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801835c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801835e:	2b00      	cmp	r3, #0
 8018360:	d0f0      	beq.n	8018344 <__gethex+0x320>
 8018362:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018366:	f104 0314 	add.w	r3, r4, #20
 801836a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801836e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018372:	f04f 0c00 	mov.w	ip, #0
 8018376:	4618      	mov	r0, r3
 8018378:	f853 2b04 	ldr.w	r2, [r3], #4
 801837c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018380:	d01b      	beq.n	80183ba <__gethex+0x396>
 8018382:	3201      	adds	r2, #1
 8018384:	6002      	str	r2, [r0, #0]
 8018386:	2d02      	cmp	r5, #2
 8018388:	f104 0314 	add.w	r3, r4, #20
 801838c:	d13c      	bne.n	8018408 <__gethex+0x3e4>
 801838e:	f8d8 2000 	ldr.w	r2, [r8]
 8018392:	3a01      	subs	r2, #1
 8018394:	42b2      	cmp	r2, r6
 8018396:	d109      	bne.n	80183ac <__gethex+0x388>
 8018398:	1171      	asrs	r1, r6, #5
 801839a:	2201      	movs	r2, #1
 801839c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80183a0:	f006 061f 	and.w	r6, r6, #31
 80183a4:	fa02 f606 	lsl.w	r6, r2, r6
 80183a8:	421e      	tst	r6, r3
 80183aa:	d13a      	bne.n	8018422 <__gethex+0x3fe>
 80183ac:	f045 0520 	orr.w	r5, r5, #32
 80183b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80183b2:	601c      	str	r4, [r3, #0]
 80183b4:	9b02      	ldr	r3, [sp, #8]
 80183b6:	601f      	str	r7, [r3, #0]
 80183b8:	e6b0      	b.n	801811c <__gethex+0xf8>
 80183ba:	4299      	cmp	r1, r3
 80183bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80183c0:	d8d9      	bhi.n	8018376 <__gethex+0x352>
 80183c2:	68a3      	ldr	r3, [r4, #8]
 80183c4:	459b      	cmp	fp, r3
 80183c6:	db17      	blt.n	80183f8 <__gethex+0x3d4>
 80183c8:	6861      	ldr	r1, [r4, #4]
 80183ca:	9801      	ldr	r0, [sp, #4]
 80183cc:	3101      	adds	r1, #1
 80183ce:	f7fe f817 	bl	8016400 <_Balloc>
 80183d2:	4681      	mov	r9, r0
 80183d4:	b918      	cbnz	r0, 80183de <__gethex+0x3ba>
 80183d6:	4b1a      	ldr	r3, [pc, #104]	@ (8018440 <__gethex+0x41c>)
 80183d8:	4602      	mov	r2, r0
 80183da:	2184      	movs	r1, #132	@ 0x84
 80183dc:	e6c5      	b.n	801816a <__gethex+0x146>
 80183de:	6922      	ldr	r2, [r4, #16]
 80183e0:	3202      	adds	r2, #2
 80183e2:	f104 010c 	add.w	r1, r4, #12
 80183e6:	0092      	lsls	r2, r2, #2
 80183e8:	300c      	adds	r0, #12
 80183ea:	f7fd f89c 	bl	8015526 <memcpy>
 80183ee:	4621      	mov	r1, r4
 80183f0:	9801      	ldr	r0, [sp, #4]
 80183f2:	f7fe f845 	bl	8016480 <_Bfree>
 80183f6:	464c      	mov	r4, r9
 80183f8:	6923      	ldr	r3, [r4, #16]
 80183fa:	1c5a      	adds	r2, r3, #1
 80183fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018400:	6122      	str	r2, [r4, #16]
 8018402:	2201      	movs	r2, #1
 8018404:	615a      	str	r2, [r3, #20]
 8018406:	e7be      	b.n	8018386 <__gethex+0x362>
 8018408:	6922      	ldr	r2, [r4, #16]
 801840a:	455a      	cmp	r2, fp
 801840c:	dd0b      	ble.n	8018426 <__gethex+0x402>
 801840e:	2101      	movs	r1, #1
 8018410:	4620      	mov	r0, r4
 8018412:	f7ff fd9f 	bl	8017f54 <rshift>
 8018416:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801841a:	3701      	adds	r7, #1
 801841c:	42bb      	cmp	r3, r7
 801841e:	f6ff aee0 	blt.w	80181e2 <__gethex+0x1be>
 8018422:	2501      	movs	r5, #1
 8018424:	e7c2      	b.n	80183ac <__gethex+0x388>
 8018426:	f016 061f 	ands.w	r6, r6, #31
 801842a:	d0fa      	beq.n	8018422 <__gethex+0x3fe>
 801842c:	4453      	add	r3, sl
 801842e:	f1c6 0620 	rsb	r6, r6, #32
 8018432:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8018436:	f7fe f8d5 	bl	80165e4 <__hi0bits>
 801843a:	42b0      	cmp	r0, r6
 801843c:	dbe7      	blt.n	801840e <__gethex+0x3ea>
 801843e:	e7f0      	b.n	8018422 <__gethex+0x3fe>
 8018440:	0801b0c1 	.word	0x0801b0c1

08018444 <L_shift>:
 8018444:	f1c2 0208 	rsb	r2, r2, #8
 8018448:	0092      	lsls	r2, r2, #2
 801844a:	b570      	push	{r4, r5, r6, lr}
 801844c:	f1c2 0620 	rsb	r6, r2, #32
 8018450:	6843      	ldr	r3, [r0, #4]
 8018452:	6804      	ldr	r4, [r0, #0]
 8018454:	fa03 f506 	lsl.w	r5, r3, r6
 8018458:	432c      	orrs	r4, r5
 801845a:	40d3      	lsrs	r3, r2
 801845c:	6004      	str	r4, [r0, #0]
 801845e:	f840 3f04 	str.w	r3, [r0, #4]!
 8018462:	4288      	cmp	r0, r1
 8018464:	d3f4      	bcc.n	8018450 <L_shift+0xc>
 8018466:	bd70      	pop	{r4, r5, r6, pc}

08018468 <__match>:
 8018468:	b530      	push	{r4, r5, lr}
 801846a:	6803      	ldr	r3, [r0, #0]
 801846c:	3301      	adds	r3, #1
 801846e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018472:	b914      	cbnz	r4, 801847a <__match+0x12>
 8018474:	6003      	str	r3, [r0, #0]
 8018476:	2001      	movs	r0, #1
 8018478:	bd30      	pop	{r4, r5, pc}
 801847a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801847e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018482:	2d19      	cmp	r5, #25
 8018484:	bf98      	it	ls
 8018486:	3220      	addls	r2, #32
 8018488:	42a2      	cmp	r2, r4
 801848a:	d0f0      	beq.n	801846e <__match+0x6>
 801848c:	2000      	movs	r0, #0
 801848e:	e7f3      	b.n	8018478 <__match+0x10>

08018490 <__hexnan>:
 8018490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018494:	680b      	ldr	r3, [r1, #0]
 8018496:	6801      	ldr	r1, [r0, #0]
 8018498:	115e      	asrs	r6, r3, #5
 801849a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801849e:	f013 031f 	ands.w	r3, r3, #31
 80184a2:	b087      	sub	sp, #28
 80184a4:	bf18      	it	ne
 80184a6:	3604      	addne	r6, #4
 80184a8:	2500      	movs	r5, #0
 80184aa:	1f37      	subs	r7, r6, #4
 80184ac:	4682      	mov	sl, r0
 80184ae:	4690      	mov	r8, r2
 80184b0:	9301      	str	r3, [sp, #4]
 80184b2:	f846 5c04 	str.w	r5, [r6, #-4]
 80184b6:	46b9      	mov	r9, r7
 80184b8:	463c      	mov	r4, r7
 80184ba:	9502      	str	r5, [sp, #8]
 80184bc:	46ab      	mov	fp, r5
 80184be:	784a      	ldrb	r2, [r1, #1]
 80184c0:	1c4b      	adds	r3, r1, #1
 80184c2:	9303      	str	r3, [sp, #12]
 80184c4:	b342      	cbz	r2, 8018518 <__hexnan+0x88>
 80184c6:	4610      	mov	r0, r2
 80184c8:	9105      	str	r1, [sp, #20]
 80184ca:	9204      	str	r2, [sp, #16]
 80184cc:	f7ff fd94 	bl	8017ff8 <__hexdig_fun>
 80184d0:	2800      	cmp	r0, #0
 80184d2:	d151      	bne.n	8018578 <__hexnan+0xe8>
 80184d4:	9a04      	ldr	r2, [sp, #16]
 80184d6:	9905      	ldr	r1, [sp, #20]
 80184d8:	2a20      	cmp	r2, #32
 80184da:	d818      	bhi.n	801850e <__hexnan+0x7e>
 80184dc:	9b02      	ldr	r3, [sp, #8]
 80184de:	459b      	cmp	fp, r3
 80184e0:	dd13      	ble.n	801850a <__hexnan+0x7a>
 80184e2:	454c      	cmp	r4, r9
 80184e4:	d206      	bcs.n	80184f4 <__hexnan+0x64>
 80184e6:	2d07      	cmp	r5, #7
 80184e8:	dc04      	bgt.n	80184f4 <__hexnan+0x64>
 80184ea:	462a      	mov	r2, r5
 80184ec:	4649      	mov	r1, r9
 80184ee:	4620      	mov	r0, r4
 80184f0:	f7ff ffa8 	bl	8018444 <L_shift>
 80184f4:	4544      	cmp	r4, r8
 80184f6:	d952      	bls.n	801859e <__hexnan+0x10e>
 80184f8:	2300      	movs	r3, #0
 80184fa:	f1a4 0904 	sub.w	r9, r4, #4
 80184fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8018502:	f8cd b008 	str.w	fp, [sp, #8]
 8018506:	464c      	mov	r4, r9
 8018508:	461d      	mov	r5, r3
 801850a:	9903      	ldr	r1, [sp, #12]
 801850c:	e7d7      	b.n	80184be <__hexnan+0x2e>
 801850e:	2a29      	cmp	r2, #41	@ 0x29
 8018510:	d157      	bne.n	80185c2 <__hexnan+0x132>
 8018512:	3102      	adds	r1, #2
 8018514:	f8ca 1000 	str.w	r1, [sl]
 8018518:	f1bb 0f00 	cmp.w	fp, #0
 801851c:	d051      	beq.n	80185c2 <__hexnan+0x132>
 801851e:	454c      	cmp	r4, r9
 8018520:	d206      	bcs.n	8018530 <__hexnan+0xa0>
 8018522:	2d07      	cmp	r5, #7
 8018524:	dc04      	bgt.n	8018530 <__hexnan+0xa0>
 8018526:	462a      	mov	r2, r5
 8018528:	4649      	mov	r1, r9
 801852a:	4620      	mov	r0, r4
 801852c:	f7ff ff8a 	bl	8018444 <L_shift>
 8018530:	4544      	cmp	r4, r8
 8018532:	d936      	bls.n	80185a2 <__hexnan+0x112>
 8018534:	f1a8 0204 	sub.w	r2, r8, #4
 8018538:	4623      	mov	r3, r4
 801853a:	f853 1b04 	ldr.w	r1, [r3], #4
 801853e:	f842 1f04 	str.w	r1, [r2, #4]!
 8018542:	429f      	cmp	r7, r3
 8018544:	d2f9      	bcs.n	801853a <__hexnan+0xaa>
 8018546:	1b3b      	subs	r3, r7, r4
 8018548:	f023 0303 	bic.w	r3, r3, #3
 801854c:	3304      	adds	r3, #4
 801854e:	3401      	adds	r4, #1
 8018550:	3e03      	subs	r6, #3
 8018552:	42b4      	cmp	r4, r6
 8018554:	bf88      	it	hi
 8018556:	2304      	movhi	r3, #4
 8018558:	4443      	add	r3, r8
 801855a:	2200      	movs	r2, #0
 801855c:	f843 2b04 	str.w	r2, [r3], #4
 8018560:	429f      	cmp	r7, r3
 8018562:	d2fb      	bcs.n	801855c <__hexnan+0xcc>
 8018564:	683b      	ldr	r3, [r7, #0]
 8018566:	b91b      	cbnz	r3, 8018570 <__hexnan+0xe0>
 8018568:	4547      	cmp	r7, r8
 801856a:	d128      	bne.n	80185be <__hexnan+0x12e>
 801856c:	2301      	movs	r3, #1
 801856e:	603b      	str	r3, [r7, #0]
 8018570:	2005      	movs	r0, #5
 8018572:	b007      	add	sp, #28
 8018574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018578:	3501      	adds	r5, #1
 801857a:	2d08      	cmp	r5, #8
 801857c:	f10b 0b01 	add.w	fp, fp, #1
 8018580:	dd06      	ble.n	8018590 <__hexnan+0x100>
 8018582:	4544      	cmp	r4, r8
 8018584:	d9c1      	bls.n	801850a <__hexnan+0x7a>
 8018586:	2300      	movs	r3, #0
 8018588:	f844 3c04 	str.w	r3, [r4, #-4]
 801858c:	2501      	movs	r5, #1
 801858e:	3c04      	subs	r4, #4
 8018590:	6822      	ldr	r2, [r4, #0]
 8018592:	f000 000f 	and.w	r0, r0, #15
 8018596:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801859a:	6020      	str	r0, [r4, #0]
 801859c:	e7b5      	b.n	801850a <__hexnan+0x7a>
 801859e:	2508      	movs	r5, #8
 80185a0:	e7b3      	b.n	801850a <__hexnan+0x7a>
 80185a2:	9b01      	ldr	r3, [sp, #4]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d0dd      	beq.n	8018564 <__hexnan+0xd4>
 80185a8:	f1c3 0320 	rsb	r3, r3, #32
 80185ac:	f04f 32ff 	mov.w	r2, #4294967295
 80185b0:	40da      	lsrs	r2, r3
 80185b2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80185b6:	4013      	ands	r3, r2
 80185b8:	f846 3c04 	str.w	r3, [r6, #-4]
 80185bc:	e7d2      	b.n	8018564 <__hexnan+0xd4>
 80185be:	3f04      	subs	r7, #4
 80185c0:	e7d0      	b.n	8018564 <__hexnan+0xd4>
 80185c2:	2004      	movs	r0, #4
 80185c4:	e7d5      	b.n	8018572 <__hexnan+0xe2>

080185c6 <__ascii_mbtowc>:
 80185c6:	b082      	sub	sp, #8
 80185c8:	b901      	cbnz	r1, 80185cc <__ascii_mbtowc+0x6>
 80185ca:	a901      	add	r1, sp, #4
 80185cc:	b142      	cbz	r2, 80185e0 <__ascii_mbtowc+0x1a>
 80185ce:	b14b      	cbz	r3, 80185e4 <__ascii_mbtowc+0x1e>
 80185d0:	7813      	ldrb	r3, [r2, #0]
 80185d2:	600b      	str	r3, [r1, #0]
 80185d4:	7812      	ldrb	r2, [r2, #0]
 80185d6:	1e10      	subs	r0, r2, #0
 80185d8:	bf18      	it	ne
 80185da:	2001      	movne	r0, #1
 80185dc:	b002      	add	sp, #8
 80185de:	4770      	bx	lr
 80185e0:	4610      	mov	r0, r2
 80185e2:	e7fb      	b.n	80185dc <__ascii_mbtowc+0x16>
 80185e4:	f06f 0001 	mvn.w	r0, #1
 80185e8:	e7f8      	b.n	80185dc <__ascii_mbtowc+0x16>

080185ea <_realloc_r>:
 80185ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185ee:	4607      	mov	r7, r0
 80185f0:	4614      	mov	r4, r2
 80185f2:	460d      	mov	r5, r1
 80185f4:	b921      	cbnz	r1, 8018600 <_realloc_r+0x16>
 80185f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80185fa:	4611      	mov	r1, r2
 80185fc:	f7fd be74 	b.w	80162e8 <_malloc_r>
 8018600:	b92a      	cbnz	r2, 801860e <_realloc_r+0x24>
 8018602:	f7fd fdfd 	bl	8016200 <_free_r>
 8018606:	4625      	mov	r5, r4
 8018608:	4628      	mov	r0, r5
 801860a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801860e:	f000 f840 	bl	8018692 <_malloc_usable_size_r>
 8018612:	4284      	cmp	r4, r0
 8018614:	4606      	mov	r6, r0
 8018616:	d802      	bhi.n	801861e <_realloc_r+0x34>
 8018618:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801861c:	d8f4      	bhi.n	8018608 <_realloc_r+0x1e>
 801861e:	4621      	mov	r1, r4
 8018620:	4638      	mov	r0, r7
 8018622:	f7fd fe61 	bl	80162e8 <_malloc_r>
 8018626:	4680      	mov	r8, r0
 8018628:	b908      	cbnz	r0, 801862e <_realloc_r+0x44>
 801862a:	4645      	mov	r5, r8
 801862c:	e7ec      	b.n	8018608 <_realloc_r+0x1e>
 801862e:	42b4      	cmp	r4, r6
 8018630:	4622      	mov	r2, r4
 8018632:	4629      	mov	r1, r5
 8018634:	bf28      	it	cs
 8018636:	4632      	movcs	r2, r6
 8018638:	f7fc ff75 	bl	8015526 <memcpy>
 801863c:	4629      	mov	r1, r5
 801863e:	4638      	mov	r0, r7
 8018640:	f7fd fdde 	bl	8016200 <_free_r>
 8018644:	e7f1      	b.n	801862a <_realloc_r+0x40>

08018646 <__ascii_wctomb>:
 8018646:	4603      	mov	r3, r0
 8018648:	4608      	mov	r0, r1
 801864a:	b141      	cbz	r1, 801865e <__ascii_wctomb+0x18>
 801864c:	2aff      	cmp	r2, #255	@ 0xff
 801864e:	d904      	bls.n	801865a <__ascii_wctomb+0x14>
 8018650:	228a      	movs	r2, #138	@ 0x8a
 8018652:	601a      	str	r2, [r3, #0]
 8018654:	f04f 30ff 	mov.w	r0, #4294967295
 8018658:	4770      	bx	lr
 801865a:	700a      	strb	r2, [r1, #0]
 801865c:	2001      	movs	r0, #1
 801865e:	4770      	bx	lr

08018660 <fiprintf>:
 8018660:	b40e      	push	{r1, r2, r3}
 8018662:	b503      	push	{r0, r1, lr}
 8018664:	4601      	mov	r1, r0
 8018666:	ab03      	add	r3, sp, #12
 8018668:	4805      	ldr	r0, [pc, #20]	@ (8018680 <fiprintf+0x20>)
 801866a:	f853 2b04 	ldr.w	r2, [r3], #4
 801866e:	6800      	ldr	r0, [r0, #0]
 8018670:	9301      	str	r3, [sp, #4]
 8018672:	f000 f83f 	bl	80186f4 <_vfiprintf_r>
 8018676:	b002      	add	sp, #8
 8018678:	f85d eb04 	ldr.w	lr, [sp], #4
 801867c:	b003      	add	sp, #12
 801867e:	4770      	bx	lr
 8018680:	20000150 	.word	0x20000150

08018684 <abort>:
 8018684:	b508      	push	{r3, lr}
 8018686:	2006      	movs	r0, #6
 8018688:	f000 fa08 	bl	8018a9c <raise>
 801868c:	2001      	movs	r0, #1
 801868e:	f7eb fd49 	bl	8004124 <_exit>

08018692 <_malloc_usable_size_r>:
 8018692:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018696:	1f18      	subs	r0, r3, #4
 8018698:	2b00      	cmp	r3, #0
 801869a:	bfbc      	itt	lt
 801869c:	580b      	ldrlt	r3, [r1, r0]
 801869e:	18c0      	addlt	r0, r0, r3
 80186a0:	4770      	bx	lr

080186a2 <__sfputc_r>:
 80186a2:	6893      	ldr	r3, [r2, #8]
 80186a4:	3b01      	subs	r3, #1
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	b410      	push	{r4}
 80186aa:	6093      	str	r3, [r2, #8]
 80186ac:	da08      	bge.n	80186c0 <__sfputc_r+0x1e>
 80186ae:	6994      	ldr	r4, [r2, #24]
 80186b0:	42a3      	cmp	r3, r4
 80186b2:	db01      	blt.n	80186b8 <__sfputc_r+0x16>
 80186b4:	290a      	cmp	r1, #10
 80186b6:	d103      	bne.n	80186c0 <__sfputc_r+0x1e>
 80186b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80186bc:	f000 b932 	b.w	8018924 <__swbuf_r>
 80186c0:	6813      	ldr	r3, [r2, #0]
 80186c2:	1c58      	adds	r0, r3, #1
 80186c4:	6010      	str	r0, [r2, #0]
 80186c6:	7019      	strb	r1, [r3, #0]
 80186c8:	4608      	mov	r0, r1
 80186ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80186ce:	4770      	bx	lr

080186d0 <__sfputs_r>:
 80186d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80186d2:	4606      	mov	r6, r0
 80186d4:	460f      	mov	r7, r1
 80186d6:	4614      	mov	r4, r2
 80186d8:	18d5      	adds	r5, r2, r3
 80186da:	42ac      	cmp	r4, r5
 80186dc:	d101      	bne.n	80186e2 <__sfputs_r+0x12>
 80186de:	2000      	movs	r0, #0
 80186e0:	e007      	b.n	80186f2 <__sfputs_r+0x22>
 80186e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80186e6:	463a      	mov	r2, r7
 80186e8:	4630      	mov	r0, r6
 80186ea:	f7ff ffda 	bl	80186a2 <__sfputc_r>
 80186ee:	1c43      	adds	r3, r0, #1
 80186f0:	d1f3      	bne.n	80186da <__sfputs_r+0xa>
 80186f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080186f4 <_vfiprintf_r>:
 80186f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186f8:	460d      	mov	r5, r1
 80186fa:	b09d      	sub	sp, #116	@ 0x74
 80186fc:	4614      	mov	r4, r2
 80186fe:	4698      	mov	r8, r3
 8018700:	4606      	mov	r6, r0
 8018702:	b118      	cbz	r0, 801870c <_vfiprintf_r+0x18>
 8018704:	6a03      	ldr	r3, [r0, #32]
 8018706:	b90b      	cbnz	r3, 801870c <_vfiprintf_r+0x18>
 8018708:	f7fc fd5e 	bl	80151c8 <__sinit>
 801870c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801870e:	07d9      	lsls	r1, r3, #31
 8018710:	d405      	bmi.n	801871e <_vfiprintf_r+0x2a>
 8018712:	89ab      	ldrh	r3, [r5, #12]
 8018714:	059a      	lsls	r2, r3, #22
 8018716:	d402      	bmi.n	801871e <_vfiprintf_r+0x2a>
 8018718:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801871a:	f7fc ff02 	bl	8015522 <__retarget_lock_acquire_recursive>
 801871e:	89ab      	ldrh	r3, [r5, #12]
 8018720:	071b      	lsls	r3, r3, #28
 8018722:	d501      	bpl.n	8018728 <_vfiprintf_r+0x34>
 8018724:	692b      	ldr	r3, [r5, #16]
 8018726:	b99b      	cbnz	r3, 8018750 <_vfiprintf_r+0x5c>
 8018728:	4629      	mov	r1, r5
 801872a:	4630      	mov	r0, r6
 801872c:	f000 f938 	bl	80189a0 <__swsetup_r>
 8018730:	b170      	cbz	r0, 8018750 <_vfiprintf_r+0x5c>
 8018732:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018734:	07dc      	lsls	r4, r3, #31
 8018736:	d504      	bpl.n	8018742 <_vfiprintf_r+0x4e>
 8018738:	f04f 30ff 	mov.w	r0, #4294967295
 801873c:	b01d      	add	sp, #116	@ 0x74
 801873e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018742:	89ab      	ldrh	r3, [r5, #12]
 8018744:	0598      	lsls	r0, r3, #22
 8018746:	d4f7      	bmi.n	8018738 <_vfiprintf_r+0x44>
 8018748:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801874a:	f7fc feeb 	bl	8015524 <__retarget_lock_release_recursive>
 801874e:	e7f3      	b.n	8018738 <_vfiprintf_r+0x44>
 8018750:	2300      	movs	r3, #0
 8018752:	9309      	str	r3, [sp, #36]	@ 0x24
 8018754:	2320      	movs	r3, #32
 8018756:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801875a:	f8cd 800c 	str.w	r8, [sp, #12]
 801875e:	2330      	movs	r3, #48	@ 0x30
 8018760:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8018910 <_vfiprintf_r+0x21c>
 8018764:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018768:	f04f 0901 	mov.w	r9, #1
 801876c:	4623      	mov	r3, r4
 801876e:	469a      	mov	sl, r3
 8018770:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018774:	b10a      	cbz	r2, 801877a <_vfiprintf_r+0x86>
 8018776:	2a25      	cmp	r2, #37	@ 0x25
 8018778:	d1f9      	bne.n	801876e <_vfiprintf_r+0x7a>
 801877a:	ebba 0b04 	subs.w	fp, sl, r4
 801877e:	d00b      	beq.n	8018798 <_vfiprintf_r+0xa4>
 8018780:	465b      	mov	r3, fp
 8018782:	4622      	mov	r2, r4
 8018784:	4629      	mov	r1, r5
 8018786:	4630      	mov	r0, r6
 8018788:	f7ff ffa2 	bl	80186d0 <__sfputs_r>
 801878c:	3001      	adds	r0, #1
 801878e:	f000 80a7 	beq.w	80188e0 <_vfiprintf_r+0x1ec>
 8018792:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018794:	445a      	add	r2, fp
 8018796:	9209      	str	r2, [sp, #36]	@ 0x24
 8018798:	f89a 3000 	ldrb.w	r3, [sl]
 801879c:	2b00      	cmp	r3, #0
 801879e:	f000 809f 	beq.w	80188e0 <_vfiprintf_r+0x1ec>
 80187a2:	2300      	movs	r3, #0
 80187a4:	f04f 32ff 	mov.w	r2, #4294967295
 80187a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80187ac:	f10a 0a01 	add.w	sl, sl, #1
 80187b0:	9304      	str	r3, [sp, #16]
 80187b2:	9307      	str	r3, [sp, #28]
 80187b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80187b8:	931a      	str	r3, [sp, #104]	@ 0x68
 80187ba:	4654      	mov	r4, sl
 80187bc:	2205      	movs	r2, #5
 80187be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80187c2:	4853      	ldr	r0, [pc, #332]	@ (8018910 <_vfiprintf_r+0x21c>)
 80187c4:	f7e7 fd04 	bl	80001d0 <memchr>
 80187c8:	9a04      	ldr	r2, [sp, #16]
 80187ca:	b9d8      	cbnz	r0, 8018804 <_vfiprintf_r+0x110>
 80187cc:	06d1      	lsls	r1, r2, #27
 80187ce:	bf44      	itt	mi
 80187d0:	2320      	movmi	r3, #32
 80187d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80187d6:	0713      	lsls	r3, r2, #28
 80187d8:	bf44      	itt	mi
 80187da:	232b      	movmi	r3, #43	@ 0x2b
 80187dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80187e0:	f89a 3000 	ldrb.w	r3, [sl]
 80187e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80187e6:	d015      	beq.n	8018814 <_vfiprintf_r+0x120>
 80187e8:	9a07      	ldr	r2, [sp, #28]
 80187ea:	4654      	mov	r4, sl
 80187ec:	2000      	movs	r0, #0
 80187ee:	f04f 0c0a 	mov.w	ip, #10
 80187f2:	4621      	mov	r1, r4
 80187f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80187f8:	3b30      	subs	r3, #48	@ 0x30
 80187fa:	2b09      	cmp	r3, #9
 80187fc:	d94b      	bls.n	8018896 <_vfiprintf_r+0x1a2>
 80187fe:	b1b0      	cbz	r0, 801882e <_vfiprintf_r+0x13a>
 8018800:	9207      	str	r2, [sp, #28]
 8018802:	e014      	b.n	801882e <_vfiprintf_r+0x13a>
 8018804:	eba0 0308 	sub.w	r3, r0, r8
 8018808:	fa09 f303 	lsl.w	r3, r9, r3
 801880c:	4313      	orrs	r3, r2
 801880e:	9304      	str	r3, [sp, #16]
 8018810:	46a2      	mov	sl, r4
 8018812:	e7d2      	b.n	80187ba <_vfiprintf_r+0xc6>
 8018814:	9b03      	ldr	r3, [sp, #12]
 8018816:	1d19      	adds	r1, r3, #4
 8018818:	681b      	ldr	r3, [r3, #0]
 801881a:	9103      	str	r1, [sp, #12]
 801881c:	2b00      	cmp	r3, #0
 801881e:	bfbb      	ittet	lt
 8018820:	425b      	neglt	r3, r3
 8018822:	f042 0202 	orrlt.w	r2, r2, #2
 8018826:	9307      	strge	r3, [sp, #28]
 8018828:	9307      	strlt	r3, [sp, #28]
 801882a:	bfb8      	it	lt
 801882c:	9204      	strlt	r2, [sp, #16]
 801882e:	7823      	ldrb	r3, [r4, #0]
 8018830:	2b2e      	cmp	r3, #46	@ 0x2e
 8018832:	d10a      	bne.n	801884a <_vfiprintf_r+0x156>
 8018834:	7863      	ldrb	r3, [r4, #1]
 8018836:	2b2a      	cmp	r3, #42	@ 0x2a
 8018838:	d132      	bne.n	80188a0 <_vfiprintf_r+0x1ac>
 801883a:	9b03      	ldr	r3, [sp, #12]
 801883c:	1d1a      	adds	r2, r3, #4
 801883e:	681b      	ldr	r3, [r3, #0]
 8018840:	9203      	str	r2, [sp, #12]
 8018842:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018846:	3402      	adds	r4, #2
 8018848:	9305      	str	r3, [sp, #20]
 801884a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8018920 <_vfiprintf_r+0x22c>
 801884e:	7821      	ldrb	r1, [r4, #0]
 8018850:	2203      	movs	r2, #3
 8018852:	4650      	mov	r0, sl
 8018854:	f7e7 fcbc 	bl	80001d0 <memchr>
 8018858:	b138      	cbz	r0, 801886a <_vfiprintf_r+0x176>
 801885a:	9b04      	ldr	r3, [sp, #16]
 801885c:	eba0 000a 	sub.w	r0, r0, sl
 8018860:	2240      	movs	r2, #64	@ 0x40
 8018862:	4082      	lsls	r2, r0
 8018864:	4313      	orrs	r3, r2
 8018866:	3401      	adds	r4, #1
 8018868:	9304      	str	r3, [sp, #16]
 801886a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801886e:	4829      	ldr	r0, [pc, #164]	@ (8018914 <_vfiprintf_r+0x220>)
 8018870:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018874:	2206      	movs	r2, #6
 8018876:	f7e7 fcab 	bl	80001d0 <memchr>
 801887a:	2800      	cmp	r0, #0
 801887c:	d03f      	beq.n	80188fe <_vfiprintf_r+0x20a>
 801887e:	4b26      	ldr	r3, [pc, #152]	@ (8018918 <_vfiprintf_r+0x224>)
 8018880:	bb1b      	cbnz	r3, 80188ca <_vfiprintf_r+0x1d6>
 8018882:	9b03      	ldr	r3, [sp, #12]
 8018884:	3307      	adds	r3, #7
 8018886:	f023 0307 	bic.w	r3, r3, #7
 801888a:	3308      	adds	r3, #8
 801888c:	9303      	str	r3, [sp, #12]
 801888e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018890:	443b      	add	r3, r7
 8018892:	9309      	str	r3, [sp, #36]	@ 0x24
 8018894:	e76a      	b.n	801876c <_vfiprintf_r+0x78>
 8018896:	fb0c 3202 	mla	r2, ip, r2, r3
 801889a:	460c      	mov	r4, r1
 801889c:	2001      	movs	r0, #1
 801889e:	e7a8      	b.n	80187f2 <_vfiprintf_r+0xfe>
 80188a0:	2300      	movs	r3, #0
 80188a2:	3401      	adds	r4, #1
 80188a4:	9305      	str	r3, [sp, #20]
 80188a6:	4619      	mov	r1, r3
 80188a8:	f04f 0c0a 	mov.w	ip, #10
 80188ac:	4620      	mov	r0, r4
 80188ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80188b2:	3a30      	subs	r2, #48	@ 0x30
 80188b4:	2a09      	cmp	r2, #9
 80188b6:	d903      	bls.n	80188c0 <_vfiprintf_r+0x1cc>
 80188b8:	2b00      	cmp	r3, #0
 80188ba:	d0c6      	beq.n	801884a <_vfiprintf_r+0x156>
 80188bc:	9105      	str	r1, [sp, #20]
 80188be:	e7c4      	b.n	801884a <_vfiprintf_r+0x156>
 80188c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80188c4:	4604      	mov	r4, r0
 80188c6:	2301      	movs	r3, #1
 80188c8:	e7f0      	b.n	80188ac <_vfiprintf_r+0x1b8>
 80188ca:	ab03      	add	r3, sp, #12
 80188cc:	9300      	str	r3, [sp, #0]
 80188ce:	462a      	mov	r2, r5
 80188d0:	4b12      	ldr	r3, [pc, #72]	@ (801891c <_vfiprintf_r+0x228>)
 80188d2:	a904      	add	r1, sp, #16
 80188d4:	4630      	mov	r0, r6
 80188d6:	f7fb fe27 	bl	8014528 <_printf_float>
 80188da:	4607      	mov	r7, r0
 80188dc:	1c78      	adds	r0, r7, #1
 80188de:	d1d6      	bne.n	801888e <_vfiprintf_r+0x19a>
 80188e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80188e2:	07d9      	lsls	r1, r3, #31
 80188e4:	d405      	bmi.n	80188f2 <_vfiprintf_r+0x1fe>
 80188e6:	89ab      	ldrh	r3, [r5, #12]
 80188e8:	059a      	lsls	r2, r3, #22
 80188ea:	d402      	bmi.n	80188f2 <_vfiprintf_r+0x1fe>
 80188ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80188ee:	f7fc fe19 	bl	8015524 <__retarget_lock_release_recursive>
 80188f2:	89ab      	ldrh	r3, [r5, #12]
 80188f4:	065b      	lsls	r3, r3, #25
 80188f6:	f53f af1f 	bmi.w	8018738 <_vfiprintf_r+0x44>
 80188fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80188fc:	e71e      	b.n	801873c <_vfiprintf_r+0x48>
 80188fe:	ab03      	add	r3, sp, #12
 8018900:	9300      	str	r3, [sp, #0]
 8018902:	462a      	mov	r2, r5
 8018904:	4b05      	ldr	r3, [pc, #20]	@ (801891c <_vfiprintf_r+0x228>)
 8018906:	a904      	add	r1, sp, #16
 8018908:	4630      	mov	r0, r6
 801890a:	f7fc f8a5 	bl	8014a58 <_printf_i>
 801890e:	e7e4      	b.n	80188da <_vfiprintf_r+0x1e6>
 8018910:	0801b12d 	.word	0x0801b12d
 8018914:	0801b137 	.word	0x0801b137
 8018918:	08014529 	.word	0x08014529
 801891c:	080186d1 	.word	0x080186d1
 8018920:	0801b133 	.word	0x0801b133

08018924 <__swbuf_r>:
 8018924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018926:	460e      	mov	r6, r1
 8018928:	4614      	mov	r4, r2
 801892a:	4605      	mov	r5, r0
 801892c:	b118      	cbz	r0, 8018936 <__swbuf_r+0x12>
 801892e:	6a03      	ldr	r3, [r0, #32]
 8018930:	b90b      	cbnz	r3, 8018936 <__swbuf_r+0x12>
 8018932:	f7fc fc49 	bl	80151c8 <__sinit>
 8018936:	69a3      	ldr	r3, [r4, #24]
 8018938:	60a3      	str	r3, [r4, #8]
 801893a:	89a3      	ldrh	r3, [r4, #12]
 801893c:	071a      	lsls	r2, r3, #28
 801893e:	d501      	bpl.n	8018944 <__swbuf_r+0x20>
 8018940:	6923      	ldr	r3, [r4, #16]
 8018942:	b943      	cbnz	r3, 8018956 <__swbuf_r+0x32>
 8018944:	4621      	mov	r1, r4
 8018946:	4628      	mov	r0, r5
 8018948:	f000 f82a 	bl	80189a0 <__swsetup_r>
 801894c:	b118      	cbz	r0, 8018956 <__swbuf_r+0x32>
 801894e:	f04f 37ff 	mov.w	r7, #4294967295
 8018952:	4638      	mov	r0, r7
 8018954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018956:	6823      	ldr	r3, [r4, #0]
 8018958:	6922      	ldr	r2, [r4, #16]
 801895a:	1a98      	subs	r0, r3, r2
 801895c:	6963      	ldr	r3, [r4, #20]
 801895e:	b2f6      	uxtb	r6, r6
 8018960:	4283      	cmp	r3, r0
 8018962:	4637      	mov	r7, r6
 8018964:	dc05      	bgt.n	8018972 <__swbuf_r+0x4e>
 8018966:	4621      	mov	r1, r4
 8018968:	4628      	mov	r0, r5
 801896a:	f7ff fa53 	bl	8017e14 <_fflush_r>
 801896e:	2800      	cmp	r0, #0
 8018970:	d1ed      	bne.n	801894e <__swbuf_r+0x2a>
 8018972:	68a3      	ldr	r3, [r4, #8]
 8018974:	3b01      	subs	r3, #1
 8018976:	60a3      	str	r3, [r4, #8]
 8018978:	6823      	ldr	r3, [r4, #0]
 801897a:	1c5a      	adds	r2, r3, #1
 801897c:	6022      	str	r2, [r4, #0]
 801897e:	701e      	strb	r6, [r3, #0]
 8018980:	6962      	ldr	r2, [r4, #20]
 8018982:	1c43      	adds	r3, r0, #1
 8018984:	429a      	cmp	r2, r3
 8018986:	d004      	beq.n	8018992 <__swbuf_r+0x6e>
 8018988:	89a3      	ldrh	r3, [r4, #12]
 801898a:	07db      	lsls	r3, r3, #31
 801898c:	d5e1      	bpl.n	8018952 <__swbuf_r+0x2e>
 801898e:	2e0a      	cmp	r6, #10
 8018990:	d1df      	bne.n	8018952 <__swbuf_r+0x2e>
 8018992:	4621      	mov	r1, r4
 8018994:	4628      	mov	r0, r5
 8018996:	f7ff fa3d 	bl	8017e14 <_fflush_r>
 801899a:	2800      	cmp	r0, #0
 801899c:	d0d9      	beq.n	8018952 <__swbuf_r+0x2e>
 801899e:	e7d6      	b.n	801894e <__swbuf_r+0x2a>

080189a0 <__swsetup_r>:
 80189a0:	b538      	push	{r3, r4, r5, lr}
 80189a2:	4b29      	ldr	r3, [pc, #164]	@ (8018a48 <__swsetup_r+0xa8>)
 80189a4:	4605      	mov	r5, r0
 80189a6:	6818      	ldr	r0, [r3, #0]
 80189a8:	460c      	mov	r4, r1
 80189aa:	b118      	cbz	r0, 80189b4 <__swsetup_r+0x14>
 80189ac:	6a03      	ldr	r3, [r0, #32]
 80189ae:	b90b      	cbnz	r3, 80189b4 <__swsetup_r+0x14>
 80189b0:	f7fc fc0a 	bl	80151c8 <__sinit>
 80189b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80189b8:	0719      	lsls	r1, r3, #28
 80189ba:	d422      	bmi.n	8018a02 <__swsetup_r+0x62>
 80189bc:	06da      	lsls	r2, r3, #27
 80189be:	d407      	bmi.n	80189d0 <__swsetup_r+0x30>
 80189c0:	2209      	movs	r2, #9
 80189c2:	602a      	str	r2, [r5, #0]
 80189c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80189c8:	81a3      	strh	r3, [r4, #12]
 80189ca:	f04f 30ff 	mov.w	r0, #4294967295
 80189ce:	e033      	b.n	8018a38 <__swsetup_r+0x98>
 80189d0:	0758      	lsls	r0, r3, #29
 80189d2:	d512      	bpl.n	80189fa <__swsetup_r+0x5a>
 80189d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80189d6:	b141      	cbz	r1, 80189ea <__swsetup_r+0x4a>
 80189d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80189dc:	4299      	cmp	r1, r3
 80189de:	d002      	beq.n	80189e6 <__swsetup_r+0x46>
 80189e0:	4628      	mov	r0, r5
 80189e2:	f7fd fc0d 	bl	8016200 <_free_r>
 80189e6:	2300      	movs	r3, #0
 80189e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80189ea:	89a3      	ldrh	r3, [r4, #12]
 80189ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80189f0:	81a3      	strh	r3, [r4, #12]
 80189f2:	2300      	movs	r3, #0
 80189f4:	6063      	str	r3, [r4, #4]
 80189f6:	6923      	ldr	r3, [r4, #16]
 80189f8:	6023      	str	r3, [r4, #0]
 80189fa:	89a3      	ldrh	r3, [r4, #12]
 80189fc:	f043 0308 	orr.w	r3, r3, #8
 8018a00:	81a3      	strh	r3, [r4, #12]
 8018a02:	6923      	ldr	r3, [r4, #16]
 8018a04:	b94b      	cbnz	r3, 8018a1a <__swsetup_r+0x7a>
 8018a06:	89a3      	ldrh	r3, [r4, #12]
 8018a08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018a0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018a10:	d003      	beq.n	8018a1a <__swsetup_r+0x7a>
 8018a12:	4621      	mov	r1, r4
 8018a14:	4628      	mov	r0, r5
 8018a16:	f000 f883 	bl	8018b20 <__smakebuf_r>
 8018a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018a1e:	f013 0201 	ands.w	r2, r3, #1
 8018a22:	d00a      	beq.n	8018a3a <__swsetup_r+0x9a>
 8018a24:	2200      	movs	r2, #0
 8018a26:	60a2      	str	r2, [r4, #8]
 8018a28:	6962      	ldr	r2, [r4, #20]
 8018a2a:	4252      	negs	r2, r2
 8018a2c:	61a2      	str	r2, [r4, #24]
 8018a2e:	6922      	ldr	r2, [r4, #16]
 8018a30:	b942      	cbnz	r2, 8018a44 <__swsetup_r+0xa4>
 8018a32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8018a36:	d1c5      	bne.n	80189c4 <__swsetup_r+0x24>
 8018a38:	bd38      	pop	{r3, r4, r5, pc}
 8018a3a:	0799      	lsls	r1, r3, #30
 8018a3c:	bf58      	it	pl
 8018a3e:	6962      	ldrpl	r2, [r4, #20]
 8018a40:	60a2      	str	r2, [r4, #8]
 8018a42:	e7f4      	b.n	8018a2e <__swsetup_r+0x8e>
 8018a44:	2000      	movs	r0, #0
 8018a46:	e7f7      	b.n	8018a38 <__swsetup_r+0x98>
 8018a48:	20000150 	.word	0x20000150

08018a4c <_raise_r>:
 8018a4c:	291f      	cmp	r1, #31
 8018a4e:	b538      	push	{r3, r4, r5, lr}
 8018a50:	4605      	mov	r5, r0
 8018a52:	460c      	mov	r4, r1
 8018a54:	d904      	bls.n	8018a60 <_raise_r+0x14>
 8018a56:	2316      	movs	r3, #22
 8018a58:	6003      	str	r3, [r0, #0]
 8018a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8018a5e:	bd38      	pop	{r3, r4, r5, pc}
 8018a60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8018a62:	b112      	cbz	r2, 8018a6a <_raise_r+0x1e>
 8018a64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8018a68:	b94b      	cbnz	r3, 8018a7e <_raise_r+0x32>
 8018a6a:	4628      	mov	r0, r5
 8018a6c:	f000 f830 	bl	8018ad0 <_getpid_r>
 8018a70:	4622      	mov	r2, r4
 8018a72:	4601      	mov	r1, r0
 8018a74:	4628      	mov	r0, r5
 8018a76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018a7a:	f000 b817 	b.w	8018aac <_kill_r>
 8018a7e:	2b01      	cmp	r3, #1
 8018a80:	d00a      	beq.n	8018a98 <_raise_r+0x4c>
 8018a82:	1c59      	adds	r1, r3, #1
 8018a84:	d103      	bne.n	8018a8e <_raise_r+0x42>
 8018a86:	2316      	movs	r3, #22
 8018a88:	6003      	str	r3, [r0, #0]
 8018a8a:	2001      	movs	r0, #1
 8018a8c:	e7e7      	b.n	8018a5e <_raise_r+0x12>
 8018a8e:	2100      	movs	r1, #0
 8018a90:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8018a94:	4620      	mov	r0, r4
 8018a96:	4798      	blx	r3
 8018a98:	2000      	movs	r0, #0
 8018a9a:	e7e0      	b.n	8018a5e <_raise_r+0x12>

08018a9c <raise>:
 8018a9c:	4b02      	ldr	r3, [pc, #8]	@ (8018aa8 <raise+0xc>)
 8018a9e:	4601      	mov	r1, r0
 8018aa0:	6818      	ldr	r0, [r3, #0]
 8018aa2:	f7ff bfd3 	b.w	8018a4c <_raise_r>
 8018aa6:	bf00      	nop
 8018aa8:	20000150 	.word	0x20000150

08018aac <_kill_r>:
 8018aac:	b538      	push	{r3, r4, r5, lr}
 8018aae:	4d07      	ldr	r5, [pc, #28]	@ (8018acc <_kill_r+0x20>)
 8018ab0:	2300      	movs	r3, #0
 8018ab2:	4604      	mov	r4, r0
 8018ab4:	4608      	mov	r0, r1
 8018ab6:	4611      	mov	r1, r2
 8018ab8:	602b      	str	r3, [r5, #0]
 8018aba:	f7eb fb23 	bl	8004104 <_kill>
 8018abe:	1c43      	adds	r3, r0, #1
 8018ac0:	d102      	bne.n	8018ac8 <_kill_r+0x1c>
 8018ac2:	682b      	ldr	r3, [r5, #0]
 8018ac4:	b103      	cbz	r3, 8018ac8 <_kill_r+0x1c>
 8018ac6:	6023      	str	r3, [r4, #0]
 8018ac8:	bd38      	pop	{r3, r4, r5, pc}
 8018aca:	bf00      	nop
 8018acc:	20006b94 	.word	0x20006b94

08018ad0 <_getpid_r>:
 8018ad0:	f7eb bb10 	b.w	80040f4 <_getpid>

08018ad4 <__swhatbuf_r>:
 8018ad4:	b570      	push	{r4, r5, r6, lr}
 8018ad6:	460c      	mov	r4, r1
 8018ad8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018adc:	2900      	cmp	r1, #0
 8018ade:	b096      	sub	sp, #88	@ 0x58
 8018ae0:	4615      	mov	r5, r2
 8018ae2:	461e      	mov	r6, r3
 8018ae4:	da0d      	bge.n	8018b02 <__swhatbuf_r+0x2e>
 8018ae6:	89a3      	ldrh	r3, [r4, #12]
 8018ae8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8018aec:	f04f 0100 	mov.w	r1, #0
 8018af0:	bf14      	ite	ne
 8018af2:	2340      	movne	r3, #64	@ 0x40
 8018af4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8018af8:	2000      	movs	r0, #0
 8018afa:	6031      	str	r1, [r6, #0]
 8018afc:	602b      	str	r3, [r5, #0]
 8018afe:	b016      	add	sp, #88	@ 0x58
 8018b00:	bd70      	pop	{r4, r5, r6, pc}
 8018b02:	466a      	mov	r2, sp
 8018b04:	f000 f848 	bl	8018b98 <_fstat_r>
 8018b08:	2800      	cmp	r0, #0
 8018b0a:	dbec      	blt.n	8018ae6 <__swhatbuf_r+0x12>
 8018b0c:	9901      	ldr	r1, [sp, #4]
 8018b0e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8018b12:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8018b16:	4259      	negs	r1, r3
 8018b18:	4159      	adcs	r1, r3
 8018b1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8018b1e:	e7eb      	b.n	8018af8 <__swhatbuf_r+0x24>

08018b20 <__smakebuf_r>:
 8018b20:	898b      	ldrh	r3, [r1, #12]
 8018b22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018b24:	079d      	lsls	r5, r3, #30
 8018b26:	4606      	mov	r6, r0
 8018b28:	460c      	mov	r4, r1
 8018b2a:	d507      	bpl.n	8018b3c <__smakebuf_r+0x1c>
 8018b2c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8018b30:	6023      	str	r3, [r4, #0]
 8018b32:	6123      	str	r3, [r4, #16]
 8018b34:	2301      	movs	r3, #1
 8018b36:	6163      	str	r3, [r4, #20]
 8018b38:	b003      	add	sp, #12
 8018b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018b3c:	ab01      	add	r3, sp, #4
 8018b3e:	466a      	mov	r2, sp
 8018b40:	f7ff ffc8 	bl	8018ad4 <__swhatbuf_r>
 8018b44:	9f00      	ldr	r7, [sp, #0]
 8018b46:	4605      	mov	r5, r0
 8018b48:	4639      	mov	r1, r7
 8018b4a:	4630      	mov	r0, r6
 8018b4c:	f7fd fbcc 	bl	80162e8 <_malloc_r>
 8018b50:	b948      	cbnz	r0, 8018b66 <__smakebuf_r+0x46>
 8018b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018b56:	059a      	lsls	r2, r3, #22
 8018b58:	d4ee      	bmi.n	8018b38 <__smakebuf_r+0x18>
 8018b5a:	f023 0303 	bic.w	r3, r3, #3
 8018b5e:	f043 0302 	orr.w	r3, r3, #2
 8018b62:	81a3      	strh	r3, [r4, #12]
 8018b64:	e7e2      	b.n	8018b2c <__smakebuf_r+0xc>
 8018b66:	89a3      	ldrh	r3, [r4, #12]
 8018b68:	6020      	str	r0, [r4, #0]
 8018b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018b6e:	81a3      	strh	r3, [r4, #12]
 8018b70:	9b01      	ldr	r3, [sp, #4]
 8018b72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8018b76:	b15b      	cbz	r3, 8018b90 <__smakebuf_r+0x70>
 8018b78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018b7c:	4630      	mov	r0, r6
 8018b7e:	f000 f81d 	bl	8018bbc <_isatty_r>
 8018b82:	b128      	cbz	r0, 8018b90 <__smakebuf_r+0x70>
 8018b84:	89a3      	ldrh	r3, [r4, #12]
 8018b86:	f023 0303 	bic.w	r3, r3, #3
 8018b8a:	f043 0301 	orr.w	r3, r3, #1
 8018b8e:	81a3      	strh	r3, [r4, #12]
 8018b90:	89a3      	ldrh	r3, [r4, #12]
 8018b92:	431d      	orrs	r5, r3
 8018b94:	81a5      	strh	r5, [r4, #12]
 8018b96:	e7cf      	b.n	8018b38 <__smakebuf_r+0x18>

08018b98 <_fstat_r>:
 8018b98:	b538      	push	{r3, r4, r5, lr}
 8018b9a:	4d07      	ldr	r5, [pc, #28]	@ (8018bb8 <_fstat_r+0x20>)
 8018b9c:	2300      	movs	r3, #0
 8018b9e:	4604      	mov	r4, r0
 8018ba0:	4608      	mov	r0, r1
 8018ba2:	4611      	mov	r1, r2
 8018ba4:	602b      	str	r3, [r5, #0]
 8018ba6:	f7eb fb0d 	bl	80041c4 <_fstat>
 8018baa:	1c43      	adds	r3, r0, #1
 8018bac:	d102      	bne.n	8018bb4 <_fstat_r+0x1c>
 8018bae:	682b      	ldr	r3, [r5, #0]
 8018bb0:	b103      	cbz	r3, 8018bb4 <_fstat_r+0x1c>
 8018bb2:	6023      	str	r3, [r4, #0]
 8018bb4:	bd38      	pop	{r3, r4, r5, pc}
 8018bb6:	bf00      	nop
 8018bb8:	20006b94 	.word	0x20006b94

08018bbc <_isatty_r>:
 8018bbc:	b538      	push	{r3, r4, r5, lr}
 8018bbe:	4d06      	ldr	r5, [pc, #24]	@ (8018bd8 <_isatty_r+0x1c>)
 8018bc0:	2300      	movs	r3, #0
 8018bc2:	4604      	mov	r4, r0
 8018bc4:	4608      	mov	r0, r1
 8018bc6:	602b      	str	r3, [r5, #0]
 8018bc8:	f7eb fb0c 	bl	80041e4 <_isatty>
 8018bcc:	1c43      	adds	r3, r0, #1
 8018bce:	d102      	bne.n	8018bd6 <_isatty_r+0x1a>
 8018bd0:	682b      	ldr	r3, [r5, #0]
 8018bd2:	b103      	cbz	r3, 8018bd6 <_isatty_r+0x1a>
 8018bd4:	6023      	str	r3, [r4, #0]
 8018bd6:	bd38      	pop	{r3, r4, r5, pc}
 8018bd8:	20006b94 	.word	0x20006b94

08018bdc <floorf>:
 8018bdc:	ee10 3a10 	vmov	r3, s0
 8018be0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8018be4:	3a7f      	subs	r2, #127	@ 0x7f
 8018be6:	2a16      	cmp	r2, #22
 8018be8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8018bec:	dc2b      	bgt.n	8018c46 <floorf+0x6a>
 8018bee:	2a00      	cmp	r2, #0
 8018bf0:	da12      	bge.n	8018c18 <floorf+0x3c>
 8018bf2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8018c58 <floorf+0x7c>
 8018bf6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018bfa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8018bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c02:	dd06      	ble.n	8018c12 <floorf+0x36>
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	da24      	bge.n	8018c52 <floorf+0x76>
 8018c08:	2900      	cmp	r1, #0
 8018c0a:	4b14      	ldr	r3, [pc, #80]	@ (8018c5c <floorf+0x80>)
 8018c0c:	bf08      	it	eq
 8018c0e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8018c12:	ee00 3a10 	vmov	s0, r3
 8018c16:	4770      	bx	lr
 8018c18:	4911      	ldr	r1, [pc, #68]	@ (8018c60 <floorf+0x84>)
 8018c1a:	4111      	asrs	r1, r2
 8018c1c:	420b      	tst	r3, r1
 8018c1e:	d0fa      	beq.n	8018c16 <floorf+0x3a>
 8018c20:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8018c58 <floorf+0x7c>
 8018c24:	ee30 0a27 	vadd.f32	s0, s0, s15
 8018c28:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8018c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018c30:	ddef      	ble.n	8018c12 <floorf+0x36>
 8018c32:	2b00      	cmp	r3, #0
 8018c34:	bfbe      	ittt	lt
 8018c36:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8018c3a:	fa40 f202 	asrlt.w	r2, r0, r2
 8018c3e:	189b      	addlt	r3, r3, r2
 8018c40:	ea23 0301 	bic.w	r3, r3, r1
 8018c44:	e7e5      	b.n	8018c12 <floorf+0x36>
 8018c46:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8018c4a:	d3e4      	bcc.n	8018c16 <floorf+0x3a>
 8018c4c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8018c50:	4770      	bx	lr
 8018c52:	2300      	movs	r3, #0
 8018c54:	e7dd      	b.n	8018c12 <floorf+0x36>
 8018c56:	bf00      	nop
 8018c58:	7149f2ca 	.word	0x7149f2ca
 8018c5c:	bf800000 	.word	0xbf800000
 8018c60:	007fffff 	.word	0x007fffff

08018c64 <_init>:
 8018c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c66:	bf00      	nop
 8018c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c6a:	bc08      	pop	{r3}
 8018c6c:	469e      	mov	lr, r3
 8018c6e:	4770      	bx	lr

08018c70 <_fini>:
 8018c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c72:	bf00      	nop
 8018c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018c76:	bc08      	pop	{r3}
 8018c78:	469e      	mov	lr, r3
 8018c7a:	4770      	bx	lr
