
Lampe.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000010de  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012c  00800060  000010de  00001152  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000024d  0080018c  0000120a  0000127e  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  0000127e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003fa  00000000  00000000  000012be  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000b36  00000000  00000000  000016b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000003c4  00000000  00000000  000021ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000c1c  00000000  00000000  000025b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000220  00000000  00000000  000031d0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000442  00000000  00000000  000033f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003d8  00000000  00000000  00003832  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00003c0a  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
       2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
       4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
       6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
       8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
       a:	e7 c4       	rjmp	.+2510   	; 0x9da <__vector_5>
       c:	c1 c4       	rjmp	.+2434   	; 0x990 <__vector_6>
       e:	17 c5       	rjmp	.+2606   	; 0xa3e <__vector_7>
      10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
      12:	5c c0       	rjmp	.+184    	; 0xcc <__vector_9>
      14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
      16:	20 c1       	rjmp	.+576    	; 0x258 <__vector_11>
      18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
      1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
      1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
      1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
      20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
      22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
      24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
      26:	11 24       	eor	r1, r1
      28:	1f be       	out	0x3f, r1	; 63
      2a:	cf e5       	ldi	r28, 0x5F	; 95
      2c:	d4 e0       	ldi	r29, 0x04	; 4
      2e:	de bf       	out	0x3e, r29	; 62
      30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
      32:	11 e0       	ldi	r17, 0x01	; 1
      34:	a0 e6       	ldi	r26, 0x60	; 96
      36:	b0 e0       	ldi	r27, 0x00	; 0
      38:	ee ed       	ldi	r30, 0xDE	; 222
      3a:	f0 e1       	ldi	r31, 0x10	; 16
      3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
      3e:	05 90       	lpm	r0, Z+
      40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
      42:	ac 38       	cpi	r26, 0x8C	; 140
      44:	b1 07       	cpc	r27, r17
      46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
      48:	13 e0       	ldi	r17, 0x03	; 3
      4a:	ac e8       	ldi	r26, 0x8C	; 140
      4c:	b1 e0       	ldi	r27, 0x01	; 1
      4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
      50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
      52:	a9 3d       	cpi	r26, 0xD9	; 217
      54:	b1 07       	cpc	r27, r17
      56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
      58:	1a d3       	rcall	.+1588   	; 0x68e <main>
      5a:	3f c8       	rjmp	.-3970   	; 0xfffff0da <__eeprom_end+0xff7ef0da>

0000005c <__bad_interrupt>:
      5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <addsigntobuffer>:
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
	setupmode = FALSE;
};

void addsigntobuffer(){	
      5e:	08 95       	ret

00000060 <get_csum_index>:
};



int get_csum_index(){
      60:	20 e0       	ldi	r18, 0x00	; 0
      62:	30 e0       	ldi	r19, 0x00	; 0
      64:	02 c0       	rjmp	.+4      	; 0x6a <get_csum_index+0xa>
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
      66:	2f 5f       	subi	r18, 0xFF	; 255
      68:	3f 4f       	sbci	r19, 0xFF	; 255



int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
      6a:	f9 01       	movw	r30, r18
      6c:	e3 5f       	subi	r30, 0xF3	; 243
      6e:	fe 4f       	sbci	r31, 0xFE	; 254
      70:	80 81       	ld	r24, Z
      72:	88 23       	and	r24, r24
      74:	c1 f7       	brne	.-16     	; 0x66 <get_csum_index+0x6>
      76:	02 c0       	rjmp	.+4      	; 0x7c <get_csum_index+0x1c>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
      78:	21 50       	subi	r18, 0x01	; 1
      7a:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
      7c:	80 81       	ld	r24, Z
      7e:	31 97       	sbiw	r30, 0x01	; 1
      80:	8c 37       	cpi	r24, 0x7C	; 124
      82:	d1 f7       	brne	.-12     	; 0x78 <get_csum_index+0x18>
      84:	2f 5f       	subi	r18, 0xFF	; 255
      86:	3f 4f       	sbci	r19, 0xFF	; 255
		csumindex--;
	}
	csumindex++;
	return(csumindex);
}
      88:	c9 01       	movw	r24, r18
      8a:	08 95       	ret

0000008c <change_lampid>:
	uartSW_puts(&rcvbuf[csum_index]);
	return(strcmp(csum, &rcvbuf[csum_index]));
}


void change_lampid(){
      8c:	80 e0       	ldi	r24, 0x00	; 0
      8e:	90 e0       	ldi	r25, 0x00	; 0
      90:	05 c0       	rjmp	.+10     	; 0x9c <change_lampid+0x10>
	int i=0;
	while(rcvbuf[i]!='\0'){
		lampid[i]=rcvbuf[i];
      92:	fc 01       	movw	r30, r24
      94:	ef 54       	subi	r30, 0x4F	; 79
      96:	fe 4f       	sbci	r31, 0xFE	; 254
      98:	20 83       	st	Z, r18
		i++;
      9a:	01 96       	adiw	r24, 0x01	; 1
}


void change_lampid(){
	int i=0;
	while(rcvbuf[i]!='\0'){
      9c:	fc 01       	movw	r30, r24
      9e:	e3 5f       	subi	r30, 0xF3	; 243
      a0:	fe 4f       	sbci	r31, 0xFE	; 254
      a2:	20 81       	ld	r18, Z
      a4:	22 23       	and	r18, r18
      a6:	a9 f7       	brne	.-22     	; 0x92 <change_lampid+0x6>
		lampid[i]=rcvbuf[i];
		i++;
	}
}
      a8:	08 95       	ret

000000aa <set_send_trace>:
	}
	signbuf_empty=FALSE;
}


void set_send_trace(){
      aa:	80 91 0f 01 	lds	r24, 0x010F
      ae:	80 33       	cpi	r24, 0x30	; 48
      b0:	29 f4       	brne	.+10     	; 0xbc <set_send_trace+0x12>
	if(rcvbuf[2]=='0'){
		send_trace_mode=FALSE;
      b2:	10 92 9d 01 	sts	0x019D, r1
      b6:	10 92 9c 01 	sts	0x019C, r1
      ba:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
      bc:	81 e0       	ldi	r24, 0x01	; 1
      be:	90 e0       	ldi	r25, 0x00	; 0
      c0:	90 93 9d 01 	sts	0x019D, r25
      c4:	80 93 9c 01 	sts	0x019C, r24
      c8:	08 95       	ret

000000ca <insert_in_command_buffer>:
		Schildslotsused++;
	};
	signbuf_empty = FALSE;
};

void insert_in_command_buffer(){
      ca:	08 95       	ret

000000cc <__vector_9>:
}


// Timer 0 overflow interrupt service routine
ISR(TIMER0_OVF_vect) 
{
      cc:	1f 92       	push	r1
      ce:	0f 92       	push	r0
      d0:	0f b6       	in	r0, 0x3f	; 63
      d2:	0f 92       	push	r0
      d4:	11 24       	eor	r1, r1
// Place your code here
}
      d6:	0f 90       	pop	r0
      d8:	0f be       	out	0x3f, r0	; 63
      da:	0f 90       	pop	r0
      dc:	1f 90       	pop	r1
      de:	18 95       	reti

000000e0 <send_next_ad>:

void send_next_sign(){
	uartSW_puts(schildbuffer[nextSchildShowslot]);
	nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
}
void send_next_ad(){
      e0:	20 91 a6 01 	lds	r18, 0x01A6
      e4:	30 91 a7 01 	lds	r19, 0x01A7
      e8:	88 e7       	ldi	r24, 0x78	; 120
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	ac 01       	movw	r20, r24
      ee:	24 9f       	mul	r18, r20
      f0:	c0 01       	movw	r24, r0
      f2:	25 9f       	mul	r18, r21
      f4:	90 0d       	add	r25, r0
      f6:	34 9f       	mul	r19, r20
      f8:	90 0d       	add	r25, r0
      fa:	11 24       	eor	r1, r1
      fc:	8f 58       	subi	r24, 0x8F	; 143
      fe:	9d 4f       	sbci	r25, 0xFD	; 253
     100:	28 d4       	rcall	.+2128   	; 0x952 <uartSW_puts>
	uartSW_puts(adbuffer[nextAdShowslot]);
	nextAdShowslot=(nextAdShowslot+1)%Adslotsused;
     102:	80 91 a6 01 	lds	r24, 0x01A6
     106:	90 91 a7 01 	lds	r25, 0x01A7
     10a:	60 91 a8 01 	lds	r22, 0x01A8
     10e:	70 91 a9 01 	lds	r23, 0x01A9
     112:	01 96       	adiw	r24, 0x01	; 1
     114:	84 d7       	rcall	.+3848   	; 0x101e <__divmodhi4>
     116:	90 93 a7 01 	sts	0x01A7, r25
     11a:	80 93 a6 01 	sts	0x01A6, r24
}
     11e:	08 95       	ret

00000120 <send_next_sign>:
			rcvbuf_invalid= TRUE;	
	}
}


void send_next_sign(){
     120:	20 91 a0 01 	lds	r18, 0x01A0
     124:	30 91 a1 01 	lds	r19, 0x01A1
     128:	8c e3       	ldi	r24, 0x3C	; 60
     12a:	90 e0       	ldi	r25, 0x00	; 0
     12c:	ac 01       	movw	r20, r24
     12e:	24 9f       	mul	r18, r20
     130:	c0 01       	movw	r24, r0
     132:	25 9f       	mul	r18, r21
     134:	90 0d       	add	r25, r0
     136:	34 9f       	mul	r19, r20
     138:	90 0d       	add	r25, r0
     13a:	11 24       	eor	r1, r1
     13c:	8a 54       	subi	r24, 0x4A	; 74
     13e:	9e 4f       	sbci	r25, 0xFE	; 254
     140:	08 d4       	rcall	.+2064   	; 0x952 <uartSW_puts>
	uartSW_puts(schildbuffer[nextSchildShowslot]);
	nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
     142:	80 91 a0 01 	lds	r24, 0x01A0
     146:	90 91 a1 01 	lds	r25, 0x01A1
     14a:	60 91 a2 01 	lds	r22, 0x01A2
     14e:	70 91 a3 01 	lds	r23, 0x01A3
     152:	01 96       	adiw	r24, 0x01	; 1
     154:	64 d7       	rcall	.+3784   	; 0x101e <__divmodhi4>
     156:	90 93 a1 01 	sts	0x01A1, r25
     15a:	80 93 a0 01 	sts	0x01A0, r24
}
     15e:	08 95       	ret

00000160 <calculate_overwriteslot>:
			send_trace_mode=TRUE;
	}
}


int calculate_overwriteslot(){
     160:	0f 93       	push	r16
     162:	1f 93       	push	r17
     164:	cf 93       	push	r28
     166:	df 93       	push	r29
int overwrite=nextSchildOverwriteslot;
     168:	c0 91 9e 01 	lds	r28, 0x019E
     16c:	d0 91 9f 01 	lds	r29, 0x019F
	for(int i=0; i<Schildslotsused; i++){
     170:	40 91 a2 01 	lds	r20, 0x01A2
     174:	50 91 a3 01 	lds	r21, 0x01A3
     178:	20 e0       	ldi	r18, 0x00	; 0
     17a:	30 e0       	ldi	r19, 0x00	; 0
     17c:	20 c0       	rjmp	.+64     	; 0x1be <calculate_overwriteslot+0x5e>
     17e:	c9 01       	movw	r24, r18
     180:	88 0f       	add	r24, r24
     182:	99 1f       	adc	r25, r25
     184:	f9 01       	movw	r30, r18
     186:	65 e0       	ldi	r22, 0x05	; 5
     188:	ee 0f       	add	r30, r30
     18a:	ff 1f       	adc	r31, r31
     18c:	6a 95       	dec	r22
     18e:	e1 f7       	brne	.-8      	; 0x188 <calculate_overwriteslot+0x28>
     190:	e8 1b       	sub	r30, r24
     192:	f9 0b       	sbc	r31, r25
     194:	ee 0f       	add	r30, r30
     196:	ff 1f       	adc	r31, r31
     198:	e8 54       	subi	r30, 0x48	; 72
     19a:	fe 4f       	sbci	r31, 0xFE	; 254
     19c:	af e0       	ldi	r26, 0x0F	; 15
     19e:	b1 e0       	ldi	r27, 0x01	; 1
		for(int j=2; i<7; j++){
			if(schildbuffer[i][j]==rcvbuf[j]){
     1a0:	90 81       	ld	r25, Z
     1a2:	8c 91       	ld	r24, X
     1a4:	98 17       	cp	r25, r24
     1a6:	49 f4       	brne	.+18     	; 0x1ba <calculate_overwriteslot+0x5a>
				if(schildbuffer[i][j]=='|'){
     1a8:	9c 37       	cpi	r25, 0x7C	; 124
     1aa:	09 f4       	brne	.+2      	; 0x1ae <calculate_overwriteslot+0x4e>
     1ac:	e9 01       	movw	r28, r18
     1ae:	31 96       	adiw	r30, 0x01	; 1
     1b0:	11 96       	adiw	r26, 0x01	; 1
     1b2:	f6 cf       	rjmp	.-20     	; 0x1a0 <calculate_overwriteslot+0x40>


int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
		for(int j=2; i<7; j++){
     1b4:	27 30       	cpi	r18, 0x07	; 7
     1b6:	31 05       	cpc	r19, r1
     1b8:	14 f3       	brlt	.-60     	; 0x17e <calculate_overwriteslot+0x1e>
}


int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
     1ba:	2f 5f       	subi	r18, 0xFF	; 255
     1bc:	3f 4f       	sbci	r19, 0xFF	; 255
     1be:	24 17       	cp	r18, r20
     1c0:	35 07       	cpc	r19, r21
     1c2:	c4 f3       	brlt	.-16     	; 0x1b4 <calculate_overwriteslot+0x54>
			}	else{
					break;
			}
		}
	}
	sprintf(tempstring, "write to slot %d ", overwrite);
     1c4:	df 93       	push	r29
     1c6:	cf 93       	push	r28
     1c8:	80 e6       	ldi	r24, 0x60	; 96
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	9f 93       	push	r25
     1ce:	8f 93       	push	r24
     1d0:	01 e6       	ldi	r16, 0x61	; 97
     1d2:	13 e0       	ldi	r17, 0x03	; 3
     1d4:	1f 93       	push	r17
     1d6:	0f 93       	push	r16
     1d8:	92 d4       	rcall	.+2340   	; 0xafe <sprintf>
	uartSW_puts(tempstring);
     1da:	c8 01       	movw	r24, r16
     1dc:	ba d3       	rcall	.+1908   	; 0x952 <uartSW_puts>
     1de:	8d b7       	in	r24, 0x3d	; 61
     1e0:	9e b7       	in	r25, 0x3e	; 62
     1e2:	06 96       	adiw	r24, 0x06	; 6
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	f8 94       	cli
     1e8:	9e bf       	out	0x3e, r25	; 62
     1ea:	0f be       	out	0x3f, r0	; 63
     1ec:	8d bf       	out	0x3d, r24	; 61
	return(overwrite);
}
     1ee:	ce 01       	movw	r24, r28
     1f0:	df 91       	pop	r29
     1f2:	cf 91       	pop	r28
     1f4:	1f 91       	pop	r17
     1f6:	0f 91       	pop	r16
     1f8:	08 95       	ret

000001fa <clear_buffers>:
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
	uart_puts(tempstring);
	_delay_ms(10);
}

void clear_buffers(){
     1fa:	0f 93       	push	r16
     1fc:	1f 93       	push	r17
	signbuf_empty = TRUE;
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	90 93 86 01 	sts	0x0186, r25
     206:	80 93 85 01 	sts	0x0185, r24
	nextSchildOverwriteslot=0;
     20a:	10 92 9f 01 	sts	0x019F, r1
     20e:	10 92 9e 01 	sts	0x019E, r1
	nextSchildShowslot=0;
     212:	10 92 a1 01 	sts	0x01A1, r1
     216:	10 92 a0 01 	sts	0x01A0, r1
	Schildslotsused=0;
     21a:	10 92 a3 01 	sts	0x01A3, r1
     21e:	10 92 a2 01 	sts	0x01A2, r1

	adbuf_empty = TRUE;
     222:	90 93 88 01 	sts	0x0188, r25
     226:	80 93 87 01 	sts	0x0187, r24
	nextAdShowslot=0;
     22a:	10 92 a7 01 	sts	0x01A7, r1
     22e:	10 92 a6 01 	sts	0x01A6, r1
	nextAdOverwriteslot=0;
     232:	10 92 a5 01 	sts	0x01A5, r1
     236:	10 92 a4 01 	sts	0x01A4, r1
	Adslotsused=0;
     23a:	10 92 a9 01 	sts	0x01A9, r1
     23e:	10 92 a8 01 	sts	0x01A8, r1
	#ifdef DEBUG
	sprintf(tempstring, "BUFFERS CLEARED \r\n");
     242:	01 e6       	ldi	r16, 0x61	; 97
     244:	13 e0       	ldi	r17, 0x03	; 3
     246:	62 e7       	ldi	r22, 0x72	; 114
     248:	70 e0       	ldi	r23, 0x00	; 0
     24a:	c8 01       	movw	r24, r16
     24c:	51 d4       	rcall	.+2210   	; 0xaf0 <strcpy>
	uartSW_puts(tempstring);
     24e:	c8 01       	movw	r24, r16
     250:	80 d3       	rcall	.+1792   	; 0x952 <uartSW_puts>
	#endif
};
     252:	1f 91       	pop	r17
     254:	0f 91       	pop	r16
     256:	08 95       	ret

00000258 <__vector_11>:
/// ****************************************
/// ******    ISR RX           *************
/// ****************************************

ISR(USART_RXC_vect)
{
     258:	1f 92       	push	r1
     25a:	0f 92       	push	r0
     25c:	0f b6       	in	r0, 0x3f	; 63
     25e:	0f 92       	push	r0
     260:	11 24       	eor	r1, r1
     262:	2f 93       	push	r18
     264:	3f 93       	push	r19
     266:	4f 93       	push	r20
     268:	5f 93       	push	r21
     26a:	6f 93       	push	r22
     26c:	7f 93       	push	r23
     26e:	8f 93       	push	r24
     270:	9f 93       	push	r25
     272:	af 93       	push	r26
     274:	bf 93       	push	r27
     276:	ef 93       	push	r30
     278:	ff 93       	push	r31
// Code to be executed when the USART receives a byte here
	char tempchar=uart_getc();
     27a:	2c d3       	rcall	.+1624   	; 0x8d4 <uart_getc>
     27c:	28 2f       	mov	r18, r24

	if(!setupmode){
     27e:	80 91 89 01 	lds	r24, 0x0189
     282:	90 91 8a 01 	lds	r25, 0x018A
     286:	89 2b       	or	r24, r25
     288:	09 f0       	breq	.+2      	; 0x28c <__vector_11+0x34>
     28a:	4c c0       	rjmp	.+152    	; 0x324 <__vector_11+0xcc>
		switch (tempchar) {
     28c:	2c 33       	cpi	r18, 0x3C	; 60
     28e:	39 f0       	breq	.+14     	; 0x29e <__vector_11+0x46>
     290:	a0 91 8c 01 	lds	r26, 0x018C
     294:	b0 91 8d 01 	lds	r27, 0x018D
     298:	2e 33       	cpi	r18, 0x3E	; 62
     29a:	89 f5       	brne	.+98     	; 0x2fe <__vector_11+0xa6>
     29c:	0d c0       	rjmp	.+26     	; 0x2b8 <__vector_11+0x60>
			case '<': 	{
				if (rcvbuf_receiving){
     29e:	80 91 96 01 	lds	r24, 0x0196
     2a2:	90 91 97 01 	lds	r25, 0x0197
     2a6:	89 2b       	or	r24, r25
     2a8:	19 f5       	brne	.+70     	; 0x2f0 <__vector_11+0x98>
					rcvbuf_invalid = TRUE;
				}
				else {
					rcvbuf_receiving = TRUE;
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	90 e0       	ldi	r25, 0x00	; 0
     2ae:	90 93 97 01 	sts	0x0197, r25
     2b2:	80 93 96 01 	sts	0x0196, r24
     2b6:	17 c0       	rjmp	.+46     	; 0x2e6 <__vector_11+0x8e>
					rcvbuf_iterator = 0;
				}
				break;
			}
			case '>': 	{
				if(rcvbuf_iterator<RCVBUFSIZE){
     2b8:	a8 37       	cpi	r26, 0x78	; 120
     2ba:	b1 05       	cpc	r27, r1
     2bc:	cc f4       	brge	.+50     	; 0x2f0 <__vector_11+0x98>
					if(rcvbuf_receiving){
     2be:	80 91 96 01 	lds	r24, 0x0196
     2c2:	90 91 97 01 	lds	r25, 0x0197
     2c6:	89 2b       	or	r24, r25
     2c8:	09 f4       	brne	.+2      	; 0x2cc <__vector_11+0x74>
     2ca:	3f c0       	rjmp	.+126    	; 0x34a <__vector_11+0xf2>
						packet_received = TRUE;
     2cc:	81 e0       	ldi	r24, 0x01	; 1
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	90 93 9b 01 	sts	0x019B, r25
     2d4:	80 93 9a 01 	sts	0x019A, r24
						rcvbuf_receiving = FALSE;
     2d8:	10 92 97 01 	sts	0x0197, r1
     2dc:	10 92 96 01 	sts	0x0196, r1
						rcvbuf[rcvbuf_iterator]='\0';
     2e0:	a3 5f       	subi	r26, 0xF3	; 243
     2e2:	be 4f       	sbci	r27, 0xFE	; 254
     2e4:	1c 92       	st	X, r1
						rcvbuf_iterator=0;
     2e6:	10 92 8d 01 	sts	0x018D, r1
     2ea:	10 92 8c 01 	sts	0x018C, r1
     2ee:	2d c0       	rjmp	.+90     	; 0x34a <__vector_11+0xf2>
					}
				}
				else{
					rcvbuf_invalid = TRUE;
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	90 93 99 01 	sts	0x0199, r25
     2f8:	80 93 98 01 	sts	0x0198, r24
     2fc:	26 c0       	rjmp	.+76     	; 0x34a <__vector_11+0xf2>
				}
				break;
			}

			default:	{	
				if(rcvbuf_iterator<RCVBUFSIZE && !packet_received){
     2fe:	a8 37       	cpi	r26, 0x78	; 120
     300:	b1 05       	cpc	r27, r1
     302:	1c f5       	brge	.+70     	; 0x34a <__vector_11+0xf2>
     304:	80 91 9a 01 	lds	r24, 0x019A
     308:	90 91 9b 01 	lds	r25, 0x019B
     30c:	89 2b       	or	r24, r25
     30e:	e9 f4       	brne	.+58     	; 0x34a <__vector_11+0xf2>
					rcvbuf[rcvbuf_iterator]=tempchar;
     310:	fd 01       	movw	r30, r26
     312:	e3 5f       	subi	r30, 0xF3	; 243
     314:	fe 4f       	sbci	r31, 0xFE	; 254
     316:	20 83       	st	Z, r18
					rcvbuf_iterator++;
     318:	11 96       	adiw	r26, 0x01	; 1
     31a:	b0 93 8d 01 	sts	0x018D, r27
     31e:	a0 93 8c 01 	sts	0x018C, r26
     322:	13 c0       	rjmp	.+38     	; 0x34a <__vector_11+0xf2>
					//rcvbuf_invalid = TRUE;
				}
			}
		}
	}	else{
			if(tempchar!='O' && tempchar!='K' && tempchar!='\r'){
     324:	2f 34       	cpi	r18, 0x4F	; 79
     326:	89 f0       	breq	.+34     	; 0x34a <__vector_11+0xf2>
     328:	2b 34       	cpi	r18, 0x4B	; 75
     32a:	79 f0       	breq	.+30     	; 0x34a <__vector_11+0xf2>
     32c:	2d 30       	cpi	r18, 0x0D	; 13
     32e:	69 f0       	breq	.+26     	; 0x34a <__vector_11+0xf2>
				rcvbuf[rcvbuf_iterator]=tempchar;
     330:	80 91 8c 01 	lds	r24, 0x018C
     334:	90 91 8d 01 	lds	r25, 0x018D
     338:	fc 01       	movw	r30, r24
     33a:	e3 5f       	subi	r30, 0xF3	; 243
     33c:	fe 4f       	sbci	r31, 0xFE	; 254
     33e:	20 83       	st	Z, r18
				rcvbuf_iterator++;
     340:	01 96       	adiw	r24, 0x01	; 1
     342:	90 93 8d 01 	sts	0x018D, r25
     346:	80 93 8c 01 	sts	0x018C, r24
			}
		}
}
     34a:	ff 91       	pop	r31
     34c:	ef 91       	pop	r30
     34e:	bf 91       	pop	r27
     350:	af 91       	pop	r26
     352:	9f 91       	pop	r25
     354:	8f 91       	pop	r24
     356:	7f 91       	pop	r23
     358:	6f 91       	pop	r22
     35a:	5f 91       	pop	r21
     35c:	4f 91       	pop	r20
     35e:	3f 91       	pop	r19
     360:	2f 91       	pop	r18
     362:	0f 90       	pop	r0
     364:	0f be       	out	0x3f, r0	; 63
     366:	0f 90       	pop	r0
     368:	1f 90       	pop	r1
     36a:	18 95       	reti

0000036c <insert_in_pricetag_buffer>:
		Adslotsused++;
	};
	adbuf_empty = FALSE;
};

void insert_in_pricetag_buffer(){
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
	int overwriteslot=calculate_overwriteslot();
     370:	f7 de       	rcall	.-530    	; 0x160 <calculate_overwriteslot>
     372:	ec 01       	movw	r28, r24
	strcpy(schildbuffer[overwriteslot],rcvbuf);
     374:	8c e3       	ldi	r24, 0x3C	; 60
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	9c 01       	movw	r18, r24
     37a:	c2 9f       	mul	r28, r18
     37c:	c0 01       	movw	r24, r0
     37e:	c3 9f       	mul	r28, r19
     380:	90 0d       	add	r25, r0
     382:	d2 9f       	mul	r29, r18
     384:	90 0d       	add	r25, r0
     386:	11 24       	eor	r1, r1
     388:	6d e0       	ldi	r22, 0x0D	; 13
     38a:	71 e0       	ldi	r23, 0x01	; 1
     38c:	8a 54       	subi	r24, 0x4A	; 74
     38e:	9e 4f       	sbci	r25, 0xFE	; 254
     390:	af d3       	rcall	.+1886   	; 0xaf0 <strcpy>
	nextSchildOverwriteslot=(overwriteslot+1)%SCHILDBUFFERMAXSLOTS;
     392:	ce 01       	movw	r24, r28
     394:	01 96       	adiw	r24, 0x01	; 1
     396:	63 e0       	ldi	r22, 0x03	; 3
     398:	70 e0       	ldi	r23, 0x00	; 0
     39a:	41 d6       	rcall	.+3202   	; 0x101e <__divmodhi4>
     39c:	90 93 9f 01 	sts	0x019F, r25
     3a0:	80 93 9e 01 	sts	0x019E, r24
	if(Schildslotsused<SCHILDBUFFERMAXSLOTS && (overwriteslot>=Schildslotsused)){
     3a4:	80 91 a2 01 	lds	r24, 0x01A2
     3a8:	90 91 a3 01 	lds	r25, 0x01A3
     3ac:	83 30       	cpi	r24, 0x03	; 3
     3ae:	91 05       	cpc	r25, r1
     3b0:	44 f4       	brge	.+16     	; 0x3c2 <insert_in_pricetag_buffer+0x56>
     3b2:	c8 17       	cp	r28, r24
     3b4:	d9 07       	cpc	r29, r25
     3b6:	2c f0       	brlt	.+10     	; 0x3c2 <insert_in_pricetag_buffer+0x56>
		Schildslotsused++;
     3b8:	01 96       	adiw	r24, 0x01	; 1
     3ba:	90 93 a3 01 	sts	0x01A3, r25
     3be:	80 93 a2 01 	sts	0x01A2, r24
	};
	signbuf_empty = FALSE;
     3c2:	10 92 86 01 	sts	0x0186, r1
     3c6:	10 92 85 01 	sts	0x0185, r1
};
     3ca:	df 91       	pop	r29
     3cc:	cf 91       	pop	r28
     3ce:	08 95       	ret

000003d0 <insert_in_ad_buffer>:
	sprintf(tempstring, "write to slot %d ", overwrite);
	uartSW_puts(tempstring);
	return(overwrite);
}

void insert_in_ad_buffer(){
     3d0:	20 91 a4 01 	lds	r18, 0x01A4
     3d4:	30 91 a5 01 	lds	r19, 0x01A5
     3d8:	88 e7       	ldi	r24, 0x78	; 120
     3da:	90 e0       	ldi	r25, 0x00	; 0
     3dc:	ac 01       	movw	r20, r24
     3de:	24 9f       	mul	r18, r20
     3e0:	c0 01       	movw	r24, r0
     3e2:	25 9f       	mul	r18, r21
     3e4:	90 0d       	add	r25, r0
     3e6:	34 9f       	mul	r19, r20
     3e8:	90 0d       	add	r25, r0
     3ea:	11 24       	eor	r1, r1
     3ec:	6d e0       	ldi	r22, 0x0D	; 13
     3ee:	71 e0       	ldi	r23, 0x01	; 1
     3f0:	8f 58       	subi	r24, 0x8F	; 143
     3f2:	9d 4f       	sbci	r25, 0xFD	; 253
     3f4:	7d d3       	rcall	.+1786   	; 0xaf0 <strcpy>
	strcpy(adbuffer[nextAdOverwriteslot],rcvbuf);
	nextAdOverwriteslot=(nextAdOverwriteslot+1)%ADBUFFERMAXSLOTS;
     3f6:	80 91 a4 01 	lds	r24, 0x01A4
     3fa:	90 91 a5 01 	lds	r25, 0x01A5
     3fe:	01 96       	adiw	r24, 0x01	; 1
     400:	62 e0       	ldi	r22, 0x02	; 2
     402:	70 e0       	ldi	r23, 0x00	; 0
     404:	0c d6       	rcall	.+3096   	; 0x101e <__divmodhi4>
     406:	9c 01       	movw	r18, r24
     408:	90 93 a5 01 	sts	0x01A5, r25
     40c:	80 93 a4 01 	sts	0x01A4, r24
	if((Adslotsused<ADBUFFERMAXSLOTS)&&(nextAdOverwriteslot>=Adslotsused)){
     410:	80 91 a8 01 	lds	r24, 0x01A8
     414:	90 91 a9 01 	lds	r25, 0x01A9
     418:	82 30       	cpi	r24, 0x02	; 2
     41a:	91 05       	cpc	r25, r1
     41c:	44 f4       	brge	.+16     	; 0x42e <insert_in_ad_buffer+0x5e>
     41e:	28 17       	cp	r18, r24
     420:	39 07       	cpc	r19, r25
     422:	2c f0       	brlt	.+10     	; 0x42e <insert_in_ad_buffer+0x5e>
		Adslotsused++;
     424:	01 96       	adiw	r24, 0x01	; 1
     426:	90 93 a9 01 	sts	0x01A9, r25
     42a:	80 93 a8 01 	sts	0x01A8, r24
	};
	adbuf_empty = FALSE;
     42e:	10 92 88 01 	sts	0x0188, r1
     432:	10 92 87 01 	sts	0x0187, r1
};
     436:	08 95       	ret

00000438 <forwardPacketThroughSignbuffer>:
		i++;
	}
}


void forwardPacketThroughSignbuffer(){
     438:	20 91 9e 01 	lds	r18, 0x019E
     43c:	30 91 9f 01 	lds	r19, 0x019F
     440:	8c e3       	ldi	r24, 0x3C	; 60
     442:	90 e0       	ldi	r25, 0x00	; 0
     444:	ac 01       	movw	r20, r24
     446:	24 9f       	mul	r18, r20
     448:	c0 01       	movw	r24, r0
     44a:	25 9f       	mul	r18, r21
     44c:	90 0d       	add	r25, r0
     44e:	34 9f       	mul	r19, r20
     450:	90 0d       	add	r25, r0
     452:	11 24       	eor	r1, r1
     454:	6d e0       	ldi	r22, 0x0D	; 13
     456:	71 e0       	ldi	r23, 0x01	; 1
     458:	8a 54       	subi	r24, 0x4A	; 74
     45a:	9e 4f       	sbci	r25, 0xFE	; 254
     45c:	49 d3       	rcall	.+1682   	; 0xaf0 <strcpy>
	strcpy(schildbuffer[nextSchildOverwriteslot], rcvbuf);
	nextSchildOverwriteslot=(nextSchildOverwriteslot+1)%SCHILDBUFFERMAXSLOTS;
     45e:	80 91 9e 01 	lds	r24, 0x019E
     462:	90 91 9f 01 	lds	r25, 0x019F
     466:	01 96       	adiw	r24, 0x01	; 1
     468:	63 e0       	ldi	r22, 0x03	; 3
     46a:	70 e0       	ldi	r23, 0x00	; 0
     46c:	d8 d5       	rcall	.+2992   	; 0x101e <__divmodhi4>
     46e:	90 93 9f 01 	sts	0x019F, r25
     472:	80 93 9e 01 	sts	0x019E, r24
	if(Schildslotsused<SCHILDBUFFERMAXSLOTS){
     476:	80 91 a2 01 	lds	r24, 0x01A2
     47a:	90 91 a3 01 	lds	r25, 0x01A3
     47e:	83 30       	cpi	r24, 0x03	; 3
     480:	91 05       	cpc	r25, r1
     482:	2c f4       	brge	.+10     	; 0x48e <__stack+0x2f>
		Schildslotsused++;
     484:	01 96       	adiw	r24, 0x01	; 1
     486:	90 93 a3 01 	sts	0x01A3, r25
     48a:	80 93 a2 01 	sts	0x01A2, r24
	}
	signbuf_empty=FALSE;
     48e:	10 92 86 01 	sts	0x0186, r1
     492:	10 92 85 01 	sts	0x0185, r1
}
     496:	08 95       	ret

00000498 <calculate_csum>:
}

////////////////////////////////
//// calculates csum
////////////////////////////////
void calculate_csum(int csumindex){
     498:	0f 93       	push	r16
     49a:	1f 93       	push	r17
     49c:	bc 01       	movw	r22, r24
     49e:	40 e0       	ldi	r20, 0x00	; 0
     4a0:	50 e0       	ldi	r21, 0x00	; 0
     4a2:	20 e0       	ldi	r18, 0x00	; 0
     4a4:	30 e0       	ldi	r19, 0x00	; 0
     4a6:	08 c0       	rjmp	.+16     	; 0x4b8 <calculate_csum+0x20>
	int tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
		tmpcsum+=rcvbuf[i];
     4a8:	f9 01       	movw	r30, r18
     4aa:	e3 5f       	subi	r30, 0xF3	; 243
     4ac:	fe 4f       	sbci	r31, 0xFE	; 254
     4ae:	80 81       	ld	r24, Z
     4b0:	48 0f       	add	r20, r24
     4b2:	51 1d       	adc	r21, r1
		i++;
     4b4:	2f 5f       	subi	r18, 0xFF	; 255
     4b6:	3f 4f       	sbci	r19, 0xFF	; 255
////////////////////////////////
void calculate_csum(int csumindex){
	int tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
     4b8:	26 17       	cp	r18, r22
     4ba:	37 07       	cpc	r19, r23
     4bc:	ac f3       	brlt	.-22     	; 0x4a8 <calculate_csum+0x10>
		tmpcsum+=rcvbuf[i];
		i++;
	}
	sprintf(tempstring, "%d", tmpcsum);
     4be:	5f 93       	push	r21
     4c0:	4f 93       	push	r20
     4c2:	85 e8       	ldi	r24, 0x85	; 133
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	9f 93       	push	r25
     4c8:	8f 93       	push	r24
     4ca:	01 e6       	ldi	r16, 0x61	; 97
     4cc:	13 e0       	ldi	r17, 0x03	; 3
     4ce:	1f 93       	push	r17
     4d0:	0f 93       	push	r16
     4d2:	15 d3       	rcall	.+1578   	; 0xafe <sprintf>
	strcpy(csum, tempstring);
     4d4:	b8 01       	movw	r22, r16
     4d6:	8a e6       	ldi	r24, 0x6A	; 106
     4d8:	92 e0       	ldi	r25, 0x02	; 2
     4da:	0a d3       	rcall	.+1556   	; 0xaf0 <strcpy>
     4dc:	8d b7       	in	r24, 0x3d	; 61
     4de:	9e b7       	in	r25, 0x3e	; 62
     4e0:	06 96       	adiw	r24, 0x06	; 6
     4e2:	0f b6       	in	r0, 0x3f	; 63
     4e4:	f8 94       	cli
     4e6:	9e bf       	out	0x3e, r25	; 62
     4e8:	0f be       	out	0x3f, r0	; 63
     4ea:	8d bf       	out	0x3d, r24	; 61
}
     4ec:	1f 91       	pop	r17
     4ee:	0f 91       	pop	r16
     4f0:	08 95       	ret

000004f2 <checksum_failed>:

int checksum_failed(){
     4f2:	0f 93       	push	r16
     4f4:	1f 93       	push	r17
     4f6:	20 e0       	ldi	r18, 0x00	; 0
     4f8:	30 e0       	ldi	r19, 0x00	; 0
     4fa:	02 c0       	rjmp	.+4      	; 0x500 <checksum_failed+0xe>


int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
     4fc:	2f 5f       	subi	r18, 0xFF	; 255
     4fe:	3f 4f       	sbci	r19, 0xFF	; 255



int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
     500:	f9 01       	movw	r30, r18
     502:	e3 5f       	subi	r30, 0xF3	; 243
     504:	fe 4f       	sbci	r31, 0xFE	; 254
     506:	80 81       	ld	r24, Z
     508:	88 23       	and	r24, r24
     50a:	c1 f7       	brne	.-16     	; 0x4fc <checksum_failed+0xa>
     50c:	02 c0       	rjmp	.+4      	; 0x512 <checksum_failed+0x20>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
     50e:	21 50       	subi	r18, 0x01	; 1
     510:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
     512:	80 81       	ld	r24, Z
     514:	31 97       	sbiw	r30, 0x01	; 1
     516:	8c 37       	cpi	r24, 0x7C	; 124
     518:	d1 f7       	brne	.-12     	; 0x50e <checksum_failed+0x1c>
		csumindex--;
	}
	csumindex++;
     51a:	89 01       	movw	r16, r18
     51c:	0f 5f       	subi	r16, 0xFF	; 255
     51e:	1f 4f       	sbci	r17, 0xFF	; 255
	strcpy(csum, tempstring);
}

int checksum_failed(){
	int csum_index=get_csum_index();
	calculate_csum(csum_index);
     520:	c8 01       	movw	r24, r16
     522:	ba df       	rcall	.-140    	; 0x498 <calculate_csum>
	uartSW_puts(csum);
     524:	8a e6       	ldi	r24, 0x6A	; 106
     526:	92 e0       	ldi	r25, 0x02	; 2
     528:	14 d2       	rcall	.+1064   	; 0x952 <uartSW_puts>
	uartSW_putc(';');
     52a:	8b e3       	ldi	r24, 0x3B	; 59
     52c:	f8 d1       	rcall	.+1008   	; 0x91e <uartSW_putc>
	uartSW_puts(&rcvbuf[csum_index]);
     52e:	03 5f       	subi	r16, 0xF3	; 243
     530:	1e 4f       	sbci	r17, 0xFE	; 254
     532:	c8 01       	movw	r24, r16
     534:	0e d2       	rcall	.+1052   	; 0x952 <uartSW_puts>
	return(strcmp(csum, &rcvbuf[csum_index]));
     536:	b8 01       	movw	r22, r16
     538:	8a e6       	ldi	r24, 0x6A	; 106
     53a:	92 e0       	ldi	r25, 0x02	; 2
     53c:	d0 d2       	rcall	.+1440   	; 0xade <strcmp>
}
     53e:	1f 91       	pop	r17
     540:	0f 91       	pop	r16
     542:	08 95       	ret

00000544 <process_packet>:
};

void insert_in_command_buffer(){
};

void process_packet(){
     544:	d6 df       	rcall	.-84     	; 0x4f2 <checksum_failed>
     546:	89 2b       	or	r24, r25
     548:	09 f0       	breq	.+2      	; 0x54c <process_packet+0x8>
     54a:	41 c0       	rjmp	.+130    	; 0x5ce <process_packet+0x8a>
	if(!checksum_failed()){
		switch (rcvbuf[0]){
     54c:	80 91 0d 01 	lds	r24, 0x010D
     550:	84 33       	cpi	r24, 0x34	; 52
     552:	09 f4       	brne	.+2      	; 0x556 <process_packet+0x12>
     554:	47 c0       	rjmp	.+142    	; 0x5e4 <process_packet+0xa0>
     556:	85 33       	cpi	r24, 0x35	; 53
     558:	38 f4       	brcc	.+14     	; 0x568 <process_packet+0x24>
     55a:	82 33       	cpi	r24, 0x32	; 50
     55c:	f9 f0       	breq	.+62     	; 0x59c <process_packet+0x58>
     55e:	83 33       	cpi	r24, 0x33	; 51
     560:	f8 f4       	brcc	.+62     	; 0x5a0 <process_packet+0x5c>
     562:	81 33       	cpi	r24, 0x31	; 49
     564:	69 f5       	brne	.+90     	; 0x5c0 <process_packet+0x7c>
     566:	0a c0       	rjmp	.+20     	; 0x57c <process_packet+0x38>
     568:	86 33       	cpi	r24, 0x36	; 54
     56a:	e1 f1       	breq	.+120    	; 0x5e4 <process_packet+0xa0>
     56c:	86 33       	cpi	r24, 0x36	; 54
     56e:	18 f0       	brcs	.+6      	; 0x576 <process_packet+0x32>
     570:	87 33       	cpi	r24, 0x37	; 55
     572:	31 f5       	brne	.+76     	; 0x5c0 <process_packet+0x7c>
     574:	23 c0       	rjmp	.+70     	; 0x5bc <process_packet+0x78>
     576:	80 e0       	ldi	r24, 0x00	; 0
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	19 c0       	rjmp	.+50     	; 0x5ae <process_packet+0x6a>
	signbuf_empty=FALSE;
}


void set_send_trace(){
	if(rcvbuf[2]=='0'){
     57c:	80 91 0f 01 	lds	r24, 0x010F
     580:	80 33       	cpi	r24, 0x30	; 48
     582:	29 f4       	brne	.+10     	; 0x58e <process_packet+0x4a>
		send_trace_mode=FALSE;
     584:	10 92 9d 01 	sts	0x019D, r1
     588:	10 92 9c 01 	sts	0x019C, r1
     58c:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	90 93 9d 01 	sts	0x019D, r25
     596:	80 93 9c 01 	sts	0x019C, r24
     59a:	08 95       	ret
									set_send_trace();
									break;
								}
		// set ad packet
			case '2':	{
									insert_in_ad_buffer();
     59c:	19 df       	rcall	.-462    	; 0x3d0 <insert_in_ad_buffer>
     59e:	08 95       	ret
									break;
								}
		// clear buffer / reset lamp
			case '3': {
									clear_buffers();
     5a0:	2c de       	rcall	.-936    	; 0x1fa <clear_buffers>
     5a2:	08 95       	ret


void change_lampid(){
	int i=0;
	while(rcvbuf[i]!='\0'){
		lampid[i]=rcvbuf[i];
     5a4:	fc 01       	movw	r30, r24
     5a6:	ef 54       	subi	r30, 0x4F	; 79
     5a8:	fe 4f       	sbci	r31, 0xFE	; 254
     5aa:	20 83       	st	Z, r18
		i++;
     5ac:	01 96       	adiw	r24, 0x01	; 1
}


void change_lampid(){
	int i=0;
	while(rcvbuf[i]!='\0'){
     5ae:	fc 01       	movw	r30, r24
     5b0:	e3 5f       	subi	r30, 0xF3	; 243
     5b2:	fe 4f       	sbci	r31, 0xFE	; 254
     5b4:	20 81       	ld	r18, Z
     5b6:	22 23       	and	r18, r18
     5b8:	a9 f7       	brne	.-22     	; 0x5a4 <process_packet+0x60>
     5ba:	08 95       	ret
									insert_in_command_buffer();
									break;
								}
		// set pricetag packet
			case '7':	{
									insert_in_pricetag_buffer();
     5bc:	d7 de       	rcall	.-594    	; 0x36c <insert_in_pricetag_buffer>
     5be:	08 95       	ret
									break;
								}
			default:	{
									rcvbuf_invalid= TRUE;
     5c0:	81 e0       	ldi	r24, 0x01	; 1
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	90 93 99 01 	sts	0x0199, r25
     5c8:	80 93 98 01 	sts	0x0198, r24
     5cc:	08 95       	ret
								}
		}
	} else {
			uartSW_puts(csum);
     5ce:	8a e6       	ldi	r24, 0x6A	; 106
     5d0:	92 e0       	ldi	r25, 0x02	; 2
     5d2:	bf d1       	rcall	.+894    	; 0x952 <uartSW_puts>
			uartSW_putc('?');
     5d4:	8f e3       	ldi	r24, 0x3F	; 63
     5d6:	a3 d1       	rcall	.+838    	; 0x91e <uartSW_putc>
			rcvbuf_invalid= TRUE;	
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	90 93 99 01 	sts	0x0199, r25
     5e0:	80 93 98 01 	sts	0x0198, r24
     5e4:	08 95       	ret

000005e6 <init_lamp>:


///////////////////////////////////////////
/// gets lampid
///////////////////////////////////////////
void init_lamp(){
     5e6:	0f 93       	push	r16
     5e8:	1f 93       	push	r17
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     5ea:	00 e0       	ldi	r16, 0x00	; 0
     5ec:	14 e2       	ldi	r17, 0x24	; 36
     5ee:	c8 01       	movw	r24, r16
     5f0:	01 97       	sbiw	r24, 0x01	; 1
     5f2:	f1 f7       	brne	.-4      	; 0x5f0 <init_lamp+0xa>
	_delay_ms(20);
	sprintf(tempstring, "+++");
     5f4:	68 e8       	ldi	r22, 0x88	; 136
     5f6:	70 e0       	ldi	r23, 0x00	; 0
     5f8:	81 e6       	ldi	r24, 0x61	; 97
     5fa:	93 e0       	ldi	r25, 0x03	; 3
     5fc:	79 d2       	rcall	.+1266   	; 0xaf0 <strcpy>
	uart_puts(tempstring);
     5fe:	81 e6       	ldi	r24, 0x61	; 97
     600:	93 e0       	ldi	r25, 0x03	; 3
     602:	5e d1       	rcall	.+700    	; 0x8c0 <uart_puts>
     604:	c8 01       	movw	r24, r16
     606:	01 97       	sbiw	r24, 0x01	; 1
     608:	f1 f7       	brne	.-4      	; 0x606 <init_lamp+0x20>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
     60a:	6c e8       	ldi	r22, 0x8C	; 140
     60c:	70 e0       	ldi	r23, 0x00	; 0
     60e:	81 e6       	ldi	r24, 0x61	; 97
     610:	93 e0       	ldi	r25, 0x03	; 3
     612:	6e d2       	rcall	.+1244   	; 0xaf0 <strcpy>
	uart_puts(tempstring);
     614:	81 e6       	ldi	r24, 0x61	; 97
     616:	93 e0       	ldi	r25, 0x03	; 3
     618:	53 d1       	rcall	.+678    	; 0x8c0 <uart_puts>
     61a:	80 e1       	ldi	r24, 0x10	; 16
     61c:	97 e2       	ldi	r25, 0x27	; 39
     61e:	2e e2       	ldi	r18, 0x2E	; 46
     620:	30 e0       	ldi	r19, 0x00	; 0
     622:	f9 01       	movw	r30, r18
     624:	31 97       	sbiw	r30, 0x01	; 1
     626:	f1 f7       	brne	.-4      	; 0x624 <init_lamp+0x3e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     628:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     62a:	d9 f7       	brne	.-10     	; 0x622 <init_lamp+0x3c>
	_delay_ms(1000);
	rcvbuf[rcvbuf_iterator]='\0';
     62c:	e0 91 8c 01 	lds	r30, 0x018C
     630:	f0 91 8d 01 	lds	r31, 0x018D
     634:	e3 5f       	subi	r30, 0xF3	; 243
     636:	fe 4f       	sbci	r31, 0xFE	; 254
     638:	10 82       	st	Z, r1
     63a:	20 e0       	ldi	r18, 0x00	; 0
     63c:	30 e0       	ldi	r19, 0x00	; 0
	for(int i=0; i<5; i++){
		lampid[i]=rcvbuf[i];
     63e:	f9 01       	movw	r30, r18
     640:	e3 5f       	subi	r30, 0xF3	; 243
     642:	fe 4f       	sbci	r31, 0xFE	; 254
     644:	80 81       	ld	r24, Z
     646:	f9 01       	movw	r30, r18
     648:	ef 54       	subi	r30, 0x4F	; 79
     64a:	fe 4f       	sbci	r31, 0xFE	; 254
     64c:	80 83       	st	Z, r24
		if(rcvbuf[i]=='\0') break;
     64e:	88 23       	and	r24, r24
     650:	29 f0       	breq	.+10     	; 0x65c <init_lamp+0x76>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
	uart_puts(tempstring);
	_delay_ms(1000);
	rcvbuf[rcvbuf_iterator]='\0';
	for(int i=0; i<5; i++){
     652:	2f 5f       	subi	r18, 0xFF	; 255
     654:	3f 4f       	sbci	r19, 0xFF	; 255
     656:	25 30       	cpi	r18, 0x05	; 5
     658:	31 05       	cpc	r19, r1
     65a:	89 f7       	brne	.-30     	; 0x63e <init_lamp+0x58>
		lampid[i]=rcvbuf[i];
		if(rcvbuf[i]=='\0') break;
	}
	uartSW_puts(lampid);
     65c:	81 eb       	ldi	r24, 0xB1	; 177
     65e:	91 e0       	ldi	r25, 0x01	; 1
     660:	78 d1       	rcall	.+752    	; 0x952 <uartSW_puts>
     662:	80 e1       	ldi	r24, 0x10	; 16
     664:	97 e2       	ldi	r25, 0x27	; 39
     666:	2e e2       	ldi	r18, 0x2E	; 46
     668:	30 e0       	ldi	r19, 0x00	; 0
     66a:	f9 01       	movw	r30, r18
     66c:	31 97       	sbiw	r30, 0x01	; 1
     66e:	f1 f7       	brne	.-4      	; 0x66c <init_lamp+0x86>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     670:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     672:	d9 f7       	brne	.-10     	; 0x66a <init_lamp+0x84>
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	90 93 99 01 	sts	0x0199, r25
     67c:	80 93 98 01 	sts	0x0198, r24
	setupmode = FALSE;
     680:	10 92 8a 01 	sts	0x018A, r1
     684:	10 92 89 01 	sts	0x0189, r1
};
     688:	1f 91       	pop	r17
     68a:	0f 91       	pop	r16
     68c:	08 95       	ret

0000068e <main>:
}



void main(void)
{
     68e:	af 92       	push	r10
     690:	bf 92       	push	r11
     692:	cf 92       	push	r12
     694:	df 92       	push	r13
     696:	ef 92       	push	r14
     698:	ff 92       	push	r15
     69a:	0f 93       	push	r16
     69c:	1f 93       	push	r17
     69e:	cf 93       	push	r28
     6a0:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
     6a2:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
     6a4:	84 e0       	ldi	r24, 0x04	; 4
     6a6:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
     6a8:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
     6aa:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
     6ac:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
     6ae:	82 ee       	ldi	r24, 0xE2	; 226
     6b0:	81 bb       	out	0x11, r24	; 17

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 1,800 kHz
TCCR0=0x05;
     6b2:	85 e0       	ldi	r24, 0x05	; 5
     6b4:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
     6b6:	12 be       	out	0x32, r1	; 50
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
     6b8:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
     6ba:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
     6bc:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
     6be:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
     6c0:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
     6c2:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
     6c4:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
     6c6:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
     6c8:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
     6ca:	18 bc       	out	0x28, r1	; 40
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
     6cc:	12 bc       	out	0x22, r1	; 34
TCCR2=0x00;
     6ce:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
     6d0:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
     6d2:	13 bc       	out	0x23, r1	; 35

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
     6d4:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
     6d6:	81 e0       	ldi	r24, 0x01	; 1
     6d8:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
     6da:	80 e8       	ldi	r24, 0x80	; 128
     6dc:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
     6de:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
     6e0:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
     6e2:	88 e1       	ldi	r24, 0x18	; 24
     6e4:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
     6e6:	86 e8       	ldi	r24, 0x86	; 134
     6e8:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
     6ea:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
     6ec:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
     6ee:	8b e0       	ldi	r24, 0x0B	; 11
     6f0:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
     6f2:	78 94       	sei
init_uart();
     6f4:	f3 d0       	rcall	.+486    	; 0x8dc <init_uart>
uartSW_init(); //software uart
     6f6:	fb d0       	rcall	.+502    	; 0x8ee <uartSW_init>
init_lamp();
     6f8:	76 df       	rcall	.-276    	; 0x5e6 <init_lamp>
while (1){
	if(packet_received){

		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
     6fa:	ad e0       	ldi	r26, 0x0D	; 13
     6fc:	aa 2e       	mov	r10, r26
     6fe:	a1 e0       	ldi	r26, 0x01	; 1
     700:	ba 2e       	mov	r11, r26
     702:	ff ea       	ldi	r31, 0xAF	; 175
     704:	cf 2e       	mov	r12, r31
     706:	f0 e0       	ldi	r31, 0x00	; 0
     708:	df 2e       	mov	r13, r31
     70a:	c1 e6       	ldi	r28, 0x61	; 97
     70c:	d3 e0       	ldi	r29, 0x03	; 3
	if(Schildslotsused!=0) nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
	_delay_ms(CYCLEDELAY);
*/
#ifdef DEBUG
	//sprintf(tempstring, "  nextSchildOverwriteslot=%d;nextSchildShow=%d;Schildslotsused=%d; \r\n", nextSchildOverwriteslot, nextSchildShowslot, Schildslotsused);		
	sprintf(tempstring, "  nextadOverwriteslot=%d;nextadShow=%d;adsused=%d; \r\n", nextAdOverwriteslot, nextAdShowslot, Adslotsused);		
     70e:	e5 ec       	ldi	r30, 0xC5	; 197
     710:	ee 2e       	mov	r14, r30
     712:	e0 e0       	ldi	r30, 0x00	; 0
     714:	fe 2e       	mov	r15, r30
     716:	0e e2       	ldi	r16, 0x2E	; 46
     718:	10 e0       	ldi	r17, 0x00	; 0
uartSW_init(); //software uart
init_lamp();


while (1){
	if(packet_received){
     71a:	80 91 9a 01 	lds	r24, 0x019A
     71e:	90 91 9b 01 	lds	r25, 0x019B
     722:	89 2b       	or	r24, r25
     724:	d9 f0       	breq	.+54     	; 0x75c <main+0xce>

		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
     726:	82 e9       	ldi	r24, 0x92	; 146
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	13 d1       	rcall	.+550    	; 0x952 <uartSW_puts>
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
     72c:	bf 92       	push	r11
     72e:	af 92       	push	r10
     730:	df 92       	push	r13
     732:	cf 92       	push	r12
     734:	df 93       	push	r29
     736:	cf 93       	push	r28
     738:	e2 d1       	rcall	.+964    	; 0xafe <sprintf>
		uartSW_puts(tempstring);
     73a:	81 e6       	ldi	r24, 0x61	; 97
     73c:	93 e0       	ldi	r25, 0x03	; 3
     73e:	09 d1       	rcall	.+530    	; 0x952 <uartSW_puts>
		#endif

		process_packet();
     740:	01 df       	rcall	.-510    	; 0x544 <process_packet>
		packet_received=FALSE;
     742:	10 92 9b 01 	sts	0x019B, r1
     746:	10 92 9a 01 	sts	0x019A, r1
     74a:	2d b7       	in	r18, 0x3d	; 61
     74c:	3e b7       	in	r19, 0x3e	; 62
     74e:	2a 5f       	subi	r18, 0xFA	; 250
     750:	3f 4f       	sbci	r19, 0xFF	; 255
     752:	0f b6       	in	r0, 0x3f	; 63
     754:	f8 94       	cli
     756:	3e bf       	out	0x3e, r19	; 62
     758:	0f be       	out	0x3f, r0	; 63
     75a:	2d bf       	out	0x3d, r18	; 61
	}

	if(!signbuf_empty){
     75c:	80 91 85 01 	lds	r24, 0x0185
     760:	90 91 86 01 	lds	r25, 0x0186
     764:	89 2b       	or	r24, r25
     766:	09 f4       	brne	.+2      	; 0x76a <main+0xdc>
		send_next_sign();
     768:	db dc       	rcall	.-1610   	; 0x120 <send_next_sign>
	}

	if(!adbuf_empty){
     76a:	80 91 87 01 	lds	r24, 0x0187
     76e:	90 91 88 01 	lds	r25, 0x0188
     772:	89 2b       	or	r24, r25
     774:	09 f4       	brne	.+2      	; 0x778 <main+0xea>
		send_next_ad();
     776:	b4 dc       	rcall	.-1688   	; 0xe0 <send_next_ad>
	}

	if(rcvbuf_invalid){
     778:	80 91 98 01 	lds	r24, 0x0198
     77c:	90 91 99 01 	lds	r25, 0x0199
     780:	89 2b       	or	r24, r25
     782:	91 f0       	breq	.+36     	; 0x7a8 <main+0x11a>
		uartSW_putc('!');
     784:	81 e2       	ldi	r24, 0x21	; 33
     786:	cb d0       	rcall	.+406    	; 0x91e <uartSW_putc>
		rcvbuf_iterator=0;
     788:	10 92 8d 01 	sts	0x018D, r1
     78c:	10 92 8c 01 	sts	0x018C, r1
		rcvbuf_receiving=FALSE;
     790:	10 92 97 01 	sts	0x0197, r1
     794:	10 92 96 01 	sts	0x0196, r1
		packet_received=FALSE;
     798:	10 92 9b 01 	sts	0x019B, r1
     79c:	10 92 9a 01 	sts	0x019A, r1
		rcvbuf_invalid=FALSE;
     7a0:	10 92 99 01 	sts	0x0199, r1
     7a4:	10 92 98 01 	sts	0x0198, r1
	}
	if(send_trace_mode){
     7a8:	80 91 9c 01 	lds	r24, 0x019C
     7ac:	90 91 9d 01 	lds	r25, 0x019D
     7b0:	89 2b       	or	r24, r25
     7b2:	41 f0       	breq	.+16     	; 0x7c4 <main+0x136>
		sprintf(tempstring, "<1|173>");
     7b4:	6d eb       	ldi	r22, 0xBD	; 189
     7b6:	70 e0       	ldi	r23, 0x00	; 0
     7b8:	81 e6       	ldi	r24, 0x61	; 97
     7ba:	93 e0       	ldi	r25, 0x03	; 3
     7bc:	99 d1       	rcall	.+818    	; 0xaf0 <strcpy>
		uartSW_puts(tempstring);	
     7be:	81 e6       	ldi	r24, 0x61	; 97
     7c0:	93 e0       	ldi	r25, 0x03	; 3
     7c2:	c7 d0       	rcall	.+398    	; 0x952 <uartSW_puts>
	if(Schildslotsused!=0) nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
	_delay_ms(CYCLEDELAY);
*/
#ifdef DEBUG
	//sprintf(tempstring, "  nextSchildOverwriteslot=%d;nextSchildShow=%d;Schildslotsused=%d; \r\n", nextSchildOverwriteslot, nextSchildShowslot, Schildslotsused);		
	sprintf(tempstring, "  nextadOverwriteslot=%d;nextadShow=%d;adsused=%d; \r\n", nextAdOverwriteslot, nextAdShowslot, Adslotsused);		
     7c4:	80 91 a8 01 	lds	r24, 0x01A8
     7c8:	90 91 a9 01 	lds	r25, 0x01A9
     7cc:	9f 93       	push	r25
     7ce:	8f 93       	push	r24
     7d0:	80 91 a6 01 	lds	r24, 0x01A6
     7d4:	90 91 a7 01 	lds	r25, 0x01A7
     7d8:	9f 93       	push	r25
     7da:	8f 93       	push	r24
     7dc:	80 91 a4 01 	lds	r24, 0x01A4
     7e0:	90 91 a5 01 	lds	r25, 0x01A5
     7e4:	9f 93       	push	r25
     7e6:	8f 93       	push	r24
     7e8:	ff 92       	push	r15
     7ea:	ef 92       	push	r14
     7ec:	df 93       	push	r29
     7ee:	cf 93       	push	r28
     7f0:	86 d1       	rcall	.+780    	; 0xafe <sprintf>
	//sprintf(tempstring, "  recd %d; invalid %d; rcv: %d ; lampid %c \r\n", packet_received, rcvbuf_invalid, rcvbuf_receiving, lampid[0]);		
	uartSW_puts(tempstring);
     7f2:	81 e6       	ldi	r24, 0x61	; 97
     7f4:	93 e0       	ldi	r25, 0x03	; 3
     7f6:	ad d0       	rcall	.+346    	; 0x952 <uartSW_puts>
     7f8:	80 e1       	ldi	r24, 0x10	; 16
     7fa:	97 e2       	ldi	r25, 0x27	; 39
     7fc:	2d b7       	in	r18, 0x3d	; 61
     7fe:	3e b7       	in	r19, 0x3e	; 62
     800:	26 5f       	subi	r18, 0xF6	; 246
     802:	3f 4f       	sbci	r19, 0xFF	; 255
     804:	0f b6       	in	r0, 0x3f	; 63
     806:	f8 94       	cli
     808:	3e bf       	out	0x3e, r19	; 62
     80a:	0f be       	out	0x3f, r0	; 63
     80c:	2d bf       	out	0x3d, r18	; 61
     80e:	f8 01       	movw	r30, r16
     810:	31 97       	sbiw	r30, 0x01	; 1
     812:	f1 f7       	brne	.-4      	; 0x810 <main+0x182>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     814:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     816:	d9 f7       	brne	.-10     	; 0x80e <main+0x180>
     818:	80 cf       	rjmp	.-256    	; 0x71a <main+0x8c>

0000081a <set_dest>:
char adbuffer[ADBUFFERMAXSLOTS][120];




void set_dest(uint32_t destlow, uint32_t desthigh){
     81a:	8f 92       	push	r8
     81c:	9f 92       	push	r9
     81e:	af 92       	push	r10
     820:	bf 92       	push	r11
     822:	cf 92       	push	r12
     824:	df 92       	push	r13
     826:	ef 92       	push	r14
     828:	ff 92       	push	r15
     82a:	0f 93       	push	r16
     82c:	1f 93       	push	r17
     82e:	6b 01       	movw	r12, r22
     830:	7c 01       	movw	r14, r24
     832:	49 01       	movw	r8, r18
     834:	5a 01       	movw	r10, r20
     836:	00 e0       	ldi	r16, 0x00	; 0
     838:	14 e2       	ldi	r17, 0x24	; 36
     83a:	c8 01       	movw	r24, r16
     83c:	01 97       	sbiw	r24, 0x01	; 1
     83e:	f1 f7       	brne	.-4      	; 0x83c <set_dest+0x22>
char dat;
	_delay_ms(20);
	sprintf(tempstring, "+++");
     840:	68 e8       	ldi	r22, 0x88	; 136
     842:	70 e0       	ldi	r23, 0x00	; 0
     844:	81 e6       	ldi	r24, 0x61	; 97
     846:	93 e0       	ldi	r25, 0x03	; 3
     848:	53 d1       	rcall	.+678    	; 0xaf0 <strcpy>
	uart_puts(tempstring);
     84a:	81 e6       	ldi	r24, 0x61	; 97
     84c:	93 e0       	ldi	r25, 0x03	; 3
     84e:	38 d0       	rcall	.+112    	; 0x8c0 <uart_puts>
     850:	c8 01       	movw	r24, r16
     852:	01 97       	sbiw	r24, 0x01	; 1
     854:	f1 f7       	brne	.-4      	; 0x852 <set_dest+0x38>
     856:	01 c0       	rjmp	.+2      	; 0x85a <set_dest+0x40>
	_delay_ms(20);
	while((dat=uart_getc())!='\r') uartSW_putc(dat);	
     858:	62 d0       	rcall	.+196    	; 0x91e <uartSW_putc>
     85a:	3c d0       	rcall	.+120    	; 0x8d4 <uart_getc>
     85c:	8d 30       	cpi	r24, 0x0D	; 13
     85e:	e1 f7       	brne	.-8      	; 0x858 <set_dest+0x3e>
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
     860:	ff 92       	push	r15
     862:	ef 92       	push	r14
     864:	df 92       	push	r13
     866:	cf 92       	push	r12
     868:	bf 92       	push	r11
     86a:	af 92       	push	r10
     86c:	9f 92       	push	r9
     86e:	8f 92       	push	r8
     870:	8b ef       	ldi	r24, 0xFB	; 251
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	9f 93       	push	r25
     876:	8f 93       	push	r24
     878:	01 e6       	ldi	r16, 0x61	; 97
     87a:	13 e0       	ldi	r17, 0x03	; 3
     87c:	1f 93       	push	r17
     87e:	0f 93       	push	r16
     880:	3e d1       	rcall	.+636    	; 0xafe <sprintf>
	uart_puts(tempstring);
     882:	c8 01       	movw	r24, r16
     884:	1d d0       	rcall	.+58     	; 0x8c0 <uart_puts>
     886:	80 e0       	ldi	r24, 0x00	; 0
     888:	92 e1       	ldi	r25, 0x12	; 18
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	f1 f7       	brne	.-4      	; 0x88a <set_dest+0x70>
     88e:	8d b7       	in	r24, 0x3d	; 61
     890:	9e b7       	in	r25, 0x3e	; 62
     892:	0c 96       	adiw	r24, 0x0c	; 12
     894:	0f b6       	in	r0, 0x3f	; 63
     896:	f8 94       	cli
     898:	9e bf       	out	0x3e, r25	; 62
     89a:	0f be       	out	0x3f, r0	; 63
     89c:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
     89e:	1f 91       	pop	r17
     8a0:	0f 91       	pop	r16
     8a2:	ff 90       	pop	r15
     8a4:	ef 90       	pop	r14
     8a6:	df 90       	pop	r13
     8a8:	cf 90       	pop	r12
     8aa:	bf 90       	pop	r11
     8ac:	af 90       	pop	r10
     8ae:	9f 90       	pop	r9
     8b0:	8f 90       	pop	r8
     8b2:	08 95       	ret

000008b4 <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
     8b4:	5d 9b       	sbis	0x0b, 5	; 11
     8b6:	fe cf       	rjmp	.-4      	; 0x8b4 <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
     8b8:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
     8ba:	80 e0       	ldi	r24, 0x00	; 0
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	08 95       	ret

000008c0 <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
     8c0:	fc 01       	movw	r30, r24
     8c2:	04 c0       	rjmp	.+8      	; 0x8cc <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
     8c4:	5d 9b       	sbis	0x0b, 5	; 11
     8c6:	fe cf       	rjmp	.-4      	; 0x8c4 <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
     8c8:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
     8ca:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
     8cc:	80 81       	ld	r24, Z
     8ce:	88 23       	and	r24, r24
     8d0:	c9 f7       	brne	.-14     	; 0x8c4 <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
     8d2:	08 95       	ret

000008d4 <uart_getc>:

uint8_t uart_getc(void)
{
     8d4:	5f 9b       	sbis	0x0b, 7	; 11
     8d6:	fe cf       	rjmp	.-4      	; 0x8d4 <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
     8d8:	8c b1       	in	r24, 0x0c	; 12
}
     8da:	08 95       	ret

000008dc <init_uart>:

void init_uart(void)
{
     8dc:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
     8de:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
     8e0:	80 b5       	in	r24, 0x20	; 32
     8e2:	86 68       	ori	r24, 0x86	; 134
     8e4:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
     8e6:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
     8e8:	8b e0       	ldi	r24, 0x0B	; 11
     8ea:	89 b9       	out	0x09, r24	; 9

}
     8ec:	08 95       	ret

000008ee <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
     8ee:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
     8f0:	f8 94       	cli

    // Mode #4 fr Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
     8f2:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
     8f4:	89 e8       	ldi	r24, 0x89	; 137
     8f6:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare fr gewnschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
     8f8:	80 e6       	ldi	r24, 0x60	; 96
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	9b bd       	out	0x2b, r25	; 43
     8fe:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
     900:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
     902:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
     904:	89 b7       	in	r24, 0x39	; 57
     906:	80 62       	ori	r24, 0x20	; 32
     908:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
     90a:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
     90c:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
     90e:	10 92 ab 01 	sts	0x01AB, r1
     912:	10 92 aa 01 	sts	0x01AA, r1
#endif // SUART_TXD 

    TIFR = tifr;
     916:	88 e3       	ldi	r24, 0x38	; 56
     918:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
     91a:	2f bf       	out	0x3f, r18	; 63
}
     91c:	08 95       	ret

0000091e <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
     91e:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
     920:	78 94       	sei
     922:	00 00       	nop
     924:	f8 94       	cli
    } while (outframe);
     926:	80 91 aa 01 	lds	r24, 0x01AA
     92a:	90 91 ab 01 	lds	r25, 0x01AB
     92e:	89 2b       	or	r24, r25
     930:	b9 f7       	brne	.-18     	; 0x920 <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
     932:	82 2f       	mov	r24, r18
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	88 0f       	add	r24, r24
     938:	99 1f       	adc	r25, r25
     93a:	96 60       	ori	r25, 0x06	; 6
     93c:	90 93 ab 01 	sts	0x01AB, r25
     940:	80 93 aa 01 	sts	0x01AA, r24

    TIMSK |= (1 << OCIE1A);
     944:	89 b7       	in	r24, 0x39	; 57
     946:	80 61       	ori	r24, 0x10	; 16
     948:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
     94a:	80 e1       	ldi	r24, 0x10	; 16
     94c:	88 bf       	out	0x38, r24	; 56

    sei();
     94e:	78 94       	sei
}
     950:	08 95       	ret

00000952 <uartSW_puts>:

void uartSW_puts (char *s)
{
     952:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
     954:	30 e1       	ldi	r19, 0x10	; 16
     956:	18 c0       	rjmp	.+48     	; 0x988 <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
     958:	78 94       	sei
     95a:	00 00       	nop
     95c:	f8 94       	cli
    } while (outframe);
     95e:	80 91 aa 01 	lds	r24, 0x01AA
     962:	90 91 ab 01 	lds	r25, 0x01AB
     966:	89 2b       	or	r24, r25
     968:	b9 f7       	brne	.-18     	; 0x958 <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
     96a:	82 2f       	mov	r24, r18
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	88 0f       	add	r24, r24
     970:	99 1f       	adc	r25, r25
     972:	96 60       	ori	r25, 0x06	; 6
     974:	90 93 ab 01 	sts	0x01AB, r25
     978:	80 93 aa 01 	sts	0x01AA, r24

    TIMSK |= (1 << OCIE1A);
     97c:	89 b7       	in	r24, 0x39	; 57
     97e:	80 61       	ori	r24, 0x10	; 16
     980:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
     982:	38 bf       	out	0x38, r19	; 56

    sei();
     984:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
     986:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
     988:	20 81       	ld	r18, Z
     98a:	22 23       	and	r18, r18
     98c:	29 f7       	brne	.-54     	; 0x958 <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
     98e:	08 95       	ret

00000990 <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
     990:	1f 92       	push	r1
     992:	0f 92       	push	r0
     994:	0f b6       	in	r0, 0x3f	; 63
     996:	0f 92       	push	r0
     998:	11 24       	eor	r1, r1
     99a:	2f 93       	push	r18
     99c:	3f 93       	push	r19
     99e:	8f 93       	push	r24
    uint16_t data = outframe;
     9a0:	20 91 aa 01 	lds	r18, 0x01AA
     9a4:	30 91 ab 01 	lds	r19, 0x01AB
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
     9a8:	20 ff       	sbrs	r18, 0
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <__vector_6+0x20>
     9ac:	c1 9a       	sbi	0x18, 1	; 24
     9ae:	01 c0       	rjmp	.+2      	; 0x9b2 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
     9b0:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
     9b2:	21 30       	cpi	r18, 0x01	; 1
     9b4:	31 05       	cpc	r19, r1
     9b6:	19 f4       	brne	.+6      	; 0x9be <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
     9b8:	89 b7       	in	r24, 0x39	; 57
     9ba:	8f 7e       	andi	r24, 0xEF	; 239
     9bc:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
     9be:	36 95       	lsr	r19
     9c0:	27 95       	ror	r18
     9c2:	30 93 ab 01 	sts	0x01AB, r19
     9c6:	20 93 aa 01 	sts	0x01AA, r18
}
     9ca:	8f 91       	pop	r24
     9cc:	3f 91       	pop	r19
     9ce:	2f 91       	pop	r18
     9d0:	0f 90       	pop	r0
     9d2:	0f be       	out	0x3f, r0	; 63
     9d4:	0f 90       	pop	r0
     9d6:	1f 90       	pop	r1
     9d8:	18 95       	reti

000009da <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
     9da:	1f 92       	push	r1
     9dc:	0f 92       	push	r0
     9de:	0f b6       	in	r0, 0x3f	; 63
     9e0:	0f 92       	push	r0
     9e2:	11 24       	eor	r1, r1
     9e4:	2f 93       	push	r18
     9e6:	3f 93       	push	r19
     9e8:	4f 93       	push	r20
     9ea:	5f 93       	push	r21
     9ec:	8f 93       	push	r24
     9ee:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
     9f0:	86 b5       	in	r24, 0x26	; 38
     9f2:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
     9f4:	4a b5       	in	r20, 0x2a	; 42
     9f6:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
     9f8:	9a 01       	movw	r18, r20
     9fa:	36 95       	lsr	r19
     9fc:	27 95       	ror	r18
     9fe:	28 0f       	add	r18, r24
     a00:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
     a02:	24 17       	cp	r18, r20
     a04:	35 07       	cpc	r19, r21
     a06:	10 f0       	brcs	.+4      	; 0xa0c <__vector_5+0x32>
        ocr1b -= ocr1a;
     a08:	24 1b       	sub	r18, r20
     a0a:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
     a0c:	39 bd       	out	0x29, r19	; 41
     a0e:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
     a10:	88 e0       	ldi	r24, 0x08	; 8
     a12:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
     a14:	89 b7       	in	r24, 0x39	; 57
     a16:	87 7d       	andi	r24, 0xD7	; 215
     a18:	88 60       	ori	r24, 0x08	; 8
     a1a:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
     a1c:	10 92 ad 01 	sts	0x01AD, r1
     a20:	10 92 ac 01 	sts	0x01AC, r1
    inbits = 0;
     a24:	10 92 ae 01 	sts	0x01AE, r1
}
     a28:	9f 91       	pop	r25
     a2a:	8f 91       	pop	r24
     a2c:	5f 91       	pop	r21
     a2e:	4f 91       	pop	r20
     a30:	3f 91       	pop	r19
     a32:	2f 91       	pop	r18
     a34:	0f 90       	pop	r0
     a36:	0f be       	out	0x3f, r0	; 63
     a38:	0f 90       	pop	r0
     a3a:	1f 90       	pop	r1
     a3c:	18 95       	reti

00000a3e <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
     a3e:	1f 92       	push	r1
     a40:	0f 92       	push	r0
     a42:	0f b6       	in	r0, 0x3f	; 63
     a44:	0f 92       	push	r0
     a46:	11 24       	eor	r1, r1
     a48:	2f 93       	push	r18
     a4a:	8f 93       	push	r24
     a4c:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
     a4e:	80 91 ac 01 	lds	r24, 0x01AC
     a52:	90 91 ad 01 	lds	r25, 0x01AD
     a56:	96 95       	lsr	r25
     a58:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
     a5a:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
     a5c:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
     a5e:	20 91 ae 01 	lds	r18, 0x01AE
     a62:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
     a64:	2a 30       	cpi	r18, 0x0A	; 10
     a66:	a1 f4       	brne	.+40     	; 0xa90 <__vector_7+0x52>
    {
        if ((data & 1) == 0)
     a68:	80 fd       	sbrc	r24, 0
     a6a:	0b c0       	rjmp	.+22     	; 0xa82 <__vector_7+0x44>
            if (data >= (1 << 9))
     a6c:	22 e0       	ldi	r18, 0x02	; 2
     a6e:	80 30       	cpi	r24, 0x00	; 0
     a70:	92 07       	cpc	r25, r18
     a72:	38 f0       	brcs	.+14     	; 0xa82 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
     a74:	96 95       	lsr	r25
     a76:	87 95       	ror	r24
     a78:	80 93 b0 01 	sts	0x01B0, r24
#endif // _FIFO_H_            
                received = 1;
     a7c:	81 e0       	ldi	r24, 0x01	; 1
     a7e:	80 93 af 01 	sts	0x01AF, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
     a82:	89 b7       	in	r24, 0x39	; 57
     a84:	87 7d       	andi	r24, 0xD7	; 215
     a86:	80 62       	ori	r24, 0x20	; 32
     a88:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
     a8a:	80 e2       	ldi	r24, 0x20	; 32
     a8c:	88 bf       	out	0x38, r24	; 56
     a8e:	06 c0       	rjmp	.+12     	; 0xa9c <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
     a90:	20 93 ae 01 	sts	0x01AE, r18
        inframe = data;
     a94:	90 93 ad 01 	sts	0x01AD, r25
     a98:	80 93 ac 01 	sts	0x01AC, r24
    }
}
     a9c:	9f 91       	pop	r25
     a9e:	8f 91       	pop	r24
     aa0:	2f 91       	pop	r18
     aa2:	0f 90       	pop	r0
     aa4:	0f be       	out	0x3f, r0	; 63
     aa6:	0f 90       	pop	r0
     aa8:	1f 90       	pop	r1
     aaa:	18 95       	reti

00000aac <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
     aac:	80 91 af 01 	lds	r24, 0x01AF
     ab0:	88 23       	and	r24, r24
     ab2:	e1 f3       	breq	.-8      	; 0xaac <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
     ab4:	10 92 af 01 	sts	0x01AF, r1
   
    return (int) indata;
     ab8:	80 91 b0 01 	lds	r24, 0x01B0
}
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	08 95       	ret

00000ac0 <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
     ac0:	80 91 af 01 	lds	r24, 0x01AF
     ac4:	88 23       	and	r24, r24
     ac6:	19 f4       	brne	.+6      	; 0xace <uartSW_getc_nowait+0xe>
     ac8:	2f ef       	ldi	r18, 0xFF	; 255
     aca:	3f ef       	ldi	r19, 0xFF	; 255
     acc:	06 c0       	rjmp	.+12     	; 0xada <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
     ace:	10 92 af 01 	sts	0x01AF, r1
        return (int) indata;
     ad2:	80 91 b0 01 	lds	r24, 0x01B0
     ad6:	28 2f       	mov	r18, r24
     ad8:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
     ada:	c9 01       	movw	r24, r18
     adc:	08 95       	ret

00000ade <strcmp>:
     ade:	fb 01       	movw	r30, r22
     ae0:	dc 01       	movw	r26, r24
     ae2:	8d 91       	ld	r24, X+
     ae4:	01 90       	ld	r0, Z+
     ae6:	80 19       	sub	r24, r0
     ae8:	01 10       	cpse	r0, r1
     aea:	d9 f3       	breq	.-10     	; 0xae2 <strcmp+0x4>
     aec:	99 0b       	sbc	r25, r25
     aee:	08 95       	ret

00000af0 <strcpy>:
     af0:	fb 01       	movw	r30, r22
     af2:	dc 01       	movw	r26, r24
     af4:	01 90       	ld	r0, Z+
     af6:	0d 92       	st	X+, r0
     af8:	00 20       	and	r0, r0
     afa:	e1 f7       	brne	.-8      	; 0xaf4 <strcpy+0x4>
     afc:	08 95       	ret

00000afe <sprintf>:
     afe:	ae e0       	ldi	r26, 0x0E	; 14
     b00:	b0 e0       	ldi	r27, 0x00	; 0
     b02:	e4 e8       	ldi	r30, 0x84	; 132
     b04:	f5 e0       	ldi	r31, 0x05	; 5
     b06:	c0 c2       	rjmp	.+1408   	; 0x1088 <__prologue_saves__+0x1c>
     b08:	0d 89       	ldd	r16, Y+21	; 0x15
     b0a:	1e 89       	ldd	r17, Y+22	; 0x16
     b0c:	86 e0       	ldi	r24, 0x06	; 6
     b0e:	8c 83       	std	Y+4, r24	; 0x04
     b10:	1a 83       	std	Y+2, r17	; 0x02
     b12:	09 83       	std	Y+1, r16	; 0x01
     b14:	8f ef       	ldi	r24, 0xFF	; 255
     b16:	9f e7       	ldi	r25, 0x7F	; 127
     b18:	9e 83       	std	Y+6, r25	; 0x06
     b1a:	8d 83       	std	Y+5, r24	; 0x05
     b1c:	ce 01       	movw	r24, r28
     b1e:	49 96       	adiw	r24, 0x19	; 25
     b20:	ac 01       	movw	r20, r24
     b22:	6f 89       	ldd	r22, Y+23	; 0x17
     b24:	78 8d       	ldd	r23, Y+24	; 0x18
     b26:	ce 01       	movw	r24, r28
     b28:	01 96       	adiw	r24, 0x01	; 1
     b2a:	09 d0       	rcall	.+18     	; 0xb3e <vfprintf>
     b2c:	2f 81       	ldd	r18, Y+7	; 0x07
     b2e:	38 85       	ldd	r19, Y+8	; 0x08
     b30:	02 0f       	add	r16, r18
     b32:	13 1f       	adc	r17, r19
     b34:	f8 01       	movw	r30, r16
     b36:	10 82       	st	Z, r1
     b38:	2e 96       	adiw	r28, 0x0e	; 14
     b3a:	e4 e0       	ldi	r30, 0x04	; 4
     b3c:	c1 c2       	rjmp	.+1410   	; 0x10c0 <__epilogue_restores__+0x1c>

00000b3e <vfprintf>:
     b3e:	ab e0       	ldi	r26, 0x0B	; 11
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	e4 ea       	ldi	r30, 0xA4	; 164
     b44:	f5 e0       	ldi	r31, 0x05	; 5
     b46:	92 c2       	rjmp	.+1316   	; 0x106c <__prologue_saves__>
     b48:	3c 01       	movw	r6, r24
     b4a:	2b 01       	movw	r4, r22
     b4c:	5a 01       	movw	r10, r20
     b4e:	fc 01       	movw	r30, r24
     b50:	17 82       	std	Z+7, r1	; 0x07
     b52:	16 82       	std	Z+6, r1	; 0x06
     b54:	83 81       	ldd	r24, Z+3	; 0x03
     b56:	81 fd       	sbrc	r24, 1
     b58:	03 c0       	rjmp	.+6      	; 0xb60 <vfprintf+0x22>
     b5a:	6f ef       	ldi	r22, 0xFF	; 255
     b5c:	7f ef       	ldi	r23, 0xFF	; 255
     b5e:	bb c1       	rjmp	.+886    	; 0xed6 <vfprintf+0x398>
     b60:	9a e0       	ldi	r25, 0x0A	; 10
     b62:	89 2e       	mov	r8, r25
     b64:	1e 01       	movw	r2, r28
     b66:	08 94       	sec
     b68:	21 1c       	adc	r2, r1
     b6a:	31 1c       	adc	r3, r1
     b6c:	f3 01       	movw	r30, r6
     b6e:	23 81       	ldd	r18, Z+3	; 0x03
     b70:	f2 01       	movw	r30, r4
     b72:	23 fd       	sbrc	r18, 3
     b74:	85 91       	lpm	r24, Z+
     b76:	23 ff       	sbrs	r18, 3
     b78:	81 91       	ld	r24, Z+
     b7a:	2f 01       	movw	r4, r30
     b7c:	88 23       	and	r24, r24
     b7e:	09 f4       	brne	.+2      	; 0xb82 <vfprintf+0x44>
     b80:	a7 c1       	rjmp	.+846    	; 0xed0 <vfprintf+0x392>
     b82:	85 32       	cpi	r24, 0x25	; 37
     b84:	39 f4       	brne	.+14     	; 0xb94 <vfprintf+0x56>
     b86:	23 fd       	sbrc	r18, 3
     b88:	85 91       	lpm	r24, Z+
     b8a:	23 ff       	sbrs	r18, 3
     b8c:	81 91       	ld	r24, Z+
     b8e:	2f 01       	movw	r4, r30
     b90:	85 32       	cpi	r24, 0x25	; 37
     b92:	21 f4       	brne	.+8      	; 0xb9c <vfprintf+0x5e>
     b94:	b3 01       	movw	r22, r6
     b96:	90 e0       	ldi	r25, 0x00	; 0
     b98:	b8 d1       	rcall	.+880    	; 0xf0a <fputc>
     b9a:	e8 cf       	rjmp	.-48     	; 0xb6c <vfprintf+0x2e>
     b9c:	98 2f       	mov	r25, r24
     b9e:	dd 24       	eor	r13, r13
     ba0:	cc 24       	eor	r12, r12
     ba2:	99 24       	eor	r9, r9
     ba4:	ff e1       	ldi	r31, 0x1F	; 31
     ba6:	fd 15       	cp	r31, r13
     ba8:	d0 f0       	brcs	.+52     	; 0xbde <vfprintf+0xa0>
     baa:	9b 32       	cpi	r25, 0x2B	; 43
     bac:	69 f0       	breq	.+26     	; 0xbc8 <vfprintf+0x8a>
     bae:	9c 32       	cpi	r25, 0x2C	; 44
     bb0:	28 f4       	brcc	.+10     	; 0xbbc <vfprintf+0x7e>
     bb2:	90 32       	cpi	r25, 0x20	; 32
     bb4:	59 f0       	breq	.+22     	; 0xbcc <vfprintf+0x8e>
     bb6:	93 32       	cpi	r25, 0x23	; 35
     bb8:	91 f4       	brne	.+36     	; 0xbde <vfprintf+0xa0>
     bba:	0e c0       	rjmp	.+28     	; 0xbd8 <vfprintf+0x9a>
     bbc:	9d 32       	cpi	r25, 0x2D	; 45
     bbe:	49 f0       	breq	.+18     	; 0xbd2 <vfprintf+0x94>
     bc0:	90 33       	cpi	r25, 0x30	; 48
     bc2:	69 f4       	brne	.+26     	; 0xbde <vfprintf+0xa0>
     bc4:	41 e0       	ldi	r20, 0x01	; 1
     bc6:	24 c0       	rjmp	.+72     	; 0xc10 <vfprintf+0xd2>
     bc8:	52 e0       	ldi	r21, 0x02	; 2
     bca:	d5 2a       	or	r13, r21
     bcc:	84 e0       	ldi	r24, 0x04	; 4
     bce:	d8 2a       	or	r13, r24
     bd0:	28 c0       	rjmp	.+80     	; 0xc22 <vfprintf+0xe4>
     bd2:	98 e0       	ldi	r25, 0x08	; 8
     bd4:	d9 2a       	or	r13, r25
     bd6:	25 c0       	rjmp	.+74     	; 0xc22 <vfprintf+0xe4>
     bd8:	e0 e1       	ldi	r30, 0x10	; 16
     bda:	de 2a       	or	r13, r30
     bdc:	22 c0       	rjmp	.+68     	; 0xc22 <vfprintf+0xe4>
     bde:	d7 fc       	sbrc	r13, 7
     be0:	29 c0       	rjmp	.+82     	; 0xc34 <vfprintf+0xf6>
     be2:	89 2f       	mov	r24, r25
     be4:	80 53       	subi	r24, 0x30	; 48
     be6:	8a 30       	cpi	r24, 0x0A	; 10
     be8:	70 f4       	brcc	.+28     	; 0xc06 <vfprintf+0xc8>
     bea:	d6 fe       	sbrs	r13, 6
     bec:	05 c0       	rjmp	.+10     	; 0xbf8 <vfprintf+0xba>
     bee:	98 9c       	mul	r9, r8
     bf0:	90 2c       	mov	r9, r0
     bf2:	11 24       	eor	r1, r1
     bf4:	98 0e       	add	r9, r24
     bf6:	15 c0       	rjmp	.+42     	; 0xc22 <vfprintf+0xe4>
     bf8:	c8 9c       	mul	r12, r8
     bfa:	c0 2c       	mov	r12, r0
     bfc:	11 24       	eor	r1, r1
     bfe:	c8 0e       	add	r12, r24
     c00:	f0 e2       	ldi	r31, 0x20	; 32
     c02:	df 2a       	or	r13, r31
     c04:	0e c0       	rjmp	.+28     	; 0xc22 <vfprintf+0xe4>
     c06:	9e 32       	cpi	r25, 0x2E	; 46
     c08:	29 f4       	brne	.+10     	; 0xc14 <vfprintf+0xd6>
     c0a:	d6 fc       	sbrc	r13, 6
     c0c:	61 c1       	rjmp	.+706    	; 0xed0 <vfprintf+0x392>
     c0e:	40 e4       	ldi	r20, 0x40	; 64
     c10:	d4 2a       	or	r13, r20
     c12:	07 c0       	rjmp	.+14     	; 0xc22 <vfprintf+0xe4>
     c14:	9c 36       	cpi	r25, 0x6C	; 108
     c16:	19 f4       	brne	.+6      	; 0xc1e <vfprintf+0xe0>
     c18:	50 e8       	ldi	r21, 0x80	; 128
     c1a:	d5 2a       	or	r13, r21
     c1c:	02 c0       	rjmp	.+4      	; 0xc22 <vfprintf+0xe4>
     c1e:	98 36       	cpi	r25, 0x68	; 104
     c20:	49 f4       	brne	.+18     	; 0xc34 <vfprintf+0xf6>
     c22:	f2 01       	movw	r30, r4
     c24:	23 fd       	sbrc	r18, 3
     c26:	95 91       	lpm	r25, Z+
     c28:	23 ff       	sbrs	r18, 3
     c2a:	91 91       	ld	r25, Z+
     c2c:	2f 01       	movw	r4, r30
     c2e:	99 23       	and	r25, r25
     c30:	09 f0       	breq	.+2      	; 0xc34 <vfprintf+0xf6>
     c32:	b8 cf       	rjmp	.-144    	; 0xba4 <vfprintf+0x66>
     c34:	89 2f       	mov	r24, r25
     c36:	85 54       	subi	r24, 0x45	; 69
     c38:	83 30       	cpi	r24, 0x03	; 3
     c3a:	18 f0       	brcs	.+6      	; 0xc42 <vfprintf+0x104>
     c3c:	80 52       	subi	r24, 0x20	; 32
     c3e:	83 30       	cpi	r24, 0x03	; 3
     c40:	38 f4       	brcc	.+14     	; 0xc50 <vfprintf+0x112>
     c42:	44 e0       	ldi	r20, 0x04	; 4
     c44:	50 e0       	ldi	r21, 0x00	; 0
     c46:	a4 0e       	add	r10, r20
     c48:	b5 1e       	adc	r11, r21
     c4a:	5f e3       	ldi	r21, 0x3F	; 63
     c4c:	59 83       	std	Y+1, r21	; 0x01
     c4e:	0f c0       	rjmp	.+30     	; 0xc6e <vfprintf+0x130>
     c50:	93 36       	cpi	r25, 0x63	; 99
     c52:	31 f0       	breq	.+12     	; 0xc60 <vfprintf+0x122>
     c54:	93 37       	cpi	r25, 0x73	; 115
     c56:	79 f0       	breq	.+30     	; 0xc76 <vfprintf+0x138>
     c58:	93 35       	cpi	r25, 0x53	; 83
     c5a:	09 f0       	breq	.+2      	; 0xc5e <vfprintf+0x120>
     c5c:	52 c0       	rjmp	.+164    	; 0xd02 <vfprintf+0x1c4>
     c5e:	1f c0       	rjmp	.+62     	; 0xc9e <vfprintf+0x160>
     c60:	f5 01       	movw	r30, r10
     c62:	80 81       	ld	r24, Z
     c64:	89 83       	std	Y+1, r24	; 0x01
     c66:	42 e0       	ldi	r20, 0x02	; 2
     c68:	50 e0       	ldi	r21, 0x00	; 0
     c6a:	a4 0e       	add	r10, r20
     c6c:	b5 1e       	adc	r11, r21
     c6e:	71 01       	movw	r14, r2
     c70:	01 e0       	ldi	r16, 0x01	; 1
     c72:	10 e0       	ldi	r17, 0x00	; 0
     c74:	11 c0       	rjmp	.+34     	; 0xc98 <vfprintf+0x15a>
     c76:	f5 01       	movw	r30, r10
     c78:	e0 80       	ld	r14, Z
     c7a:	f1 80       	ldd	r15, Z+1	; 0x01
     c7c:	d6 fc       	sbrc	r13, 6
     c7e:	03 c0       	rjmp	.+6      	; 0xc86 <vfprintf+0x148>
     c80:	6f ef       	ldi	r22, 0xFF	; 255
     c82:	7f ef       	ldi	r23, 0xFF	; 255
     c84:	02 c0       	rjmp	.+4      	; 0xc8a <vfprintf+0x14c>
     c86:	69 2d       	mov	r22, r9
     c88:	70 e0       	ldi	r23, 0x00	; 0
     c8a:	42 e0       	ldi	r20, 0x02	; 2
     c8c:	50 e0       	ldi	r21, 0x00	; 0
     c8e:	a4 0e       	add	r10, r20
     c90:	b5 1e       	adc	r11, r21
     c92:	c7 01       	movw	r24, r14
     c94:	2f d1       	rcall	.+606    	; 0xef4 <strnlen>
     c96:	8c 01       	movw	r16, r24
     c98:	5f e7       	ldi	r21, 0x7F	; 127
     c9a:	d5 22       	and	r13, r21
     c9c:	13 c0       	rjmp	.+38     	; 0xcc4 <vfprintf+0x186>
     c9e:	f5 01       	movw	r30, r10
     ca0:	e0 80       	ld	r14, Z
     ca2:	f1 80       	ldd	r15, Z+1	; 0x01
     ca4:	d6 fc       	sbrc	r13, 6
     ca6:	03 c0       	rjmp	.+6      	; 0xcae <vfprintf+0x170>
     ca8:	6f ef       	ldi	r22, 0xFF	; 255
     caa:	7f ef       	ldi	r23, 0xFF	; 255
     cac:	02 c0       	rjmp	.+4      	; 0xcb2 <vfprintf+0x174>
     cae:	69 2d       	mov	r22, r9
     cb0:	70 e0       	ldi	r23, 0x00	; 0
     cb2:	42 e0       	ldi	r20, 0x02	; 2
     cb4:	50 e0       	ldi	r21, 0x00	; 0
     cb6:	a4 0e       	add	r10, r20
     cb8:	b5 1e       	adc	r11, r21
     cba:	c7 01       	movw	r24, r14
     cbc:	10 d1       	rcall	.+544    	; 0xede <strnlen_P>
     cbe:	8c 01       	movw	r16, r24
     cc0:	50 e8       	ldi	r21, 0x80	; 128
     cc2:	d5 2a       	or	r13, r21
     cc4:	d3 fe       	sbrs	r13, 3
     cc6:	06 c0       	rjmp	.+12     	; 0xcd4 <vfprintf+0x196>
     cc8:	18 c0       	rjmp	.+48     	; 0xcfa <vfprintf+0x1bc>
     cca:	b3 01       	movw	r22, r6
     ccc:	80 e2       	ldi	r24, 0x20	; 32
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	1c d1       	rcall	.+568    	; 0xf0a <fputc>
     cd2:	ca 94       	dec	r12
     cd4:	8c 2d       	mov	r24, r12
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	08 17       	cp	r16, r24
     cda:	19 07       	cpc	r17, r25
     cdc:	b0 f3       	brcs	.-20     	; 0xcca <vfprintf+0x18c>
     cde:	0d c0       	rjmp	.+26     	; 0xcfa <vfprintf+0x1bc>
     ce0:	f7 01       	movw	r30, r14
     ce2:	d7 fc       	sbrc	r13, 7
     ce4:	85 91       	lpm	r24, Z+
     ce6:	d7 fe       	sbrs	r13, 7
     ce8:	81 91       	ld	r24, Z+
     cea:	7f 01       	movw	r14, r30
     cec:	b3 01       	movw	r22, r6
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	0c d1       	rcall	.+536    	; 0xf0a <fputc>
     cf2:	c1 10       	cpse	r12, r1
     cf4:	ca 94       	dec	r12
     cf6:	01 50       	subi	r16, 0x01	; 1
     cf8:	10 40       	sbci	r17, 0x00	; 0
     cfa:	01 15       	cp	r16, r1
     cfc:	11 05       	cpc	r17, r1
     cfe:	81 f7       	brne	.-32     	; 0xce0 <vfprintf+0x1a2>
     d00:	e4 c0       	rjmp	.+456    	; 0xeca <vfprintf+0x38c>
     d02:	94 36       	cpi	r25, 0x64	; 100
     d04:	11 f0       	breq	.+4      	; 0xd0a <vfprintf+0x1cc>
     d06:	99 36       	cpi	r25, 0x69	; 105
     d08:	69 f5       	brne	.+90     	; 0xd64 <vfprintf+0x226>
     d0a:	d7 fe       	sbrs	r13, 7
     d0c:	08 c0       	rjmp	.+16     	; 0xd1e <vfprintf+0x1e0>
     d0e:	f5 01       	movw	r30, r10
     d10:	e0 80       	ld	r14, Z
     d12:	f1 80       	ldd	r15, Z+1	; 0x01
     d14:	02 81       	ldd	r16, Z+2	; 0x02
     d16:	13 81       	ldd	r17, Z+3	; 0x03
     d18:	44 e0       	ldi	r20, 0x04	; 4
     d1a:	50 e0       	ldi	r21, 0x00	; 0
     d1c:	0a c0       	rjmp	.+20     	; 0xd32 <vfprintf+0x1f4>
     d1e:	f5 01       	movw	r30, r10
     d20:	80 81       	ld	r24, Z
     d22:	91 81       	ldd	r25, Z+1	; 0x01
     d24:	7c 01       	movw	r14, r24
     d26:	00 27       	eor	r16, r16
     d28:	f7 fc       	sbrc	r15, 7
     d2a:	00 95       	com	r16
     d2c:	10 2f       	mov	r17, r16
     d2e:	42 e0       	ldi	r20, 0x02	; 2
     d30:	50 e0       	ldi	r21, 0x00	; 0
     d32:	a4 0e       	add	r10, r20
     d34:	b5 1e       	adc	r11, r21
     d36:	5f e6       	ldi	r21, 0x6F	; 111
     d38:	d5 22       	and	r13, r21
     d3a:	17 ff       	sbrs	r17, 7
     d3c:	0a c0       	rjmp	.+20     	; 0xd52 <vfprintf+0x214>
     d3e:	10 95       	com	r17
     d40:	00 95       	com	r16
     d42:	f0 94       	com	r15
     d44:	e0 94       	com	r14
     d46:	e1 1c       	adc	r14, r1
     d48:	f1 1c       	adc	r15, r1
     d4a:	01 1d       	adc	r16, r1
     d4c:	11 1d       	adc	r17, r1
     d4e:	80 e8       	ldi	r24, 0x80	; 128
     d50:	d8 2a       	or	r13, r24
     d52:	2a e0       	ldi	r18, 0x0A	; 10
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	a1 01       	movw	r20, r2
     d58:	c8 01       	movw	r24, r16
     d5a:	b7 01       	movw	r22, r14
     d5c:	02 d1       	rcall	.+516    	; 0xf62 <__ultoa_invert>
     d5e:	f8 2e       	mov	r15, r24
     d60:	f2 18       	sub	r15, r2
     d62:	3f c0       	rjmp	.+126    	; 0xde2 <vfprintf+0x2a4>
     d64:	95 37       	cpi	r25, 0x75	; 117
     d66:	29 f4       	brne	.+10     	; 0xd72 <vfprintf+0x234>
     d68:	1d 2d       	mov	r17, r13
     d6a:	1f 7e       	andi	r17, 0xEF	; 239
     d6c:	2a e0       	ldi	r18, 0x0A	; 10
     d6e:	30 e0       	ldi	r19, 0x00	; 0
     d70:	1d c0       	rjmp	.+58     	; 0xdac <vfprintf+0x26e>
     d72:	1d 2d       	mov	r17, r13
     d74:	19 7f       	andi	r17, 0xF9	; 249
     d76:	9f 36       	cpi	r25, 0x6F	; 111
     d78:	61 f0       	breq	.+24     	; 0xd92 <vfprintf+0x254>
     d7a:	90 37       	cpi	r25, 0x70	; 112
     d7c:	20 f4       	brcc	.+8      	; 0xd86 <vfprintf+0x248>
     d7e:	98 35       	cpi	r25, 0x58	; 88
     d80:	09 f0       	breq	.+2      	; 0xd84 <vfprintf+0x246>
     d82:	a6 c0       	rjmp	.+332    	; 0xed0 <vfprintf+0x392>
     d84:	0f c0       	rjmp	.+30     	; 0xda4 <vfprintf+0x266>
     d86:	90 37       	cpi	r25, 0x70	; 112
     d88:	39 f0       	breq	.+14     	; 0xd98 <vfprintf+0x25a>
     d8a:	98 37       	cpi	r25, 0x78	; 120
     d8c:	09 f0       	breq	.+2      	; 0xd90 <vfprintf+0x252>
     d8e:	a0 c0       	rjmp	.+320    	; 0xed0 <vfprintf+0x392>
     d90:	04 c0       	rjmp	.+8      	; 0xd9a <vfprintf+0x25c>
     d92:	28 e0       	ldi	r18, 0x08	; 8
     d94:	30 e0       	ldi	r19, 0x00	; 0
     d96:	0a c0       	rjmp	.+20     	; 0xdac <vfprintf+0x26e>
     d98:	10 61       	ori	r17, 0x10	; 16
     d9a:	14 fd       	sbrc	r17, 4
     d9c:	14 60       	ori	r17, 0x04	; 4
     d9e:	20 e1       	ldi	r18, 0x10	; 16
     da0:	30 e0       	ldi	r19, 0x00	; 0
     da2:	04 c0       	rjmp	.+8      	; 0xdac <vfprintf+0x26e>
     da4:	14 fd       	sbrc	r17, 4
     da6:	16 60       	ori	r17, 0x06	; 6
     da8:	20 e1       	ldi	r18, 0x10	; 16
     daa:	32 e0       	ldi	r19, 0x02	; 2
     dac:	17 ff       	sbrs	r17, 7
     dae:	08 c0       	rjmp	.+16     	; 0xdc0 <vfprintf+0x282>
     db0:	f5 01       	movw	r30, r10
     db2:	60 81       	ld	r22, Z
     db4:	71 81       	ldd	r23, Z+1	; 0x01
     db6:	82 81       	ldd	r24, Z+2	; 0x02
     db8:	93 81       	ldd	r25, Z+3	; 0x03
     dba:	44 e0       	ldi	r20, 0x04	; 4
     dbc:	50 e0       	ldi	r21, 0x00	; 0
     dbe:	08 c0       	rjmp	.+16     	; 0xdd0 <vfprintf+0x292>
     dc0:	f5 01       	movw	r30, r10
     dc2:	80 81       	ld	r24, Z
     dc4:	91 81       	ldd	r25, Z+1	; 0x01
     dc6:	bc 01       	movw	r22, r24
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	90 e0       	ldi	r25, 0x00	; 0
     dcc:	42 e0       	ldi	r20, 0x02	; 2
     dce:	50 e0       	ldi	r21, 0x00	; 0
     dd0:	a4 0e       	add	r10, r20
     dd2:	b5 1e       	adc	r11, r21
     dd4:	a1 01       	movw	r20, r2
     dd6:	c5 d0       	rcall	.+394    	; 0xf62 <__ultoa_invert>
     dd8:	f8 2e       	mov	r15, r24
     dda:	f2 18       	sub	r15, r2
     ddc:	8f e7       	ldi	r24, 0x7F	; 127
     dde:	d8 2e       	mov	r13, r24
     de0:	d1 22       	and	r13, r17
     de2:	d6 fe       	sbrs	r13, 6
     de4:	0b c0       	rjmp	.+22     	; 0xdfc <vfprintf+0x2be>
     de6:	5e ef       	ldi	r21, 0xFE	; 254
     de8:	d5 22       	and	r13, r21
     dea:	f9 14       	cp	r15, r9
     dec:	38 f4       	brcc	.+14     	; 0xdfc <vfprintf+0x2be>
     dee:	d4 fe       	sbrs	r13, 4
     df0:	07 c0       	rjmp	.+14     	; 0xe00 <vfprintf+0x2c2>
     df2:	d2 fc       	sbrc	r13, 2
     df4:	05 c0       	rjmp	.+10     	; 0xe00 <vfprintf+0x2c2>
     df6:	8f ee       	ldi	r24, 0xEF	; 239
     df8:	d8 22       	and	r13, r24
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <vfprintf+0x2c2>
     dfc:	1f 2d       	mov	r17, r15
     dfe:	01 c0       	rjmp	.+2      	; 0xe02 <vfprintf+0x2c4>
     e00:	19 2d       	mov	r17, r9
     e02:	d4 fe       	sbrs	r13, 4
     e04:	0d c0       	rjmp	.+26     	; 0xe20 <vfprintf+0x2e2>
     e06:	fe 01       	movw	r30, r28
     e08:	ef 0d       	add	r30, r15
     e0a:	f1 1d       	adc	r31, r1
     e0c:	80 81       	ld	r24, Z
     e0e:	80 33       	cpi	r24, 0x30	; 48
     e10:	19 f4       	brne	.+6      	; 0xe18 <vfprintf+0x2da>
     e12:	99 ee       	ldi	r25, 0xE9	; 233
     e14:	d9 22       	and	r13, r25
     e16:	08 c0       	rjmp	.+16     	; 0xe28 <vfprintf+0x2ea>
     e18:	1f 5f       	subi	r17, 0xFF	; 255
     e1a:	d2 fe       	sbrs	r13, 2
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <vfprintf+0x2ea>
     e1e:	03 c0       	rjmp	.+6      	; 0xe26 <vfprintf+0x2e8>
     e20:	8d 2d       	mov	r24, r13
     e22:	86 78       	andi	r24, 0x86	; 134
     e24:	09 f0       	breq	.+2      	; 0xe28 <vfprintf+0x2ea>
     e26:	1f 5f       	subi	r17, 0xFF	; 255
     e28:	0d 2d       	mov	r16, r13
     e2a:	d3 fc       	sbrc	r13, 3
     e2c:	13 c0       	rjmp	.+38     	; 0xe54 <vfprintf+0x316>
     e2e:	d0 fe       	sbrs	r13, 0
     e30:	0e c0       	rjmp	.+28     	; 0xe4e <vfprintf+0x310>
     e32:	1c 15       	cp	r17, r12
     e34:	10 f0       	brcs	.+4      	; 0xe3a <vfprintf+0x2fc>
     e36:	9f 2c       	mov	r9, r15
     e38:	0a c0       	rjmp	.+20     	; 0xe4e <vfprintf+0x310>
     e3a:	9f 2c       	mov	r9, r15
     e3c:	9c 0c       	add	r9, r12
     e3e:	91 1a       	sub	r9, r17
     e40:	1c 2d       	mov	r17, r12
     e42:	05 c0       	rjmp	.+10     	; 0xe4e <vfprintf+0x310>
     e44:	b3 01       	movw	r22, r6
     e46:	80 e2       	ldi	r24, 0x20	; 32
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	5f d0       	rcall	.+190    	; 0xf0a <fputc>
     e4c:	1f 5f       	subi	r17, 0xFF	; 255
     e4e:	1c 15       	cp	r17, r12
     e50:	c8 f3       	brcs	.-14     	; 0xe44 <vfprintf+0x306>
     e52:	04 c0       	rjmp	.+8      	; 0xe5c <vfprintf+0x31e>
     e54:	1c 15       	cp	r17, r12
     e56:	10 f4       	brcc	.+4      	; 0xe5c <vfprintf+0x31e>
     e58:	c1 1a       	sub	r12, r17
     e5a:	01 c0       	rjmp	.+2      	; 0xe5e <vfprintf+0x320>
     e5c:	cc 24       	eor	r12, r12
     e5e:	04 ff       	sbrs	r16, 4
     e60:	0f c0       	rjmp	.+30     	; 0xe80 <vfprintf+0x342>
     e62:	b3 01       	movw	r22, r6
     e64:	80 e3       	ldi	r24, 0x30	; 48
     e66:	90 e0       	ldi	r25, 0x00	; 0
     e68:	50 d0       	rcall	.+160    	; 0xf0a <fputc>
     e6a:	02 ff       	sbrs	r16, 2
     e6c:	1c c0       	rjmp	.+56     	; 0xea6 <vfprintf+0x368>
     e6e:	01 fd       	sbrc	r16, 1
     e70:	03 c0       	rjmp	.+6      	; 0xe78 <vfprintf+0x33a>
     e72:	88 e7       	ldi	r24, 0x78	; 120
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	02 c0       	rjmp	.+4      	; 0xe7c <vfprintf+0x33e>
     e78:	88 e5       	ldi	r24, 0x58	; 88
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	b3 01       	movw	r22, r6
     e7e:	0c c0       	rjmp	.+24     	; 0xe98 <vfprintf+0x35a>
     e80:	80 2f       	mov	r24, r16
     e82:	86 78       	andi	r24, 0x86	; 134
     e84:	81 f0       	breq	.+32     	; 0xea6 <vfprintf+0x368>
     e86:	01 ff       	sbrs	r16, 1
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <vfprintf+0x350>
     e8a:	8b e2       	ldi	r24, 0x2B	; 43
     e8c:	01 c0       	rjmp	.+2      	; 0xe90 <vfprintf+0x352>
     e8e:	80 e2       	ldi	r24, 0x20	; 32
     e90:	d7 fc       	sbrc	r13, 7
     e92:	8d e2       	ldi	r24, 0x2D	; 45
     e94:	b3 01       	movw	r22, r6
     e96:	90 e0       	ldi	r25, 0x00	; 0
     e98:	38 d0       	rcall	.+112    	; 0xf0a <fputc>
     e9a:	05 c0       	rjmp	.+10     	; 0xea6 <vfprintf+0x368>
     e9c:	b3 01       	movw	r22, r6
     e9e:	80 e3       	ldi	r24, 0x30	; 48
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	33 d0       	rcall	.+102    	; 0xf0a <fputc>
     ea4:	9a 94       	dec	r9
     ea6:	f9 14       	cp	r15, r9
     ea8:	c8 f3       	brcs	.-14     	; 0xe9c <vfprintf+0x35e>
     eaa:	fa 94       	dec	r15
     eac:	f1 01       	movw	r30, r2
     eae:	ef 0d       	add	r30, r15
     eb0:	f1 1d       	adc	r31, r1
     eb2:	b3 01       	movw	r22, r6
     eb4:	80 81       	ld	r24, Z
     eb6:	90 e0       	ldi	r25, 0x00	; 0
     eb8:	28 d0       	rcall	.+80     	; 0xf0a <fputc>
     eba:	ff 20       	and	r15, r15
     ebc:	b1 f7       	brne	.-20     	; 0xeaa <vfprintf+0x36c>
     ebe:	05 c0       	rjmp	.+10     	; 0xeca <vfprintf+0x38c>
     ec0:	b3 01       	movw	r22, r6
     ec2:	80 e2       	ldi	r24, 0x20	; 32
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	21 d0       	rcall	.+66     	; 0xf0a <fputc>
     ec8:	ca 94       	dec	r12
     eca:	cc 20       	and	r12, r12
     ecc:	c9 f7       	brne	.-14     	; 0xec0 <vfprintf+0x382>
     ece:	4e ce       	rjmp	.-868    	; 0xb6c <vfprintf+0x2e>
     ed0:	f3 01       	movw	r30, r6
     ed2:	66 81       	ldd	r22, Z+6	; 0x06
     ed4:	77 81       	ldd	r23, Z+7	; 0x07
     ed6:	cb 01       	movw	r24, r22
     ed8:	2b 96       	adiw	r28, 0x0b	; 11
     eda:	e2 e1       	ldi	r30, 0x12	; 18
     edc:	e3 c0       	rjmp	.+454    	; 0x10a4 <__epilogue_restores__>

00000ede <strnlen_P>:
     ede:	fc 01       	movw	r30, r24
     ee0:	05 90       	lpm	r0, Z+
     ee2:	61 50       	subi	r22, 0x01	; 1
     ee4:	70 40       	sbci	r23, 0x00	; 0
     ee6:	01 10       	cpse	r0, r1
     ee8:	d8 f7       	brcc	.-10     	; 0xee0 <strnlen_P+0x2>
     eea:	80 95       	com	r24
     eec:	90 95       	com	r25
     eee:	8e 0f       	add	r24, r30
     ef0:	9f 1f       	adc	r25, r31
     ef2:	08 95       	ret

00000ef4 <strnlen>:
     ef4:	fc 01       	movw	r30, r24
     ef6:	61 50       	subi	r22, 0x01	; 1
     ef8:	70 40       	sbci	r23, 0x00	; 0
     efa:	01 90       	ld	r0, Z+
     efc:	01 10       	cpse	r0, r1
     efe:	d8 f7       	brcc	.-10     	; 0xef6 <strnlen+0x2>
     f00:	80 95       	com	r24
     f02:	90 95       	com	r25
     f04:	8e 0f       	add	r24, r30
     f06:	9f 1f       	adc	r25, r31
     f08:	08 95       	ret

00000f0a <fputc>:
     f0a:	0f 93       	push	r16
     f0c:	1f 93       	push	r17
     f0e:	cf 93       	push	r28
     f10:	df 93       	push	r29
     f12:	8c 01       	movw	r16, r24
     f14:	eb 01       	movw	r28, r22
     f16:	8b 81       	ldd	r24, Y+3	; 0x03
     f18:	81 ff       	sbrs	r24, 1
     f1a:	1b c0       	rjmp	.+54     	; 0xf52 <fputc+0x48>
     f1c:	82 ff       	sbrs	r24, 2
     f1e:	0d c0       	rjmp	.+26     	; 0xf3a <fputc+0x30>
     f20:	2e 81       	ldd	r18, Y+6	; 0x06
     f22:	3f 81       	ldd	r19, Y+7	; 0x07
     f24:	8c 81       	ldd	r24, Y+4	; 0x04
     f26:	9d 81       	ldd	r25, Y+5	; 0x05
     f28:	28 17       	cp	r18, r24
     f2a:	39 07       	cpc	r19, r25
     f2c:	64 f4       	brge	.+24     	; 0xf46 <fputc+0x3c>
     f2e:	e8 81       	ld	r30, Y
     f30:	f9 81       	ldd	r31, Y+1	; 0x01
     f32:	01 93       	st	Z+, r16
     f34:	f9 83       	std	Y+1, r31	; 0x01
     f36:	e8 83       	st	Y, r30
     f38:	06 c0       	rjmp	.+12     	; 0xf46 <fputc+0x3c>
     f3a:	e8 85       	ldd	r30, Y+8	; 0x08
     f3c:	f9 85       	ldd	r31, Y+9	; 0x09
     f3e:	80 2f       	mov	r24, r16
     f40:	09 95       	icall
     f42:	89 2b       	or	r24, r25
     f44:	31 f4       	brne	.+12     	; 0xf52 <fputc+0x48>
     f46:	8e 81       	ldd	r24, Y+6	; 0x06
     f48:	9f 81       	ldd	r25, Y+7	; 0x07
     f4a:	01 96       	adiw	r24, 0x01	; 1
     f4c:	9f 83       	std	Y+7, r25	; 0x07
     f4e:	8e 83       	std	Y+6, r24	; 0x06
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <fputc+0x4c>
     f52:	0f ef       	ldi	r16, 0xFF	; 255
     f54:	1f ef       	ldi	r17, 0xFF	; 255
     f56:	c8 01       	movw	r24, r16
     f58:	df 91       	pop	r29
     f5a:	cf 91       	pop	r28
     f5c:	1f 91       	pop	r17
     f5e:	0f 91       	pop	r16
     f60:	08 95       	ret

00000f62 <__ultoa_invert>:
     f62:	fa 01       	movw	r30, r20
     f64:	aa 27       	eor	r26, r26
     f66:	28 30       	cpi	r18, 0x08	; 8
     f68:	51 f1       	breq	.+84     	; 0xfbe <__ultoa_invert+0x5c>
     f6a:	20 31       	cpi	r18, 0x10	; 16
     f6c:	81 f1       	breq	.+96     	; 0xfce <__ultoa_invert+0x6c>
     f6e:	e8 94       	clt
     f70:	6f 93       	push	r22
     f72:	6e 7f       	andi	r22, 0xFE	; 254
     f74:	6e 5f       	subi	r22, 0xFE	; 254
     f76:	7f 4f       	sbci	r23, 0xFF	; 255
     f78:	8f 4f       	sbci	r24, 0xFF	; 255
     f7a:	9f 4f       	sbci	r25, 0xFF	; 255
     f7c:	af 4f       	sbci	r26, 0xFF	; 255
     f7e:	b1 e0       	ldi	r27, 0x01	; 1
     f80:	3e d0       	rcall	.+124    	; 0xffe <__ultoa_invert+0x9c>
     f82:	b4 e0       	ldi	r27, 0x04	; 4
     f84:	3c d0       	rcall	.+120    	; 0xffe <__ultoa_invert+0x9c>
     f86:	67 0f       	add	r22, r23
     f88:	78 1f       	adc	r23, r24
     f8a:	89 1f       	adc	r24, r25
     f8c:	9a 1f       	adc	r25, r26
     f8e:	a1 1d       	adc	r26, r1
     f90:	68 0f       	add	r22, r24
     f92:	79 1f       	adc	r23, r25
     f94:	8a 1f       	adc	r24, r26
     f96:	91 1d       	adc	r25, r1
     f98:	a1 1d       	adc	r26, r1
     f9a:	6a 0f       	add	r22, r26
     f9c:	71 1d       	adc	r23, r1
     f9e:	81 1d       	adc	r24, r1
     fa0:	91 1d       	adc	r25, r1
     fa2:	a1 1d       	adc	r26, r1
     fa4:	20 d0       	rcall	.+64     	; 0xfe6 <__ultoa_invert+0x84>
     fa6:	09 f4       	brne	.+2      	; 0xfaa <__ultoa_invert+0x48>
     fa8:	68 94       	set
     faa:	3f 91       	pop	r19
     fac:	2a e0       	ldi	r18, 0x0A	; 10
     fae:	26 9f       	mul	r18, r22
     fb0:	11 24       	eor	r1, r1
     fb2:	30 19       	sub	r19, r0
     fb4:	30 5d       	subi	r19, 0xD0	; 208
     fb6:	31 93       	st	Z+, r19
     fb8:	de f6       	brtc	.-74     	; 0xf70 <__ultoa_invert+0xe>
     fba:	cf 01       	movw	r24, r30
     fbc:	08 95       	ret
     fbe:	46 2f       	mov	r20, r22
     fc0:	47 70       	andi	r20, 0x07	; 7
     fc2:	40 5d       	subi	r20, 0xD0	; 208
     fc4:	41 93       	st	Z+, r20
     fc6:	b3 e0       	ldi	r27, 0x03	; 3
     fc8:	0f d0       	rcall	.+30     	; 0xfe8 <__ultoa_invert+0x86>
     fca:	c9 f7       	brne	.-14     	; 0xfbe <__ultoa_invert+0x5c>
     fcc:	f6 cf       	rjmp	.-20     	; 0xfba <__ultoa_invert+0x58>
     fce:	46 2f       	mov	r20, r22
     fd0:	4f 70       	andi	r20, 0x0F	; 15
     fd2:	40 5d       	subi	r20, 0xD0	; 208
     fd4:	4a 33       	cpi	r20, 0x3A	; 58
     fd6:	18 f0       	brcs	.+6      	; 0xfde <__ultoa_invert+0x7c>
     fd8:	49 5d       	subi	r20, 0xD9	; 217
     fda:	31 fd       	sbrc	r19, 1
     fdc:	40 52       	subi	r20, 0x20	; 32
     fde:	41 93       	st	Z+, r20
     fe0:	02 d0       	rcall	.+4      	; 0xfe6 <__ultoa_invert+0x84>
     fe2:	a9 f7       	brne	.-22     	; 0xfce <__ultoa_invert+0x6c>
     fe4:	ea cf       	rjmp	.-44     	; 0xfba <__ultoa_invert+0x58>
     fe6:	b4 e0       	ldi	r27, 0x04	; 4
     fe8:	a6 95       	lsr	r26
     fea:	97 95       	ror	r25
     fec:	87 95       	ror	r24
     fee:	77 95       	ror	r23
     ff0:	67 95       	ror	r22
     ff2:	ba 95       	dec	r27
     ff4:	c9 f7       	brne	.-14     	; 0xfe8 <__ultoa_invert+0x86>
     ff6:	00 97       	sbiw	r24, 0x00	; 0
     ff8:	61 05       	cpc	r22, r1
     ffa:	71 05       	cpc	r23, r1
     ffc:	08 95       	ret
     ffe:	9b 01       	movw	r18, r22
    1000:	ac 01       	movw	r20, r24
    1002:	0a 2e       	mov	r0, r26
    1004:	06 94       	lsr	r0
    1006:	57 95       	ror	r21
    1008:	47 95       	ror	r20
    100a:	37 95       	ror	r19
    100c:	27 95       	ror	r18
    100e:	ba 95       	dec	r27
    1010:	c9 f7       	brne	.-14     	; 0x1004 <__ultoa_invert+0xa2>
    1012:	62 0f       	add	r22, r18
    1014:	73 1f       	adc	r23, r19
    1016:	84 1f       	adc	r24, r20
    1018:	95 1f       	adc	r25, r21
    101a:	a0 1d       	adc	r26, r0
    101c:	08 95       	ret

0000101e <__divmodhi4>:
    101e:	97 fb       	bst	r25, 7
    1020:	09 2e       	mov	r0, r25
    1022:	07 26       	eor	r0, r23
    1024:	0a d0       	rcall	.+20     	; 0x103a <__divmodhi4_neg1>
    1026:	77 fd       	sbrc	r23, 7
    1028:	04 d0       	rcall	.+8      	; 0x1032 <__divmodhi4_neg2>
    102a:	0c d0       	rcall	.+24     	; 0x1044 <__udivmodhi4>
    102c:	06 d0       	rcall	.+12     	; 0x103a <__divmodhi4_neg1>
    102e:	00 20       	and	r0, r0
    1030:	1a f4       	brpl	.+6      	; 0x1038 <__divmodhi4_exit>

00001032 <__divmodhi4_neg2>:
    1032:	70 95       	com	r23
    1034:	61 95       	neg	r22
    1036:	7f 4f       	sbci	r23, 0xFF	; 255

00001038 <__divmodhi4_exit>:
    1038:	08 95       	ret

0000103a <__divmodhi4_neg1>:
    103a:	f6 f7       	brtc	.-4      	; 0x1038 <__divmodhi4_exit>
    103c:	90 95       	com	r25
    103e:	81 95       	neg	r24
    1040:	9f 4f       	sbci	r25, 0xFF	; 255
    1042:	08 95       	ret

00001044 <__udivmodhi4>:
    1044:	aa 1b       	sub	r26, r26
    1046:	bb 1b       	sub	r27, r27
    1048:	51 e1       	ldi	r21, 0x11	; 17
    104a:	07 c0       	rjmp	.+14     	; 0x105a <__udivmodhi4_ep>

0000104c <__udivmodhi4_loop>:
    104c:	aa 1f       	adc	r26, r26
    104e:	bb 1f       	adc	r27, r27
    1050:	a6 17       	cp	r26, r22
    1052:	b7 07       	cpc	r27, r23
    1054:	10 f0       	brcs	.+4      	; 0x105a <__udivmodhi4_ep>
    1056:	a6 1b       	sub	r26, r22
    1058:	b7 0b       	sbc	r27, r23

0000105a <__udivmodhi4_ep>:
    105a:	88 1f       	adc	r24, r24
    105c:	99 1f       	adc	r25, r25
    105e:	5a 95       	dec	r21
    1060:	a9 f7       	brne	.-22     	; 0x104c <__udivmodhi4_loop>
    1062:	80 95       	com	r24
    1064:	90 95       	com	r25
    1066:	bc 01       	movw	r22, r24
    1068:	cd 01       	movw	r24, r26
    106a:	08 95       	ret

0000106c <__prologue_saves__>:
    106c:	2f 92       	push	r2
    106e:	3f 92       	push	r3
    1070:	4f 92       	push	r4
    1072:	5f 92       	push	r5
    1074:	6f 92       	push	r6
    1076:	7f 92       	push	r7
    1078:	8f 92       	push	r8
    107a:	9f 92       	push	r9
    107c:	af 92       	push	r10
    107e:	bf 92       	push	r11
    1080:	cf 92       	push	r12
    1082:	df 92       	push	r13
    1084:	ef 92       	push	r14
    1086:	ff 92       	push	r15
    1088:	0f 93       	push	r16
    108a:	1f 93       	push	r17
    108c:	cf 93       	push	r28
    108e:	df 93       	push	r29
    1090:	cd b7       	in	r28, 0x3d	; 61
    1092:	de b7       	in	r29, 0x3e	; 62
    1094:	ca 1b       	sub	r28, r26
    1096:	db 0b       	sbc	r29, r27
    1098:	0f b6       	in	r0, 0x3f	; 63
    109a:	f8 94       	cli
    109c:	de bf       	out	0x3e, r29	; 62
    109e:	0f be       	out	0x3f, r0	; 63
    10a0:	cd bf       	out	0x3d, r28	; 61
    10a2:	09 94       	ijmp

000010a4 <__epilogue_restores__>:
    10a4:	2a 88       	ldd	r2, Y+18	; 0x12
    10a6:	39 88       	ldd	r3, Y+17	; 0x11
    10a8:	48 88       	ldd	r4, Y+16	; 0x10
    10aa:	5f 84       	ldd	r5, Y+15	; 0x0f
    10ac:	6e 84       	ldd	r6, Y+14	; 0x0e
    10ae:	7d 84       	ldd	r7, Y+13	; 0x0d
    10b0:	8c 84       	ldd	r8, Y+12	; 0x0c
    10b2:	9b 84       	ldd	r9, Y+11	; 0x0b
    10b4:	aa 84       	ldd	r10, Y+10	; 0x0a
    10b6:	b9 84       	ldd	r11, Y+9	; 0x09
    10b8:	c8 84       	ldd	r12, Y+8	; 0x08
    10ba:	df 80       	ldd	r13, Y+7	; 0x07
    10bc:	ee 80       	ldd	r14, Y+6	; 0x06
    10be:	fd 80       	ldd	r15, Y+5	; 0x05
    10c0:	0c 81       	ldd	r16, Y+4	; 0x04
    10c2:	1b 81       	ldd	r17, Y+3	; 0x03
    10c4:	aa 81       	ldd	r26, Y+2	; 0x02
    10c6:	b9 81       	ldd	r27, Y+1	; 0x01
    10c8:	ce 0f       	add	r28, r30
    10ca:	d1 1d       	adc	r29, r1
    10cc:	0f b6       	in	r0, 0x3f	; 63
    10ce:	f8 94       	cli
    10d0:	de bf       	out	0x3e, r29	; 62
    10d2:	0f be       	out	0x3f, r0	; 63
    10d4:	cd bf       	out	0x3d, r28	; 61
    10d6:	ed 01       	movw	r28, r26
    10d8:	08 95       	ret

000010da <_exit>:
    10da:	f8 94       	cli

000010dc <__stop_program>:
    10dc:	ff cf       	rjmp	.-2      	; 0x10dc <__stop_program>
