// Seed: 462100834
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    input wor id_3
);
  wire id_5;
  module_2();
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    inout supply1 id_3,
    output wand id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    input wand id_8
    , id_10
);
  wire id_11;
  module_0(
      id_0, id_4, id_6, id_8
  );
endmodule
module module_2;
  initial begin
    id_1 = 1;
  end
  uwire id_2;
  id_3 :
  assert property (@(posedge 1) 1 == id_2 ? id_3 : id_3.id_3 !== 1'b0)
  else $display(1, 1'h0);
endmodule
