//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_native_layer_norm_6 // -- Begin function triton_poi_fused_add_native_layer_norm_6
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_add_native_layer_norm_6
.visible .entry triton_poi_fused_add_native_layer_norm_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_native_layer_norm_6_param_4,
	.param .u32 triton_poi_fused_add_native_layer_norm_6_param_5,
	.param .u32 triton_poi_fused_add_native_layer_norm_6_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<53>;
	.reg .f32 	%f<16>;
	.reg .b64 	%rd<16>;
	.loc	1 19 0                          // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:19:0

// %bb.0:
	ld.param.u64 	%rd7, [triton_poi_fused_add_native_layer_norm_6_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused_add_native_layer_norm_6_param_1];
$L__tmp0:
	.loc	1 22 28                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:22:33
	shl.b32 	%r17, %r1, 4;
	ld.param.u64 	%rd9, [triton_poi_fused_add_native_layer_norm_6_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused_add_native_layer_norm_6_param_3];
	.loc	1 23 44                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:23:44
	mov.u32 	%r18, %tid.x;
	shl.b32 	%r19, %r18, 1;
	ld.param.u64 	%rd11, [triton_poi_fused_add_native_layer_norm_6_param_4];
	and.b32  	%r20, %r19, 14;
	bfe.u32 	%r21, %r18, 3, 4;
	.loc	1 23 23                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:23:23
	or.b32  	%r22, %r17, %r20;
	or.b32  	%r23, %r17, %r21;
	.loc	1 24 21                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:24:21
	setp.lt.s32 	%p9, %r22, 16;
	setp.lt.s32 	%p10, %r23, 16;
	.loc	1 25 28                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:25:33
	shl.b32 	%r24, %r2, 4;
	.loc	1 26 23                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:26:23
	or.b32  	%r25, %r24, %r21;
	or.b32  	%r26, %r24, %r20;
	.loc	1 27 21                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:27:21
	setp.lt.s32 	%p2, %r25, 16;
	setp.lt.s32 	%p5, %r26, 16;
	.loc	1 30 19                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:30:19
	bfe.s32 	%r27, %r2, 27, 1;
	shr.u32 	%r28, %r27, 30;
	add.s32 	%r29, %r26, %r28;
	and.b32  	%r30, %r29, -4;
	sub.s32 	%r31, %r26, %r30;
	.loc	1 31 38                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:31:38
	shl.b32 	%r32, %r25, 4;
	.loc	1 31 35                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:31:35
	add.s32 	%r33, %r32, %r22;
	.loc	1 31 30                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:31:30
	mul.wide.s32 	%rd12, %r33, 4;
	add.s64 	%rd1, %rd7, %rd12;
	.loc	1 31 51                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:31:51
	and.pred  	%p1, %p9, %p2;
	and.pred  	%p4, %p10, %p5;
	.loc	1 31 43                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:31:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r4;
	.loc	1 32 30                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:32:30
	mul.wide.s32 	%rd13, %r25, 4;
	add.s64 	%rd2, %rd8, %rd13;
	.loc	1 32 35                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:32:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r6;
	.loc	1 33 38                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:33:38
	shl.b32 	%r34, %r23, 4;
	.loc	1 33 35                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:33:35
	add.s32 	%r35, %r26, %r34;
	.loc	1 33 30                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:33:30
	mul.wide.s32 	%rd14, %r35, 4;
	add.s64 	%rd4, %rd9, %rd14;
	.loc	1 33 43                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:33:43
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p4 ld.global.v2.b32 { %r7, %r8 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r7;
	mov.b32 	%f5, %r8;
	.loc	1 34 30                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:34:30
	mul.wide.s32 	%rd15, %r31, 4;
	add.s64 	%rd5, %rd10, %rd15;
	.loc	1 34 35                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:34:35
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p5 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r9;
	mov.b32 	%f7, %r10;
	.loc	1 35 18                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:35:18
	add.f32 	%f8, %f1, %f3;
	add.f32 	%f9, %f2, %f3;
	shl.b32 	%r36, %r18, 5;
	and.b32  	%r37, %r36, 224;
	or.b32  	%r38, %r37, %r21;
	shr.u32 	%r39, %r37, 2;
	mov.u32 	%r40, global_smem;
	add.s32 	%r41, %r40, %r39;
	shl.b32 	%r42, %r38, 2;
	add.s32 	%r11, %r41, %r42;
	mov.b32 	%r12, %f8;
	mov.pred 	%p6, -1;
	// begin inline asm
	@%p6 st.shared.b32 [ %r11 + 0 ], %r12;
	// end inline asm
	or.b32  	%r43, %r37, 16;
	shr.u32 	%r44, %r43, 2;
	add.s32 	%r45, %r40, %r44;
	add.s32 	%r46, %r45, %r42;
	add.s32 	%r13, %r46, 64;
	mov.b32 	%r14, %f9;
	// begin inline asm
	@%p6 st.shared.b32 [ %r13 + 0 ], %r14;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r47, %r18, 1;
	and.b32  	%r48, %r47, 60;
	add.s32 	%r49, %r40, %r48;
	shl.b32 	%r50, %r18, 3;
	and.b32  	%r51, %r50, 1016;
	add.s32 	%r52, %r49, %r51;
	ld.shared.f32 	%f10, [%r52];
	ld.shared.f32 	%f11, [%r52+4];
	.loc	1 36 18                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:36:18
	add.f32 	%f12, %f4, %f6;
	add.f32 	%f13, %f5, %f7;
	.loc	1 37 18                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:37:18
	add.f32 	%f14, %f12, %f10;
	add.f32 	%f15, %f13, %f11;
	.loc	1 38 25                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:38:25
	add.s64 	%rd6, %rd11, %rd14;
	.loc	1 38 44                         // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:38:44
	mov.b32 	%r15, %f14;
	mov.b32 	%r16, %f15;
	// begin inline asm
	@%p4 st.global.v2.b32 [ %rd6 + 0 ], { %r15, %r16 };
	// end inline asm
	.loc	1 38 4                          // cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py:38:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/dz/cdzmytqukqun6y67ot3i3whr4spr4uxpbk4amlme22he3hcfdvf5.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 100
.b8 122
.b8 109
.b8 121
.b8 116
.b8 113
.b8 117
.b8 107
.b8 113
.b8 117
.b8 110
.b8 54
.b8 121
.b8 54
.b8 55
.b8 111
.b8 116
.b8 51
.b8 105
.b8 51
.b8 119
.b8 104
.b8 114
.b8 52
.b8 115
.b8 112
.b8 114
.b8 52
.b8 117
.b8 120
.b8 112
.b8 98
.b8 107
.b8 52
.b8 97
.b8 109
.b8 108
.b8 109
.b8 101
.b8 50
.b8 50
.b8 104
.b8 101
.b8 51
.b8 104
.b8 99
.b8 102
.b8 100
.b8 118
.b8 102
.b8 53
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 100
.b8 122
.b8 0
	}
	.section	.debug_macinfo	{	}
