{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746876201279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746876201279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 10 13:23:21 2025 " "Processing started: Sat May 10 13:23:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746876201279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876201279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wolfenstein3D -c wolfenstein3D " "Command: quartus_map --read_settings_files=on --write_settings_files=off wolfenstein3D -c wolfenstein3D" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876201279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746876201601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746876201601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wolfenstein3d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wolfenstein3d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wolfenstein3D-wolfenstein3DArch " "Found design unit 1: wolfenstein3D-wolfenstein3DArch" {  } { { "wolfenstein3D.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/wolfenstein3D.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207769 ""} { "Info" "ISGN_ENTITY_NAME" "1 wolfenstein3D " "Found entity 1: wolfenstein3D" {  } { { "wolfenstein3D.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/wolfenstein3D.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raycast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file raycast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raycast-RaycastArch " "Found design unit 1: raycast-RaycastArch" {  } { { "raycast.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/raycast.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207771 ""} { "Info" "ISGN_ENTITY_NAME" "1 raycast " "Found entity 1: raycast" {  } { { "raycast.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/raycast.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Player-PlayerArch " "Found design unit 1: Player-PlayerArch" {  } { { "player.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/player.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Player " "Found entity 1: Player" {  } { { "player.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/player.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Snes-SnesArch " "Found design unit 1: Snes-SnesArch" {  } { { "snes.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/snes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Snes " "Found entity 1: Snes" {  } { { "snes.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/snes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sharedtypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sharedtypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SharedTypes " "Found design unit 1: SharedTypes" {  } { { "SharedTypes.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/SharedTypes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SharedTypes-body " "Found design unit 2: SharedTypes-body" {  } { { "SharedTypes.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/SharedTypes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 0 0 " "Found 0 design units, including 0 entities, in source file div.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-SYN " "Found design unit 1: division-SYN" {  } { { "Division.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Division.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Division.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clocks-clocks_arch " "Found design unit 1: Clocks-clocks_arch" {  } { { "Clocks.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Clocks.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clocks " "Found entity 1: Clocks" {  } { { "Clocks.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Clocks.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vga-VgaArch " "Found design unit 1: Vga-VgaArch" {  } { { "Vga.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Vga.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vga " "Found entity 1: Vga" {  } { { "Vga.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Vga.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-timer_arch " "Found design unit 1: Timer-timer_arch" {  } { { "Timer.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Timer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207779 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb0-SYN " "Found design unit 1: romp_comp_nb0-SYN" {  } { { "ROM/ROMP_COMP_NB0.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207780 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB0 " "Found entity 1: ROMP_COMP_NB0" {  } { { "ROM/ROMP_COMP_NB0.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb1-SYN " "Found design unit 1: romp_comp_nb1-SYN" {  } { { "ROM/ROMP_COMP_NB1.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB1 " "Found entity 1: ROMP_COMP_NB1" {  } { { "ROM/ROMP_COMP_NB1.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb2-SYN " "Found design unit 1: romp_comp_nb2-SYN" {  } { { "ROM/ROMP_COMP_NB2.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB2 " "Found entity 1: ROMP_COMP_NB2" {  } { { "ROM/ROMP_COMP_NB2.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb3-SYN " "Found design unit 1: romp_comp_nb3-SYN" {  } { { "ROM/ROMP_COMP_NB3.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207783 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB3 " "Found entity 1: ROMP_COMP_NB3" {  } { { "ROM/ROMP_COMP_NB3.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb4-SYN " "Found design unit 1: romp_comp_nb4-SYN" {  } { { "ROM/ROMP_COMP_NB4.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB4.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB4 " "Found entity 1: ROMP_COMP_NB4" {  } { { "ROM/ROMP_COMP_NB4.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb5-SYN " "Found design unit 1: romp_comp_nb5-SYN" {  } { { "ROM/ROMP_COMP_NB5.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207785 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB5 " "Found entity 1: ROMP_COMP_NB5" {  } { { "ROM/ROMP_COMP_NB5.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb6-SYN " "Found design unit 1: romp_comp_nb6-SYN" {  } { { "ROM/ROMP_COMP_NB6.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB6.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207786 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB6 " "Found entity 1: ROMP_COMP_NB6" {  } { { "ROM/ROMP_COMP_NB6.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB6.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb7-SYN " "Found design unit 1: romp_comp_nb7-SYN" {  } { { "ROM/ROMP_COMP_NB7.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB7.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207787 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB7 " "Found entity 1: ROMP_COMP_NB7" {  } { { "ROM/ROMP_COMP_NB7.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB7.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb8-SYN " "Found design unit 1: romp_comp_nb8-SYN" {  } { { "ROM/ROMP_COMP_NB8.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207788 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB8 " "Found entity 1: ROMP_COMP_NB8" {  } { { "ROM/ROMP_COMP_NB8.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_nb9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_nb9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_nb9-SYN " "Found design unit 1: romp_comp_nb9-SYN" {  } { { "ROM/ROMP_COMP_NB9.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB9.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207789 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_NB9 " "Found entity 1: ROMP_COMP_NB9" {  } { { "ROM/ROMP_COMP_NB9.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_NB9.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_heart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_heart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_heart-SYN " "Found design unit 1: romp_comp_heart-SYN" {  } { { "ROM/ROMP_COMP_HEART.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_HEART.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207790 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_HEART " "Found entity 1: ROMP_COMP_HEART" {  } { { "ROM/ROMP_COMP_HEART.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_HEART.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_frame_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_frame_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_frame_1-SYN " "Found design unit 1: romp_comp_frame_1-SYN" {  } { { "ROM/ROMP_COMP_FRAME_1.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_FRAME_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207792 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_FRAME_1 " "Found entity 1: ROMP_COMP_FRAME_1" {  } { { "ROM/ROMP_COMP_FRAME_1.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_FRAME_1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/romp_comp_frame_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/romp_comp_frame_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romp_comp_frame_2-SYN " "Found design unit 1: romp_comp_frame_2-SYN" {  } { { "ROM/ROMP_COMP_FRAME_2.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_FRAME_2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMP_COMP_FRAME_2 " "Found entity 1: ROMP_COMP_FRAME_2" {  } { { "ROM/ROMP_COMP_FRAME_2.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/ROM/ROMP_COMP_FRAME_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-Behavioral " "Found design unit 1: menu-Behavioral" {  } { { "menu.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/menu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207794 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/menu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746876207794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746876207794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wolfenstein3D " "Elaborating entity \"wolfenstein3D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746876207911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color wolfenstein3D.vhd(93) " "Verilog HDL or VHDL warning at wolfenstein3D.vhd(93): object \"color\" assigned a value but never read" {  } { { "wolfenstein3D.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/wolfenstein3D.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746876207916 "|wolfenstein3D"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clocks Clocks:clocks_ent " "Elaborating entity \"Clocks\" for hierarchy \"Clocks:clocks_ent\"" {  } { { "wolfenstein3D.vhd" "clocks_ent" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/wolfenstein3D.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746876208379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer_ent " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer_ent\"" {  } { { "wolfenstein3D.vhd" "timer_ent" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/wolfenstein3D.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746876208380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s Timer.vhd(41) " "VHDL Process Statement warning at Timer.vhd(41): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/Timer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1746876208380 "|wolfenstein3D|Timer:timer_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:menu_ent " "Elaborating entity \"menu\" for hierarchy \"menu:menu_ent\"" {  } { { "wolfenstein3D.vhd" "menu_ent" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/wolfenstein3D.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746876208381 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "color_menu menu.vhd(9) " "VHDL Signal Declaration warning at menu.vhd(9): used implicit default value for signal \"color_menu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "menu.vhd" "" { Text "C:/Users/Julien/OneDrive/Bureau/Julien/Master 1/Q2/Micro elec/projet/test_div/menu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746876208382 "|wolfenstein3D|menu:menu_ent"}
