<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: IOMAN Register Offsets</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__ioman__reg__offs.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">IOMAN Register Offsets<div class="ingroups"><a class="el" href="group__ioman.html">I/O Manager</a> &raquo; <a class="el" href="group__ioman__registers.html">Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab6155aa9fded881b66ed377ff01c21c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gab6155aa9fded881b66ed377ff01c21c6">MXC_R_IOMAN_OFFS_WUD_REQ0</a>&#160;&#160;&#160;((uint32_t)0x00000000UL)</td></tr>
<tr class="memdesc:gab6155aa9fded881b66ed377ff01c21c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">WUD_REQ0 Register Offset from base IOMAN Peripheral Address.  <a href="#gab6155aa9fded881b66ed377ff01c21c6">More...</a><br /></td></tr>
<tr class="separator:gab6155aa9fded881b66ed377ff01c21c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce1f1de5edfa19fe9df8139f3758a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga0ce1f1de5edfa19fe9df8139f3758a46">MXC_R_IOMAN_OFFS_WUD_REQ1</a>&#160;&#160;&#160;((uint32_t)0x00000004UL)</td></tr>
<tr class="memdesc:ga0ce1f1de5edfa19fe9df8139f3758a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">WUD_REQ1 Register Offset from base IOMAN Peripheral Address.  <a href="#ga0ce1f1de5edfa19fe9df8139f3758a46">More...</a><br /></td></tr>
<tr class="separator:ga0ce1f1de5edfa19fe9df8139f3758a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a1edfdfd89555a020c54ca1441b137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gac6a1edfdfd89555a020c54ca1441b137">MXC_R_IOMAN_OFFS_WUD_ACK0</a>&#160;&#160;&#160;((uint32_t)0x00000008UL)</td></tr>
<tr class="memdesc:gac6a1edfdfd89555a020c54ca1441b137"><td class="mdescLeft">&#160;</td><td class="mdescRight">WUD_ACK0 Register Offset from base IOMAN Peripheral Address.  <a href="#gac6a1edfdfd89555a020c54ca1441b137">More...</a><br /></td></tr>
<tr class="separator:gac6a1edfdfd89555a020c54ca1441b137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58495fe7caf16fcfec1d9ae4ea7d31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gab58495fe7caf16fcfec1d9ae4ea7d31c">MXC_R_IOMAN_OFFS_WUD_ACK1</a>&#160;&#160;&#160;((uint32_t)0x0000000CUL)</td></tr>
<tr class="memdesc:gab58495fe7caf16fcfec1d9ae4ea7d31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">WUD_ACK1 Register Offset from base IOMAN Peripheral Address.  <a href="#gab58495fe7caf16fcfec1d9ae4ea7d31c">More...</a><br /></td></tr>
<tr class="separator:gab58495fe7caf16fcfec1d9ae4ea7d31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7e63eacef25dc0a955dcb4a96db078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaeb7e63eacef25dc0a955dcb4a96db078">MXC_R_IOMAN_OFFS_ALI_REQ0</a>&#160;&#160;&#160;((uint32_t)0x00000010UL)</td></tr>
<tr class="memdesc:gaeb7e63eacef25dc0a955dcb4a96db078"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_REQ0 Register Offset from base IOMAN Peripheral Address.  <a href="#gaeb7e63eacef25dc0a955dcb4a96db078">More...</a><br /></td></tr>
<tr class="separator:gaeb7e63eacef25dc0a955dcb4a96db078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a405e8f3c64e537a4a64e2da81814db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga3a405e8f3c64e537a4a64e2da81814db">MXC_R_IOMAN_OFFS_ALI_REQ1</a>&#160;&#160;&#160;((uint32_t)0x00000014UL)</td></tr>
<tr class="memdesc:ga3a405e8f3c64e537a4a64e2da81814db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_REQ1 Register Offset from base IOMAN Peripheral Address.  <a href="#ga3a405e8f3c64e537a4a64e2da81814db">More...</a><br /></td></tr>
<tr class="separator:ga3a405e8f3c64e537a4a64e2da81814db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b66615c35048fb495954fda09c95c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga4b66615c35048fb495954fda09c95c26">MXC_R_IOMAN_OFFS_ALI_ACK0</a>&#160;&#160;&#160;((uint32_t)0x00000018UL)</td></tr>
<tr class="memdesc:ga4b66615c35048fb495954fda09c95c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_ACK0 Register Offset from base IOMAN Peripheral Address.  <a href="#ga4b66615c35048fb495954fda09c95c26">More...</a><br /></td></tr>
<tr class="separator:ga4b66615c35048fb495954fda09c95c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c1cc761edb9f4c0a087aff9f10f62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gab1c1cc761edb9f4c0a087aff9f10f62a">MXC_R_IOMAN_OFFS_ALI_ACK1</a>&#160;&#160;&#160;((uint32_t)0x0000001CUL)</td></tr>
<tr class="memdesc:gab1c1cc761edb9f4c0a087aff9f10f62a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_ACK1 Register Offset from base IOMAN Peripheral Address.  <a href="#gab1c1cc761edb9f4c0a087aff9f10f62a">More...</a><br /></td></tr>
<tr class="separator:gab1c1cc761edb9f4c0a087aff9f10f62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7f562e9234daa3e81db87e75e228c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga9f7f562e9234daa3e81db87e75e228c6">MXC_R_IOMAN_OFFS_ALI_CONNECT0</a>&#160;&#160;&#160;((uint32_t)0x00000020UL)</td></tr>
<tr class="memdesc:ga9f7f562e9234daa3e81db87e75e228c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_CONNECT0 Register Offset from base IOMAN Peripheral Address.  <a href="#ga9f7f562e9234daa3e81db87e75e228c6">More...</a><br /></td></tr>
<tr class="separator:ga9f7f562e9234daa3e81db87e75e228c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac1274cbe9033e9d483b05b23ceb99a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gafac1274cbe9033e9d483b05b23ceb99a">MXC_R_IOMAN_OFFS_ALI_CONNECT1</a>&#160;&#160;&#160;((uint32_t)0x00000024UL)</td></tr>
<tr class="memdesc:gafac1274cbe9033e9d483b05b23ceb99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_CONNECT1 Register Offset from base IOMAN Peripheral Address.  <a href="#gafac1274cbe9033e9d483b05b23ceb99a">More...</a><br /></td></tr>
<tr class="separator:gafac1274cbe9033e9d483b05b23ceb99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598a62f165ba623cadba9564386220d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga598a62f165ba623cadba9564386220d4">MXC_R_IOMAN_OFFS_SPIX_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000028UL)</td></tr>
<tr class="memdesc:ga598a62f165ba623cadba9564386220d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIX_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga598a62f165ba623cadba9564386220d4">More...</a><br /></td></tr>
<tr class="separator:ga598a62f165ba623cadba9564386220d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5843cdf55a787be7f839691e161d7ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga5843cdf55a787be7f839691e161d7ce3">MXC_R_IOMAN_OFFS_SPIX_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000002CUL)</td></tr>
<tr class="memdesc:ga5843cdf55a787be7f839691e161d7ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIX_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga5843cdf55a787be7f839691e161d7ce3">More...</a><br /></td></tr>
<tr class="separator:ga5843cdf55a787be7f839691e161d7ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab57103f607b3d66eaf370c914ee556d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaab57103f607b3d66eaf370c914ee556d">MXC_R_IOMAN_OFFS_UART0_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000030UL)</td></tr>
<tr class="memdesc:gaab57103f607b3d66eaf370c914ee556d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#gaab57103f607b3d66eaf370c914ee556d">More...</a><br /></td></tr>
<tr class="separator:gaab57103f607b3d66eaf370c914ee556d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3228621e7bfc6799e5f3540378a7279d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga3228621e7bfc6799e5f3540378a7279d">MXC_R_IOMAN_OFFS_UART0_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000034UL)</td></tr>
<tr class="memdesc:ga3228621e7bfc6799e5f3540378a7279d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga3228621e7bfc6799e5f3540378a7279d">More...</a><br /></td></tr>
<tr class="separator:ga3228621e7bfc6799e5f3540378a7279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3467df8576f76283ec580b1e655222a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga3467df8576f76283ec580b1e655222a4">MXC_R_IOMAN_OFFS_UART1_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000038UL)</td></tr>
<tr class="memdesc:ga3467df8576f76283ec580b1e655222a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga3467df8576f76283ec580b1e655222a4">More...</a><br /></td></tr>
<tr class="separator:ga3467df8576f76283ec580b1e655222a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e020962dfdf468fa4435a7f59dfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga8c5e020962dfdf468fa4435a7f59dfd5">MXC_R_IOMAN_OFFS_UART1_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000003CUL)</td></tr>
<tr class="memdesc:ga8c5e020962dfdf468fa4435a7f59dfd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga8c5e020962dfdf468fa4435a7f59dfd5">More...</a><br /></td></tr>
<tr class="separator:ga8c5e020962dfdf468fa4435a7f59dfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fb40b857131d5d34488373880eca23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaf7fb40b857131d5d34488373880eca23">MXC_R_IOMAN_OFFS_UART2_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000040UL)</td></tr>
<tr class="memdesc:gaf7fb40b857131d5d34488373880eca23"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#gaf7fb40b857131d5d34488373880eca23">More...</a><br /></td></tr>
<tr class="separator:gaf7fb40b857131d5d34488373880eca23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4d4759e1c54e6e057df9de3c014e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga8c4d4759e1c54e6e057df9de3c014e42">MXC_R_IOMAN_OFFS_UART2_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000044UL)</td></tr>
<tr class="memdesc:ga8c4d4759e1c54e6e057df9de3c014e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga8c4d4759e1c54e6e057df9de3c014e42">More...</a><br /></td></tr>
<tr class="separator:ga8c4d4759e1c54e6e057df9de3c014e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b134dc4df2d2fc760a3037e36de8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaf1b134dc4df2d2fc760a3037e36de8bf">MXC_R_IOMAN_OFFS_UART3_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000048UL)</td></tr>
<tr class="memdesc:gaf1b134dc4df2d2fc760a3037e36de8bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#gaf1b134dc4df2d2fc760a3037e36de8bf">More...</a><br /></td></tr>
<tr class="separator:gaf1b134dc4df2d2fc760a3037e36de8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281a18ae26971837b99d0ef101651d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga281a18ae26971837b99d0ef101651d19">MXC_R_IOMAN_OFFS_UART3_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000004CUL)</td></tr>
<tr class="memdesc:ga281a18ae26971837b99d0ef101651d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga281a18ae26971837b99d0ef101651d19">More...</a><br /></td></tr>
<tr class="separator:ga281a18ae26971837b99d0ef101651d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148c0223c2e91f0562bea2aaab18f8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga148c0223c2e91f0562bea2aaab18f8dd">MXC_R_IOMAN_OFFS_I2CM0_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000050UL)</td></tr>
<tr class="memdesc:ga148c0223c2e91f0562bea2aaab18f8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CM0_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga148c0223c2e91f0562bea2aaab18f8dd">More...</a><br /></td></tr>
<tr class="separator:ga148c0223c2e91f0562bea2aaab18f8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dd45ee0fda4ec64fb75f4dd416cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga18dd45ee0fda4ec64fb75f4dd416cb7b">MXC_R_IOMAN_OFFS_I2CM0_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000054UL)</td></tr>
<tr class="memdesc:ga18dd45ee0fda4ec64fb75f4dd416cb7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CM0_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga18dd45ee0fda4ec64fb75f4dd416cb7b">More...</a><br /></td></tr>
<tr class="separator:ga18dd45ee0fda4ec64fb75f4dd416cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0236a4cb512decf0570ec2a9c4115ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga0236a4cb512decf0570ec2a9c4115ce4">MXC_R_IOMAN_OFFS_I2CM1_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000058UL)</td></tr>
<tr class="memdesc:ga0236a4cb512decf0570ec2a9c4115ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CM1_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga0236a4cb512decf0570ec2a9c4115ce4">More...</a><br /></td></tr>
<tr class="separator:ga0236a4cb512decf0570ec2a9c4115ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8adca2154c2333cf74715c6a89f162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga1e8adca2154c2333cf74715c6a89f162">MXC_R_IOMAN_OFFS_I2CM1_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000005CUL)</td></tr>
<tr class="memdesc:ga1e8adca2154c2333cf74715c6a89f162"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CM1_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga1e8adca2154c2333cf74715c6a89f162">More...</a><br /></td></tr>
<tr class="separator:ga1e8adca2154c2333cf74715c6a89f162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6768e87696a80ac2a7ccb8e9bfd2bb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga6768e87696a80ac2a7ccb8e9bfd2bb8a">MXC_R_IOMAN_OFFS_I2CM2_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000060UL)</td></tr>
<tr class="memdesc:ga6768e87696a80ac2a7ccb8e9bfd2bb8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CM2_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga6768e87696a80ac2a7ccb8e9bfd2bb8a">More...</a><br /></td></tr>
<tr class="separator:ga6768e87696a80ac2a7ccb8e9bfd2bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bba8a588c8ee6e8f3c4c0d18c7d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga8bba8a588c8ee6e8f3c4c0d18c7d14be">MXC_R_IOMAN_OFFS_I2CM2_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000064UL)</td></tr>
<tr class="memdesc:ga8bba8a588c8ee6e8f3c4c0d18c7d14be"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CM2_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga8bba8a588c8ee6e8f3c4c0d18c7d14be">More...</a><br /></td></tr>
<tr class="separator:ga8bba8a588c8ee6e8f3c4c0d18c7d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742dd442b7a9f9b7bdcac04f4d55a337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga742dd442b7a9f9b7bdcac04f4d55a337">MXC_R_IOMAN_OFFS_I2CS_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000068UL)</td></tr>
<tr class="memdesc:ga742dd442b7a9f9b7bdcac04f4d55a337"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CS_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga742dd442b7a9f9b7bdcac04f4d55a337">More...</a><br /></td></tr>
<tr class="separator:ga742dd442b7a9f9b7bdcac04f4d55a337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768ce43447a8c7faec27b98ce1024ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga768ce43447a8c7faec27b98ce1024ab5">MXC_R_IOMAN_OFFS_I2CS_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000006CUL)</td></tr>
<tr class="memdesc:ga768ce43447a8c7faec27b98ce1024ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2CS_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga768ce43447a8c7faec27b98ce1024ab5">More...</a><br /></td></tr>
<tr class="separator:ga768ce43447a8c7faec27b98ce1024ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6cc0ea9355839d2b36996029323fb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaf6cc0ea9355839d2b36996029323fb0c">MXC_R_IOMAN_OFFS_SPIM0_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000070UL)</td></tr>
<tr class="memdesc:gaf6cc0ea9355839d2b36996029323fb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM0_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#gaf6cc0ea9355839d2b36996029323fb0c">More...</a><br /></td></tr>
<tr class="separator:gaf6cc0ea9355839d2b36996029323fb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7a0a7c40e9f4070bdc153be11d0c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gafe7a0a7c40e9f4070bdc153be11d0c59">MXC_R_IOMAN_OFFS_SPIM0_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000074UL)</td></tr>
<tr class="memdesc:gafe7a0a7c40e9f4070bdc153be11d0c59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM0_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#gafe7a0a7c40e9f4070bdc153be11d0c59">More...</a><br /></td></tr>
<tr class="separator:gafe7a0a7c40e9f4070bdc153be11d0c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4a6fe842cee34ccddc0bc76432e3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga0d4a6fe842cee34ccddc0bc76432e3bf">MXC_R_IOMAN_OFFS_SPIM1_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000078UL)</td></tr>
<tr class="memdesc:ga0d4a6fe842cee34ccddc0bc76432e3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM1_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga0d4a6fe842cee34ccddc0bc76432e3bf">More...</a><br /></td></tr>
<tr class="separator:ga0d4a6fe842cee34ccddc0bc76432e3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dcc9bda2a75e6292241d7c2e4a976f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga35dcc9bda2a75e6292241d7c2e4a976f">MXC_R_IOMAN_OFFS_SPIM1_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000007CUL)</td></tr>
<tr class="memdesc:ga35dcc9bda2a75e6292241d7c2e4a976f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM1_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga35dcc9bda2a75e6292241d7c2e4a976f">More...</a><br /></td></tr>
<tr class="separator:ga35dcc9bda2a75e6292241d7c2e4a976f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae802e292335f08761324219024343aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gae802e292335f08761324219024343aab">MXC_R_IOMAN_OFFS_SPIM2_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000080UL)</td></tr>
<tr class="memdesc:gae802e292335f08761324219024343aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM2_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#gae802e292335f08761324219024343aab">More...</a><br /></td></tr>
<tr class="separator:gae802e292335f08761324219024343aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fff58dc759cdbf6d2163c0f4bbe9797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga6fff58dc759cdbf6d2163c0f4bbe9797">MXC_R_IOMAN_OFFS_SPIM2_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000084UL)</td></tr>
<tr class="memdesc:ga6fff58dc759cdbf6d2163c0f4bbe9797"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIM2_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga6fff58dc759cdbf6d2163c0f4bbe9797">More...</a><br /></td></tr>
<tr class="separator:ga6fff58dc759cdbf6d2163c0f4bbe9797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6699e2ec612f428c6636ec9e400f1b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga6699e2ec612f428c6636ec9e400f1b83">MXC_R_IOMAN_OFFS_SPIB_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000088UL)</td></tr>
<tr class="memdesc:ga6699e2ec612f428c6636ec9e400f1b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIB_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga6699e2ec612f428c6636ec9e400f1b83">More...</a><br /></td></tr>
<tr class="separator:ga6699e2ec612f428c6636ec9e400f1b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52af017a94fecc399855261e043204c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaa52af017a94fecc399855261e043204c">MXC_R_IOMAN_OFFS_SPIB_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000008CUL)</td></tr>
<tr class="memdesc:gaa52af017a94fecc399855261e043204c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIB_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#gaa52af017a94fecc399855261e043204c">More...</a><br /></td></tr>
<tr class="separator:gaa52af017a94fecc399855261e043204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ef7ad9876fdd9010fc3f8dc2a8ab24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gac3ef7ad9876fdd9010fc3f8dc2a8ab24">MXC_R_IOMAN_OFFS_OWM_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000090UL)</td></tr>
<tr class="memdesc:gac3ef7ad9876fdd9010fc3f8dc2a8ab24"><td class="mdescLeft">&#160;</td><td class="mdescRight">OWM_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#gac3ef7ad9876fdd9010fc3f8dc2a8ab24">More...</a><br /></td></tr>
<tr class="separator:gac3ef7ad9876fdd9010fc3f8dc2a8ab24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df8229eaa850b9c29ff3e6a228c6f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga8df8229eaa850b9c29ff3e6a228c6f78">MXC_R_IOMAN_OFFS_OWM_ACK</a>&#160;&#160;&#160;((uint32_t)0x00000094UL)</td></tr>
<tr class="memdesc:ga8df8229eaa850b9c29ff3e6a228c6f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">OWM_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga8df8229eaa850b9c29ff3e6a228c6f78">More...</a><br /></td></tr>
<tr class="separator:ga8df8229eaa850b9c29ff3e6a228c6f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0377aaa03157430185e303e9ef708383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga0377aaa03157430185e303e9ef708383">MXC_R_IOMAN_OFFS_SPIS_REQ</a>&#160;&#160;&#160;((uint32_t)0x00000098UL)</td></tr>
<tr class="memdesc:ga0377aaa03157430185e303e9ef708383"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIS_REQ Register Offset from base IOMAN Peripheral Address.  <a href="#ga0377aaa03157430185e303e9ef708383">More...</a><br /></td></tr>
<tr class="separator:ga0377aaa03157430185e303e9ef708383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60af50e7f268abdd30e9d65c7ec0feb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga60af50e7f268abdd30e9d65c7ec0feb7">MXC_R_IOMAN_OFFS_SPIS_ACK</a>&#160;&#160;&#160;((uint32_t)0x0000009CUL)</td></tr>
<tr class="memdesc:ga60af50e7f268abdd30e9d65c7ec0feb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIS_ACK Register Offset from base IOMAN Peripheral Address.  <a href="#ga60af50e7f268abdd30e9d65c7ec0feb7">More...</a><br /></td></tr>
<tr class="separator:ga60af50e7f268abdd30e9d65c7ec0feb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502a9a08523a0448a5f51896886990a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga502a9a08523a0448a5f51896886990a6">MXC_R_IOMAN_OFFS_USE_VDDIOH_0</a>&#160;&#160;&#160;((uint32_t)0x00000100UL)</td></tr>
<tr class="memdesc:ga502a9a08523a0448a5f51896886990a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USE_VDDIOH_0 Register Offset from base IOMAN Peripheral Address.  <a href="#ga502a9a08523a0448a5f51896886990a6">More...</a><br /></td></tr>
<tr class="separator:ga502a9a08523a0448a5f51896886990a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96b73265d911dec553f3fb089719387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gaa96b73265d911dec553f3fb089719387">MXC_R_IOMAN_OFFS_USE_VDDIOH_1</a>&#160;&#160;&#160;((uint32_t)0x00000104UL)</td></tr>
<tr class="memdesc:gaa96b73265d911dec553f3fb089719387"><td class="mdescLeft">&#160;</td><td class="mdescRight">USE_VDDIOH_1 Register Offset from base IOMAN Peripheral Address.  <a href="#gaa96b73265d911dec553f3fb089719387">More...</a><br /></td></tr>
<tr class="separator:gaa96b73265d911dec553f3fb089719387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57a26590b69c462755066350f8da926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gac57a26590b69c462755066350f8da926">MXC_R_IOMAN_OFFS_USE_VDDIOH_2</a>&#160;&#160;&#160;((uint32_t)0x00000108UL)</td></tr>
<tr class="memdesc:gac57a26590b69c462755066350f8da926"><td class="mdescLeft">&#160;</td><td class="mdescRight">USE_VDDIOH_2 Register Offset from base IOMAN Peripheral Address.  <a href="#gac57a26590b69c462755066350f8da926">More...</a><br /></td></tr>
<tr class="separator:gac57a26590b69c462755066350f8da926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac879245c20fac68410b7bee09e3c24b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gac879245c20fac68410b7bee09e3c24b1">MXC_R_IOMAN_OFFS_PAD_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000110UL)</td></tr>
<tr class="memdesc:gac879245c20fac68410b7bee09e3c24b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PAD_MODE Register Offset from base IOMAN Peripheral Address.  <a href="#gac879245c20fac68410b7bee09e3c24b1">More...</a><br /></td></tr>
<tr class="separator:gac879245c20fac68410b7bee09e3c24b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218c17e1cf610827899460bd57dbdd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga218c17e1cf610827899460bd57dbdd36">MXC_R_IOMAN_OFFS_WUD_REQ2</a>&#160;&#160;&#160;((uint32_t)0x00000180UL)</td></tr>
<tr class="memdesc:ga218c17e1cf610827899460bd57dbdd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">WUD_REQ2 Register Offset from base IOMAN Peripheral Address.  <a href="#ga218c17e1cf610827899460bd57dbdd36">More...</a><br /></td></tr>
<tr class="separator:ga218c17e1cf610827899460bd57dbdd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0047f89ec2ee1f01f969f91b213786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#ga7b0047f89ec2ee1f01f969f91b213786">MXC_R_IOMAN_OFFS_WUD_ACK2</a>&#160;&#160;&#160;((uint32_t)0x00000188UL)</td></tr>
<tr class="memdesc:ga7b0047f89ec2ee1f01f969f91b213786"><td class="mdescLeft">&#160;</td><td class="mdescRight">WUD_ACK2 Register Offset from base IOMAN Peripheral Address.  <a href="#ga7b0047f89ec2ee1f01f969f91b213786">More...</a><br /></td></tr>
<tr class="separator:ga7b0047f89ec2ee1f01f969f91b213786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d64287e04ae9bee5a78a91a58b0fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gad9d64287e04ae9bee5a78a91a58b0fa1">MXC_R_IOMAN_OFFS_ALI_REQ2</a>&#160;&#160;&#160;((uint32_t)0x00000190UL)</td></tr>
<tr class="memdesc:gad9d64287e04ae9bee5a78a91a58b0fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_REQ2 Register Offset from base IOMAN Peripheral Address.  <a href="#gad9d64287e04ae9bee5a78a91a58b0fa1">More...</a><br /></td></tr>
<tr class="separator:gad9d64287e04ae9bee5a78a91a58b0fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc9a877dbc970f0e768b3bbf8beb97dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gacc9a877dbc970f0e768b3bbf8beb97dc">MXC_R_IOMAN_OFFS_ALI_ACK2</a>&#160;&#160;&#160;((uint32_t)0x00000198UL)</td></tr>
<tr class="memdesc:gacc9a877dbc970f0e768b3bbf8beb97dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_ACK2 Register Offset from base IOMAN Peripheral Address.  <a href="#gacc9a877dbc970f0e768b3bbf8beb97dc">More...</a><br /></td></tr>
<tr class="separator:gacc9a877dbc970f0e768b3bbf8beb97dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3593c2916089e40a68205d64fab1e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ioman__reg__offs.html#gac3593c2916089e40a68205d64fab1e3d">MXC_R_IOMAN_OFFS_ALI_CONNECT2</a>&#160;&#160;&#160;((uint32_t)0x000001A0UL)</td></tr>
<tr class="memdesc:gac3593c2916089e40a68205d64fab1e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ALI_CONNECT2 Register Offset from base IOMAN Peripheral Address.  <a href="#gac3593c2916089e40a68205d64fab1e3d">More...</a><br /></td></tr>
<tr class="separator:gac3593c2916089e40a68205d64fab1e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The <a class="el" href="group__ioman__reg__offs.html#IOMAN_REGS_OFFS_TABLE">IOMAN Register Offset Table</a> shows the register offsets for the IOMAN registers from the base IOMAN peripheral address, <a class="el" href="group__ioman__registers.html#gaacf1879a7df4a0590286b6f78ffd615b" title="Base Peripheral Address for IOMAN. ">MXC_BASE_IOMAN</a>. <a class="anchor" id="IOMAN_REGS_OFFS_TABLE"></a></p><table class="doxtable">
<tr>
<th align="left">Register </th><th align="right">Offset  </th></tr>
<tr>
<td align="left">WUD_REQ0 </td><td align="right">0x0000 </td></tr>
<tr>
<td align="left">WUD_REQ1 </td><td align="right">0x0004 </td></tr>
<tr>
<td align="left">WUD_ACK0 </td><td align="right">0x0008 </td></tr>
<tr>
<td align="left">WUD_ACK1 </td><td align="right">0x000C </td></tr>
<tr>
<td align="left">ALI_REQ0 </td><td align="right">0x0010 </td></tr>
<tr>
<td align="left">ALI_REQ1 </td><td align="right">0x0014 </td></tr>
<tr>
<td align="left">ALI_ACK0 </td><td align="right">0x0018 </td></tr>
<tr>
<td align="left">ALI_ACK1 </td><td align="right">0x001C </td></tr>
<tr>
<td align="left">ALI_CONNECT0 </td><td align="right">0x0020 </td></tr>
<tr>
<td align="left">ALI_CONNECT1 </td><td align="right">0x0024 </td></tr>
<tr>
<td align="left">SPIX_REQ </td><td align="right">0x0028 </td></tr>
<tr>
<td align="left">SPIX_ACK </td><td align="right">0x002C </td></tr>
<tr>
<td align="left">UART0_REQ </td><td align="right">0x0030 </td></tr>
<tr>
<td align="left">UART0_ACK </td><td align="right">0x0034 </td></tr>
<tr>
<td align="left">UART1_REQ </td><td align="right">0x0038 </td></tr>
<tr>
<td align="left">UART1_ACK </td><td align="right">0x003C </td></tr>
<tr>
<td align="left">UART2_REQ </td><td align="right">0x0040 </td></tr>
<tr>
<td align="left">UART2_ACK </td><td align="right">0x0044 </td></tr>
<tr>
<td align="left">UART3_REQ </td><td align="right">0x0048 </td></tr>
<tr>
<td align="left">UART3_ACK </td><td align="right">0x004C </td></tr>
<tr>
<td align="left">I2CM0_REQ </td><td align="right">0x0050 </td></tr>
<tr>
<td align="left">I2CM0_ACK </td><td align="right">0x0054 </td></tr>
<tr>
<td align="left">I2CM1_REQ </td><td align="right">0x0058 </td></tr>
<tr>
<td align="left">I2CM1_ACK </td><td align="right">0x005C </td></tr>
<tr>
<td align="left">I2CM2_REQ </td><td align="right">0x0060 </td></tr>
<tr>
<td align="left">I2CM2_ACK </td><td align="right">0x0064 </td></tr>
<tr>
<td align="left">I2CS_REQ </td><td align="right">0x0068 </td></tr>
<tr>
<td align="left">I2CS_ACK </td><td align="right">0x006C </td></tr>
<tr>
<td align="left">SPIM0_REQ </td><td align="right">0x0070 </td></tr>
<tr>
<td align="left">SPIM0_ACK </td><td align="right">0x0074 </td></tr>
<tr>
<td align="left">SPIM1_REQ </td><td align="right">0x0078 </td></tr>
<tr>
<td align="left">SPIM1_ACK </td><td align="right">0x007C </td></tr>
<tr>
<td align="left">SPIM2_REQ </td><td align="right">0x0080 </td></tr>
<tr>
<td align="left">SPIM2_ACK </td><td align="right">0x0084 </td></tr>
<tr>
<td align="left">SPIB_REQ </td><td align="right">0x0088 </td></tr>
<tr>
<td align="left">SPIB_ACK </td><td align="right">0x008C </td></tr>
<tr>
<td align="left">OWM_REQ </td><td align="right">0x0090 </td></tr>
<tr>
<td align="left">OWM_ACK </td><td align="right">0x0094 </td></tr>
<tr>
<td align="left">SPIS_REQ </td><td align="right">0x0098 </td></tr>
<tr>
<td align="left">SPIS_ACK </td><td align="right">0x009C </td></tr>
<tr>
<td align="left">USE_VDDIOH_0 </td><td align="right">0x0100 </td></tr>
<tr>
<td align="left">USE_VDDIOH_1 </td><td align="right">0x0104 </td></tr>
<tr>
<td align="left">USE_VDDIOH_2 </td><td align="right">0x0108 </td></tr>
<tr>
<td align="left">PAD_MODE </td><td align="right">0x0110 </td></tr>
<tr>
<td align="left">WUD_REQ2 </td><td align="right">0x0180 </td></tr>
<tr>
<td align="left">WUD_ACK2 </td><td align="right">0x0188 </td></tr>
<tr>
<td align="left">ALI_REQ2 </td><td align="right">0x0190 </td></tr>
<tr>
<td align="left">ALI_ACK2 </td><td align="right">0x0198 </td></tr>
<tr>
<td align="left">ALI_CONNECT2 </td><td align="right">0x01A0 </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab6155aa9fded881b66ed377ff01c21c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6155aa9fded881b66ed377ff01c21c6">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_WUD_REQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_WUD_REQ0&#160;&#160;&#160;((uint32_t)0x00000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0ce1f1de5edfa19fe9df8139f3758a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ce1f1de5edfa19fe9df8139f3758a46">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_WUD_REQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_WUD_REQ1&#160;&#160;&#160;((uint32_t)0x00000004UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac6a1edfdfd89555a020c54ca1441b137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a1edfdfd89555a020c54ca1441b137">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_WUD_ACK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_WUD_ACK0&#160;&#160;&#160;((uint32_t)0x00000008UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab58495fe7caf16fcfec1d9ae4ea7d31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab58495fe7caf16fcfec1d9ae4ea7d31c">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_WUD_ACK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_WUD_ACK1&#160;&#160;&#160;((uint32_t)0x0000000CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb7e63eacef25dc0a955dcb4a96db078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb7e63eacef25dc0a955dcb4a96db078">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_REQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_REQ0&#160;&#160;&#160;((uint32_t)0x00000010UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3a405e8f3c64e537a4a64e2da81814db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a405e8f3c64e537a4a64e2da81814db">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_REQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_REQ1&#160;&#160;&#160;((uint32_t)0x00000014UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b66615c35048fb495954fda09c95c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b66615c35048fb495954fda09c95c26">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_ACK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_ACK0&#160;&#160;&#160;((uint32_t)0x00000018UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1c1cc761edb9f4c0a087aff9f10f62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c1cc761edb9f4c0a087aff9f10f62a">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_ACK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_ACK1&#160;&#160;&#160;((uint32_t)0x0000001CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9f7f562e9234daa3e81db87e75e228c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7f562e9234daa3e81db87e75e228c6">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_CONNECT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_CONNECT0&#160;&#160;&#160;((uint32_t)0x00000020UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafac1274cbe9033e9d483b05b23ceb99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac1274cbe9033e9d483b05b23ceb99a">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_CONNECT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_CONNECT1&#160;&#160;&#160;((uint32_t)0x00000024UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga598a62f165ba623cadba9564386220d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598a62f165ba623cadba9564386220d4">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIX_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIX_REQ&#160;&#160;&#160;((uint32_t)0x00000028UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5843cdf55a787be7f839691e161d7ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5843cdf55a787be7f839691e161d7ce3">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIX_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIX_ACK&#160;&#160;&#160;((uint32_t)0x0000002CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab57103f607b3d66eaf370c914ee556d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab57103f607b3d66eaf370c914ee556d">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART0_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART0_REQ&#160;&#160;&#160;((uint32_t)0x00000030UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3228621e7bfc6799e5f3540378a7279d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3228621e7bfc6799e5f3540378a7279d">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART0_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART0_ACK&#160;&#160;&#160;((uint32_t)0x00000034UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3467df8576f76283ec580b1e655222a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3467df8576f76283ec580b1e655222a4">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART1_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART1_REQ&#160;&#160;&#160;((uint32_t)0x00000038UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c5e020962dfdf468fa4435a7f59dfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5e020962dfdf468fa4435a7f59dfd5">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART1_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART1_ACK&#160;&#160;&#160;((uint32_t)0x0000003CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf7fb40b857131d5d34488373880eca23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7fb40b857131d5d34488373880eca23">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART2_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART2_REQ&#160;&#160;&#160;((uint32_t)0x00000040UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c4d4759e1c54e6e057df9de3c014e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c4d4759e1c54e6e057df9de3c014e42">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART2_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART2_ACK&#160;&#160;&#160;((uint32_t)0x00000044UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1b134dc4df2d2fc760a3037e36de8bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b134dc4df2d2fc760a3037e36de8bf">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART3_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART3_REQ&#160;&#160;&#160;((uint32_t)0x00000048UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga281a18ae26971837b99d0ef101651d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga281a18ae26971837b99d0ef101651d19">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_UART3_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_UART3_ACK&#160;&#160;&#160;((uint32_t)0x0000004CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga148c0223c2e91f0562bea2aaab18f8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148c0223c2e91f0562bea2aaab18f8dd">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CM0_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CM0_REQ&#160;&#160;&#160;((uint32_t)0x00000050UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga18dd45ee0fda4ec64fb75f4dd416cb7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18dd45ee0fda4ec64fb75f4dd416cb7b">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CM0_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CM0_ACK&#160;&#160;&#160;((uint32_t)0x00000054UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0236a4cb512decf0570ec2a9c4115ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0236a4cb512decf0570ec2a9c4115ce4">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CM1_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CM1_REQ&#160;&#160;&#160;((uint32_t)0x00000058UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e8adca2154c2333cf74715c6a89f162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e8adca2154c2333cf74715c6a89f162">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CM1_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CM1_ACK&#160;&#160;&#160;((uint32_t)0x0000005CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6768e87696a80ac2a7ccb8e9bfd2bb8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6768e87696a80ac2a7ccb8e9bfd2bb8a">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CM2_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CM2_REQ&#160;&#160;&#160;((uint32_t)0x00000060UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8bba8a588c8ee6e8f3c4c0d18c7d14be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bba8a588c8ee6e8f3c4c0d18c7d14be">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CM2_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CM2_ACK&#160;&#160;&#160;((uint32_t)0x00000064UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga742dd442b7a9f9b7bdcac04f4d55a337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga742dd442b7a9f9b7bdcac04f4d55a337">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CS_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CS_REQ&#160;&#160;&#160;((uint32_t)0x00000068UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga768ce43447a8c7faec27b98ce1024ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga768ce43447a8c7faec27b98ce1024ab5">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_I2CS_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_I2CS_ACK&#160;&#160;&#160;((uint32_t)0x0000006CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf6cc0ea9355839d2b36996029323fb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6cc0ea9355839d2b36996029323fb0c">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIM0_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIM0_REQ&#160;&#160;&#160;((uint32_t)0x00000070UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafe7a0a7c40e9f4070bdc153be11d0c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7a0a7c40e9f4070bdc153be11d0c59">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIM0_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIM0_ACK&#160;&#160;&#160;((uint32_t)0x00000074UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d4a6fe842cee34ccddc0bc76432e3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d4a6fe842cee34ccddc0bc76432e3bf">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIM1_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIM1_REQ&#160;&#160;&#160;((uint32_t)0x00000078UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga35dcc9bda2a75e6292241d7c2e4a976f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35dcc9bda2a75e6292241d7c2e4a976f">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIM1_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIM1_ACK&#160;&#160;&#160;((uint32_t)0x0000007CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae802e292335f08761324219024343aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae802e292335f08761324219024343aab">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIM2_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIM2_REQ&#160;&#160;&#160;((uint32_t)0x00000080UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6fff58dc759cdbf6d2163c0f4bbe9797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fff58dc759cdbf6d2163c0f4bbe9797">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIM2_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIM2_ACK&#160;&#160;&#160;((uint32_t)0x00000084UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6699e2ec612f428c6636ec9e400f1b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6699e2ec612f428c6636ec9e400f1b83">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIB_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIB_REQ&#160;&#160;&#160;((uint32_t)0x00000088UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa52af017a94fecc399855261e043204c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa52af017a94fecc399855261e043204c">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIB_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIB_ACK&#160;&#160;&#160;((uint32_t)0x0000008CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3ef7ad9876fdd9010fc3f8dc2a8ab24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ef7ad9876fdd9010fc3f8dc2a8ab24">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_OWM_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_OWM_REQ&#160;&#160;&#160;((uint32_t)0x00000090UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8df8229eaa850b9c29ff3e6a228c6f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8df8229eaa850b9c29ff3e6a228c6f78">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_OWM_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_OWM_ACK&#160;&#160;&#160;((uint32_t)0x00000094UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0377aaa03157430185e303e9ef708383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0377aaa03157430185e303e9ef708383">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIS_REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIS_REQ&#160;&#160;&#160;((uint32_t)0x00000098UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60af50e7f268abdd30e9d65c7ec0feb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60af50e7f268abdd30e9d65c7ec0feb7">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_SPIS_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_SPIS_ACK&#160;&#160;&#160;((uint32_t)0x0000009CUL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga502a9a08523a0448a5f51896886990a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502a9a08523a0448a5f51896886990a6">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_USE_VDDIOH_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_USE_VDDIOH_0&#160;&#160;&#160;((uint32_t)0x00000100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa96b73265d911dec553f3fb089719387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96b73265d911dec553f3fb089719387">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_USE_VDDIOH_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_USE_VDDIOH_1&#160;&#160;&#160;((uint32_t)0x00000104UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac57a26590b69c462755066350f8da926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac57a26590b69c462755066350f8da926">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_USE_VDDIOH_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_USE_VDDIOH_2&#160;&#160;&#160;((uint32_t)0x00000108UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac879245c20fac68410b7bee09e3c24b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac879245c20fac68410b7bee09e3c24b1">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_PAD_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_PAD_MODE&#160;&#160;&#160;((uint32_t)0x00000110UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga218c17e1cf610827899460bd57dbdd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga218c17e1cf610827899460bd57dbdd36">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_WUD_REQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_WUD_REQ2&#160;&#160;&#160;((uint32_t)0x00000180UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7b0047f89ec2ee1f01f969f91b213786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0047f89ec2ee1f01f969f91b213786">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_WUD_ACK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_WUD_ACK2&#160;&#160;&#160;((uint32_t)0x00000188UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad9d64287e04ae9bee5a78a91a58b0fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d64287e04ae9bee5a78a91a58b0fa1">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_REQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_REQ2&#160;&#160;&#160;((uint32_t)0x00000190UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc9a877dbc970f0e768b3bbf8beb97dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc9a877dbc970f0e768b3bbf8beb97dc">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_ACK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_ACK2&#160;&#160;&#160;((uint32_t)0x00000198UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3593c2916089e40a68205d64fab1e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3593c2916089e40a68205d64fab1e3d">&sect;&nbsp;</a></span>MXC_R_IOMAN_OFFS_ALI_CONNECT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXC_R_IOMAN_OFFS_ALI_CONNECT2&#160;&#160;&#160;((uint32_t)0x000001A0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
