/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] _00_;
  reg [3:0] _01_;
  reg [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [36:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = in_data[163] ? celloutsig_1_4z : celloutsig_1_1z;
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_2z) & celloutsig_0_4z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_17z = celloutsig_1_14z | ~(celloutsig_1_13z);
  assign celloutsig_1_6z = in_data[118:116] + { celloutsig_1_5z[3:2], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_8z[1:0], _00_[20:11], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_6z[2:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z };
  reg [9:0] _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 10'h000;
    else _10_ <= { celloutsig_1_6z[1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z };
  assign _00_[20:11] = _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_1_9z[11:6], celloutsig_1_5z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 4'h0;
    else _01_ <= in_data[91:88];
  assign celloutsig_1_19z = { celloutsig_1_6z[1:0], _00_[20:11], celloutsig_1_3z, celloutsig_1_4z } / { 1'h1, _00_[19:14], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[56:53] > { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[29:25] && in_data[79:75];
  assign celloutsig_1_0z = in_data[143:138] && in_data[107:102];
  assign celloutsig_0_5z = { in_data[34:23], celloutsig_0_1z } < { celloutsig_0_4z, _01_, _01_, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, _01_, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z } * { in_data[51:43], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_5z = - { in_data[142:139], celloutsig_1_2z };
  assign celloutsig_1_8z = - _00_[14:12];
  assign celloutsig_1_18z = - { in_data[116:97], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_1z, _02_ };
  assign celloutsig_1_2z = | in_data[138:130];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[144:135] };
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = ^ { in_data[27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[11:3] ~^ { celloutsig_0_7z[11:5], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_14z = ~((_00_[12] & celloutsig_1_9z[18]) | (celloutsig_1_13z & celloutsig_1_9z[15]));
  assign { _00_[22:21], _00_[10:0] } = { celloutsig_1_8z[1:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  assign { out_data[159:128], out_data[109:96], out_data[43:32], out_data[8:0] } = { celloutsig_1_18z[33:2], celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
