<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='606' type='unsigned int llvm::ScheduleDAG::VerifyScheduledDAG(bool isBottomUp)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='604'>/// Verifies that all SUnits were scheduled and that their state is
    /// consistent. Returns the number of scheduled SUnits.</doc>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='661' u='c' c='_ZN12_GLOBAL__N_120SchedulePostRATDList19ListScheduleTopDownEv'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='390' ll='435' type='unsigned int llvm::ScheduleDAG::VerifyScheduledDAG(bool isBottomUp)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='720' u='c' c='_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb'/>
