// Auto-generated by OpenLane
module SARSA_VENTAJA_e4(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input[1:0] A,
  input[1:0] B,
  output[3:0] P
);
endmodule
