// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="array_io_array_io,hls_ip_2022_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.505688,HLS_SYN_LAT=17,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1250,HLS_SYN_LUT=2107,HLS_VERSION=2022_1}" *)

module array_io (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_o_0_din,
        d_o_0_full_n,
        d_o_0_write,
        d_o_1_din,
        d_o_1_full_n,
        d_o_1_write,
        d_i_0_address0,
        d_i_0_ce0,
        d_i_0_q0,
        d_i_0_address1,
        d_i_0_ce1,
        d_i_0_q1,
        d_i_1_address0,
        d_i_1_ce0,
        d_i_1_q0,
        d_i_1_address1,
        d_i_1_ce1,
        d_i_1_q1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] d_o_0_din;
input   d_o_0_full_n;
output   d_o_0_write;
output  [15:0] d_o_1_din;
input   d_o_1_full_n;
output   d_o_1_write;
output  [3:0] d_i_0_address0;
output   d_i_0_ce0;
input  [15:0] d_i_0_q0;
output  [3:0] d_i_0_address1;
output   d_i_0_ce1;
input  [15:0] d_i_0_q1;
output  [3:0] d_i_1_address0;
output   d_i_1_ce0;
input  [15:0] d_i_1_q0;
output  [3:0] d_i_1_address1;
output   d_i_1_ce1;
input  [15:0] d_i_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] d_o_0_din;
reg d_o_0_write;
reg[15:0] d_o_1_din;
reg d_o_1_write;
reg[3:0] d_i_0_address0;
reg d_i_0_ce0;
reg[3:0] d_i_0_address1;
reg d_i_0_ce1;
reg[3:0] d_i_1_address0;
reg d_i_1_ce0;
reg[3:0] d_i_1_address1;
reg d_i_1_ce1;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] acc_0;
reg   [31:0] acc_1;
reg   [31:0] acc_2;
reg   [31:0] acc_3;
reg   [31:0] acc_4;
reg   [31:0] acc_5;
reg   [31:0] acc_6;
reg   [31:0] acc_7;
reg    d_o_0_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    d_o_1_blk_n;
reg  signed [15:0] reg_396;
wire    ap_CS_fsm_state2;
reg    ap_block_state9;
reg  signed [15:0] reg_400;
reg  signed [15:0] reg_404;
reg  signed [15:0] reg_408;
reg  signed [15:0] reg_412;
reg    ap_block_state4;
reg    ap_block_state8;
reg  signed [15:0] reg_416;
reg  signed [15:0] reg_420;
reg  signed [15:0] reg_424;
wire   [15:0] add_ln69_fu_436_p2;
reg   [15:0] add_ln69_reg_1107;
wire   [15:0] add_ln69_1_fu_451_p2;
reg   [15:0] add_ln69_1_reg_1115;
reg  signed [15:0] d_i_0_load_2_reg_1120;
reg  signed [15:0] d_i_1_load_2_reg_1126;
reg  signed [15:0] d_i_0_load_3_reg_1132;
reg  signed [15:0] d_i_1_load_3_reg_1138;
wire   [15:0] add_ln69_2_fu_466_p2;
reg   [15:0] add_ln69_2_reg_1167;
wire   [15:0] add_ln69_3_fu_481_p2;
reg   [15:0] add_ln69_3_reg_1175;
wire   [15:0] add_ln69_4_fu_496_p2;
reg   [15:0] add_ln69_4_reg_1203;
wire   [15:0] add_ln69_5_fu_510_p2;
reg   [15:0] add_ln69_5_reg_1211;
reg  signed [15:0] d_i_0_load_6_reg_1216;
reg  signed [15:0] d_i_1_load_6_reg_1222;
reg  signed [15:0] d_i_0_load_7_reg_1228;
reg  signed [15:0] d_i_1_load_7_reg_1234;
wire   [15:0] add_ln69_6_fu_524_p2;
reg   [15:0] add_ln69_6_reg_1263;
wire   [15:0] add_ln69_7_fu_538_p2;
reg   [15:0] add_ln69_7_reg_1271;
reg  signed [15:0] d_i_0_load_8_reg_1276;
reg  signed [15:0] d_i_1_load_8_reg_1282;
reg  signed [15:0] d_i_0_load_9_reg_1288;
reg  signed [15:0] d_i_1_load_9_reg_1294;
wire   [15:0] add_ln69_8_fu_544_p2;
reg   [15:0] add_ln69_8_reg_1320;
wire   [15:0] add_ln69_9_fu_550_p2;
reg   [15:0] add_ln69_9_reg_1325;
reg  signed [15:0] d_i_0_load_10_reg_1330;
reg  signed [15:0] d_i_1_load_10_reg_1336;
reg  signed [15:0] d_i_0_load_11_reg_1342;
reg  signed [15:0] d_i_1_load_11_reg_1348;
wire   [15:0] add_ln69_16_fu_587_p2;
reg   [15:0] add_ln69_16_reg_1374;
wire   [15:0] add_ln69_17_fu_594_p2;
reg   [15:0] add_ln69_17_reg_1380;
wire   [15:0] add_ln69_18_fu_601_p2;
reg   [15:0] add_ln69_18_reg_1386;
wire   [15:0] add_ln69_19_fu_609_p2;
reg   [15:0] add_ln69_19_reg_1392;
wire   [17:0] add_ln67_2_fu_628_p2;
reg   [17:0] add_ln67_2_reg_1398;
wire   [17:0] add_ln67_6_fu_648_p2;
reg   [17:0] add_ln67_6_reg_1403;
wire   [17:0] add_ln67_10_fu_668_p2;
reg   [17:0] add_ln67_10_reg_1408;
wire   [17:0] add_ln67_14_fu_688_p2;
reg   [17:0] add_ln67_14_reg_1413;
wire   [15:0] add_ln69_14_fu_729_p2;
reg   [15:0] add_ln69_14_reg_1438;
wire   [15:0] add_ln69_15_fu_736_p2;
reg   [15:0] add_ln69_15_reg_1443;
wire   [15:0] add_ln69_20_fu_743_p2;
reg   [15:0] add_ln69_20_reg_1448;
wire   [15:0] add_ln69_21_fu_751_p2;
reg   [15:0] add_ln69_21_reg_1454;
wire   [15:0] add_ln69_22_fu_759_p2;
reg   [15:0] add_ln69_22_reg_1460;
wire   [15:0] add_ln69_23_fu_767_p2;
reg   [15:0] add_ln69_23_reg_1466;
wire   [17:0] add_ln67_18_fu_866_p2;
reg   [17:0] add_ln67_18_reg_1472;
wire   [17:0] add_ln67_22_fu_886_p2;
reg   [17:0] add_ln67_22_reg_1477;
wire   [17:0] add_ln67_26_fu_906_p2;
reg   [17:0] add_ln67_26_reg_1482;
wire   [17:0] add_ln67_30_fu_926_p2;
reg   [17:0] add_ln67_30_reg_1487;
wire   [15:0] add_ln69_24_fu_1024_p2;
reg   [15:0] add_ln69_24_reg_1492;
wire   [15:0] add_ln69_25_fu_1029_p2;
reg   [15:0] add_ln69_25_reg_1497;
wire   [15:0] add_ln69_26_fu_1034_p2;
reg   [15:0] add_ln69_26_reg_1502;
wire   [15:0] add_ln69_27_fu_1039_p2;
reg   [15:0] add_ln69_27_reg_1507;
wire   [15:0] add_ln69_28_fu_1044_p2;
reg   [15:0] add_ln69_28_reg_1512;
wire   [15:0] add_ln69_29_fu_1049_p2;
reg   [15:0] add_ln69_29_reg_1517;
wire   [15:0] add_ln69_30_fu_1054_p2;
reg   [15:0] add_ln69_30_reg_1522;
wire   [15:0] add_ln69_31_fu_1059_p2;
reg   [15:0] add_ln69_31_reg_1527;
wire   [31:0] temp_fu_780_p2;
wire   [31:0] temp_1_fu_800_p2;
wire   [31:0] temp_2_fu_820_p2;
wire   [31:0] temp_3_fu_840_p2;
wire   [31:0] temp_4_fu_952_p2;
reg    ap_block_state10;
wire   [31:0] temp_5_fu_972_p2;
wire   [31:0] temp_6_fu_992_p2;
wire   [31:0] temp_7_fu_1012_p2;
reg    ap_block_state3;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
wire   [15:0] add_ln69_10_fu_568_p2;
wire   [15:0] add_ln69_12_fu_713_p2;
reg    ap_block_state11;
reg    ap_block_state12;
reg    ap_block_state13;
reg    ap_block_state14;
reg    ap_block_state15;
reg    ap_block_state16;
reg    ap_block_state17;
reg    ap_block_state18;
wire   [15:0] add_ln69_11_fu_578_p2;
wire   [15:0] add_ln69_13_fu_721_p2;
wire   [15:0] trunc_ln67_fu_432_p1;
wire   [15:0] trunc_ln67_1_fu_447_p1;
wire   [15:0] trunc_ln67_2_fu_462_p1;
wire   [15:0] trunc_ln67_3_fu_477_p1;
wire   [15:0] trunc_ln67_4_fu_492_p1;
wire   [15:0] trunc_ln67_5_fu_506_p1;
wire   [15:0] trunc_ln67_6_fu_520_p1;
wire   [15:0] trunc_ln67_7_fu_534_p1;
wire  signed [15:0] sext_ln67_8_fu_614_p0;
wire  signed [16:0] sext_ln69_8_fu_584_p1;
wire  signed [16:0] sext_ln67_8_fu_614_p1;
wire   [16:0] add_ln67_1_fu_618_p2;
wire  signed [17:0] sext_ln67_9_fu_624_p1;
wire  signed [17:0] sext_ln69_fu_556_p1;
wire  signed [15:0] sext_ln67_11_fu_634_p0;
wire  signed [16:0] sext_ln69_9_fu_591_p1;
wire  signed [16:0] sext_ln67_11_fu_634_p1;
wire   [16:0] add_ln67_5_fu_638_p2;
wire  signed [17:0] sext_ln67_12_fu_644_p1;
wire  signed [17:0] sext_ln69_1_fu_560_p1;
wire  signed [15:0] sext_ln67_14_fu_654_p0;
wire  signed [16:0] sext_ln69_10_fu_598_p1;
wire  signed [16:0] sext_ln67_14_fu_654_p1;
wire   [16:0] add_ln67_9_fu_658_p2;
wire  signed [17:0] sext_ln67_15_fu_664_p1;
wire  signed [17:0] sext_ln69_2_fu_564_p1;
wire  signed [15:0] sext_ln67_17_fu_674_p0;
wire  signed [16:0] sext_ln69_11_fu_606_p1;
wire  signed [16:0] sext_ln67_17_fu_674_p1;
wire   [16:0] add_ln67_13_fu_678_p2;
wire  signed [17:0] sext_ln67_18_fu_684_p1;
wire  signed [17:0] sext_ln69_3_fu_574_p1;
wire  signed [31:0] sext_ln67_fu_694_p1;
wire  signed [31:0] sext_ln67_10_fu_777_p1;
wire   [31:0] add_ln67_fu_772_p2;
wire  signed [31:0] sext_ln67_1_fu_698_p1;
wire  signed [31:0] sext_ln67_13_fu_797_p1;
wire   [31:0] add_ln67_4_fu_792_p2;
wire  signed [31:0] sext_ln67_2_fu_702_p1;
wire  signed [31:0] sext_ln67_16_fu_817_p1;
wire   [31:0] add_ln67_8_fu_812_p2;
wire  signed [31:0] sext_ln67_3_fu_706_p1;
wire  signed [31:0] sext_ln67_19_fu_837_p1;
wire   [31:0] add_ln67_12_fu_832_p2;
wire  signed [15:0] sext_ln67_20_fu_852_p0;
wire  signed [16:0] sext_ln69_12_fu_740_p1;
wire  signed [16:0] sext_ln67_20_fu_852_p1;
wire   [16:0] add_ln67_17_fu_856_p2;
wire  signed [17:0] sext_ln67_21_fu_862_p1;
wire  signed [17:0] sext_ln69_4_fu_710_p1;
wire  signed [15:0] sext_ln67_23_fu_872_p0;
wire  signed [16:0] sext_ln69_13_fu_748_p1;
wire  signed [16:0] sext_ln67_23_fu_872_p1;
wire   [16:0] add_ln67_21_fu_876_p2;
wire  signed [17:0] sext_ln67_24_fu_882_p1;
wire  signed [17:0] sext_ln69_5_fu_718_p1;
wire  signed [15:0] sext_ln67_26_fu_892_p0;
wire  signed [16:0] sext_ln69_14_fu_756_p1;
wire  signed [16:0] sext_ln67_26_fu_892_p1;
wire   [16:0] add_ln67_25_fu_896_p2;
wire  signed [17:0] sext_ln67_27_fu_902_p1;
wire  signed [17:0] sext_ln69_6_fu_726_p1;
wire  signed [15:0] sext_ln67_29_fu_912_p0;
wire  signed [16:0] sext_ln69_15_fu_764_p1;
wire  signed [16:0] sext_ln67_29_fu_912_p1;
wire   [16:0] add_ln67_29_fu_916_p2;
wire  signed [17:0] sext_ln67_30_fu_922_p1;
wire  signed [17:0] sext_ln69_7_fu_733_p1;
wire  signed [31:0] sext_ln67_4_fu_932_p1;
wire  signed [31:0] sext_ln67_22_fu_949_p1;
wire   [31:0] add_ln67_16_fu_944_p2;
wire  signed [31:0] sext_ln67_5_fu_935_p1;
wire  signed [31:0] sext_ln67_25_fu_969_p1;
wire   [31:0] add_ln67_20_fu_964_p2;
wire  signed [31:0] sext_ln67_6_fu_938_p1;
wire  signed [31:0] sext_ln67_28_fu_989_p1;
wire   [31:0] add_ln67_24_fu_984_p2;
wire  signed [31:0] sext_ln67_7_fu_941_p1;
wire  signed [31:0] sext_ln67_31_fu_1009_p1;
wire   [31:0] add_ln67_28_fu_1004_p2;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 acc_0 = 32'd0;
#0 acc_1 = 32'd0;
#0 acc_2 = 32'd0;
#0 acc_3 = 32'd0;
#0 acc_4 = 32'd0;
#0 acc_5 = 32'd0;
#0 acc_6 = 32'd0;
#0 acc_7 = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        acc_0 <= temp_fu_780_p2;
        acc_1 <= temp_1_fu_800_p2;
        acc_2 <= temp_2_fu_820_p2;
        acc_3 <= temp_3_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
        acc_4 <= temp_4_fu_952_p2;
        acc_5 <= temp_5_fu_972_p2;
        acc_6 <= temp_6_fu_992_p2;
        acc_7 <= temp_7_fu_1012_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln67_10_reg_1408 <= add_ln67_10_fu_668_p2;
        add_ln67_14_reg_1413 <= add_ln67_14_fu_688_p2;
        add_ln67_2_reg_1398 <= add_ln67_2_fu_628_p2;
        add_ln67_6_reg_1403 <= add_ln67_6_fu_648_p2;
        add_ln69_16_reg_1374 <= add_ln69_16_fu_587_p2;
        add_ln69_17_reg_1380 <= add_ln69_17_fu_594_p2;
        add_ln69_18_reg_1386 <= add_ln69_18_fu_601_p2;
        add_ln69_19_reg_1392 <= add_ln69_19_fu_609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln67_18_reg_1472 <= add_ln67_18_fu_866_p2;
        add_ln67_22_reg_1477 <= add_ln67_22_fu_886_p2;
        add_ln67_26_reg_1482 <= add_ln67_26_fu_906_p2;
        add_ln67_30_reg_1487 <= add_ln67_30_fu_926_p2;
        add_ln69_14_reg_1438 <= add_ln69_14_fu_729_p2;
        add_ln69_15_reg_1443 <= add_ln69_15_fu_736_p2;
        add_ln69_20_reg_1448 <= add_ln69_20_fu_743_p2;
        add_ln69_21_reg_1454 <= add_ln69_21_fu_751_p2;
        add_ln69_22_reg_1460 <= add_ln69_22_fu_759_p2;
        add_ln69_23_reg_1466 <= add_ln69_23_fu_767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln69_1_reg_1115 <= add_ln69_1_fu_451_p2;
        add_ln69_reg_1107 <= add_ln69_fu_436_p2;
        d_i_0_load_2_reg_1120 <= d_i_0_q1;
        d_i_0_load_3_reg_1132 <= d_i_0_q0;
        d_i_1_load_2_reg_1126 <= d_i_1_q1;
        d_i_1_load_3_reg_1138 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln69_24_reg_1492 <= add_ln69_24_fu_1024_p2;
        add_ln69_25_reg_1497 <= add_ln69_25_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln69_26_reg_1502 <= add_ln69_26_fu_1034_p2;
        add_ln69_27_reg_1507 <= add_ln69_27_fu_1039_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln69_28_reg_1512 <= add_ln69_28_fu_1044_p2;
        add_ln69_29_reg_1517 <= add_ln69_29_fu_1049_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln69_2_reg_1167 <= add_ln69_2_fu_466_p2;
        add_ln69_3_reg_1175 <= add_ln69_3_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln69_30_reg_1522 <= add_ln69_30_fu_1054_p2;
        add_ln69_31_reg_1527 <= add_ln69_31_fu_1059_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln69_4_reg_1203 <= add_ln69_4_fu_496_p2;
        add_ln69_5_reg_1211 <= add_ln69_5_fu_510_p2;
        d_i_0_load_6_reg_1216 <= d_i_0_q1;
        d_i_0_load_7_reg_1228 <= d_i_0_q0;
        d_i_1_load_6_reg_1222 <= d_i_1_q1;
        d_i_1_load_7_reg_1234 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln69_6_reg_1263 <= add_ln69_6_fu_524_p2;
        add_ln69_7_reg_1271 <= add_ln69_7_fu_538_p2;
        d_i_0_load_8_reg_1276 <= d_i_0_q1;
        d_i_0_load_9_reg_1288 <= d_i_0_q0;
        d_i_1_load_8_reg_1282 <= d_i_1_q1;
        d_i_1_load_9_reg_1294 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln69_8_reg_1320 <= add_ln69_8_fu_544_p2;
        add_ln69_9_reg_1325 <= add_ln69_9_fu_550_p2;
        d_i_0_load_10_reg_1330 <= d_i_0_q1;
        d_i_0_load_11_reg_1342 <= d_i_0_q0;
        d_i_1_load_10_reg_1336 <= d_i_1_q1;
        d_i_1_load_11_reg_1348 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        reg_396 <= d_i_0_q1;
        reg_400 <= d_i_1_q1;
        reg_404 <= d_i_0_q0;
        reg_408 <= d_i_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        reg_412 <= d_i_0_q1;
        reg_416 <= d_i_1_q1;
        reg_420 <= d_i_0_q0;
        reg_424 <= d_i_1_q0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address0 = 64'd1;
    end else begin
        d_i_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_0_address1 = 64'd0;
    end else begin
        d_i_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_i_0_ce0 = 1'b1;
    end else begin
        d_i_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_i_0_ce1 = 1'b1;
    end else begin
        d_i_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address0 = 64'd1;
    end else begin
        d_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        d_i_1_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        d_i_1_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        d_i_1_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        d_i_1_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        d_i_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        d_i_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_1_address1 = 64'd0;
    end else begin
        d_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_i_1_ce0 = 1'b1;
    end else begin
        d_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_i_1_ce1 = 1'b1;
    end else begin
        d_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        d_o_0_blk_n = d_o_0_full_n;
    end else begin
        d_o_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            d_o_0_din = add_ln69_30_reg_1522;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            d_o_0_din = add_ln69_28_reg_1512;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            d_o_0_din = add_ln69_26_reg_1502;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            d_o_0_din = add_ln69_24_reg_1492;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            d_o_0_din = add_ln69_22_reg_1460;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            d_o_0_din = add_ln69_20_reg_1448;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            d_o_0_din = add_ln69_18_reg_1386;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            d_o_0_din = add_ln69_16_reg_1374;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_0_din = add_ln69_14_reg_1438;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_0_din = add_ln69_12_fu_713_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_0_din = add_ln69_10_fu_568_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_0_din = add_ln69_8_fu_544_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_0_din = add_ln69_6_fu_524_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_0_din = add_ln69_4_fu_496_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_0_din = add_ln69_2_fu_466_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_0_din = add_ln69_fu_436_p2;
        end else begin
            d_o_0_din = 'bx;
        end
    end else begin
        d_o_0_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_o_0_write = 1'b1;
    end else begin
        d_o_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        d_o_1_blk_n = d_o_1_full_n;
    end else begin
        d_o_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0))) begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            d_o_1_din = add_ln69_31_reg_1527;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            d_o_1_din = add_ln69_29_reg_1517;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            d_o_1_din = add_ln69_27_reg_1507;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            d_o_1_din = add_ln69_25_reg_1497;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            d_o_1_din = add_ln69_23_reg_1466;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            d_o_1_din = add_ln69_21_reg_1454;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            d_o_1_din = add_ln69_19_reg_1392;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            d_o_1_din = add_ln69_17_reg_1380;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            d_o_1_din = add_ln69_15_reg_1443;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            d_o_1_din = add_ln69_13_fu_721_p2;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            d_o_1_din = add_ln69_11_fu_578_p2;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            d_o_1_din = add_ln69_9_fu_550_p2;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            d_o_1_din = add_ln69_7_fu_538_p2;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            d_o_1_din = add_ln69_5_fu_510_p2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            d_o_1_din = add_ln69_3_fu_481_p2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            d_o_1_din = add_ln69_1_fu_451_p2;
        end else begin
            d_o_1_din = 'bx;
        end
    end else begin
        d_o_1_din = 'bx;
    end
end

always @ (*) begin
    if (((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        d_o_1_write = 1'b1;
    end else begin
        d_o_1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln67_10_fu_668_p2 = ($signed(sext_ln67_15_fu_664_p1) + $signed(sext_ln69_2_fu_564_p1));

assign add_ln67_12_fu_832_p2 = ($signed(acc_3) + $signed(sext_ln67_3_fu_706_p1));

assign add_ln67_13_fu_678_p2 = ($signed(sext_ln69_11_fu_606_p1) + $signed(sext_ln67_17_fu_674_p1));

assign add_ln67_14_fu_688_p2 = ($signed(sext_ln67_18_fu_684_p1) + $signed(sext_ln69_3_fu_574_p1));

assign add_ln67_16_fu_944_p2 = ($signed(acc_4) + $signed(sext_ln67_4_fu_932_p1));

assign add_ln67_17_fu_856_p2 = ($signed(sext_ln69_12_fu_740_p1) + $signed(sext_ln67_20_fu_852_p1));

assign add_ln67_18_fu_866_p2 = ($signed(sext_ln67_21_fu_862_p1) + $signed(sext_ln69_4_fu_710_p1));

assign add_ln67_1_fu_618_p2 = ($signed(sext_ln69_8_fu_584_p1) + $signed(sext_ln67_8_fu_614_p1));

assign add_ln67_20_fu_964_p2 = ($signed(acc_5) + $signed(sext_ln67_5_fu_935_p1));

assign add_ln67_21_fu_876_p2 = ($signed(sext_ln69_13_fu_748_p1) + $signed(sext_ln67_23_fu_872_p1));

assign add_ln67_22_fu_886_p2 = ($signed(sext_ln67_24_fu_882_p1) + $signed(sext_ln69_5_fu_718_p1));

assign add_ln67_24_fu_984_p2 = ($signed(acc_6) + $signed(sext_ln67_6_fu_938_p1));

assign add_ln67_25_fu_896_p2 = ($signed(sext_ln69_14_fu_756_p1) + $signed(sext_ln67_26_fu_892_p1));

assign add_ln67_26_fu_906_p2 = ($signed(sext_ln67_27_fu_902_p1) + $signed(sext_ln69_6_fu_726_p1));

assign add_ln67_28_fu_1004_p2 = ($signed(acc_7) + $signed(sext_ln67_7_fu_941_p1));

assign add_ln67_29_fu_916_p2 = ($signed(sext_ln69_15_fu_764_p1) + $signed(sext_ln67_29_fu_912_p1));

assign add_ln67_2_fu_628_p2 = ($signed(sext_ln67_9_fu_624_p1) + $signed(sext_ln69_fu_556_p1));

assign add_ln67_30_fu_926_p2 = ($signed(sext_ln67_30_fu_922_p1) + $signed(sext_ln69_7_fu_733_p1));

assign add_ln67_4_fu_792_p2 = ($signed(acc_1) + $signed(sext_ln67_1_fu_698_p1));

assign add_ln67_5_fu_638_p2 = ($signed(sext_ln69_9_fu_591_p1) + $signed(sext_ln67_11_fu_634_p1));

assign add_ln67_6_fu_648_p2 = ($signed(sext_ln67_12_fu_644_p1) + $signed(sext_ln69_1_fu_560_p1));

assign add_ln67_8_fu_812_p2 = ($signed(acc_2) + $signed(sext_ln67_2_fu_702_p1));

assign add_ln67_9_fu_658_p2 = ($signed(sext_ln69_10_fu_598_p1) + $signed(sext_ln67_14_fu_654_p1));

assign add_ln67_fu_772_p2 = ($signed(acc_0) + $signed(sext_ln67_fu_694_p1));

assign add_ln69_10_fu_568_p2 = ($signed(reg_420) + $signed(add_ln69_2_reg_1167));

assign add_ln69_11_fu_578_p2 = ($signed(reg_424) + $signed(add_ln69_3_reg_1175));

assign add_ln69_12_fu_713_p2 = ($signed(d_i_0_load_6_reg_1216) + $signed(add_ln69_4_reg_1203));

assign add_ln69_13_fu_721_p2 = ($signed(d_i_1_load_6_reg_1222) + $signed(add_ln69_5_reg_1211));

assign add_ln69_14_fu_729_p2 = ($signed(d_i_0_load_7_reg_1228) + $signed(add_ln69_6_reg_1263));

assign add_ln69_15_fu_736_p2 = ($signed(d_i_1_load_7_reg_1234) + $signed(add_ln69_7_reg_1271));

assign add_ln69_16_fu_587_p2 = ($signed(d_i_0_load_8_reg_1276) + $signed(add_ln69_8_reg_1320));

assign add_ln69_17_fu_594_p2 = ($signed(d_i_1_load_8_reg_1282) + $signed(add_ln69_9_reg_1325));

assign add_ln69_18_fu_601_p2 = ($signed(d_i_0_load_9_reg_1288) + $signed(add_ln69_10_fu_568_p2));

assign add_ln69_19_fu_609_p2 = ($signed(d_i_1_load_9_reg_1294) + $signed(add_ln69_11_fu_578_p2));

assign add_ln69_1_fu_451_p2 = ($signed(reg_400) + $signed(trunc_ln67_1_fu_447_p1));

assign add_ln69_20_fu_743_p2 = ($signed(d_i_0_load_10_reg_1330) + $signed(add_ln69_12_fu_713_p2));

assign add_ln69_21_fu_751_p2 = ($signed(d_i_1_load_10_reg_1336) + $signed(add_ln69_13_fu_721_p2));

assign add_ln69_22_fu_759_p2 = ($signed(d_i_0_load_11_reg_1342) + $signed(add_ln69_14_fu_729_p2));

assign add_ln69_23_fu_767_p2 = ($signed(d_i_1_load_11_reg_1348) + $signed(add_ln69_15_fu_736_p2));

assign add_ln69_24_fu_1024_p2 = ($signed(reg_412) + $signed(add_ln69_16_reg_1374));

assign add_ln69_25_fu_1029_p2 = ($signed(reg_416) + $signed(add_ln69_17_reg_1380));

assign add_ln69_26_fu_1034_p2 = ($signed(reg_420) + $signed(add_ln69_18_reg_1386));

assign add_ln69_27_fu_1039_p2 = ($signed(reg_424) + $signed(add_ln69_19_reg_1392));

assign add_ln69_28_fu_1044_p2 = ($signed(reg_396) + $signed(add_ln69_20_reg_1448));

assign add_ln69_29_fu_1049_p2 = ($signed(reg_400) + $signed(add_ln69_21_reg_1454));

assign add_ln69_2_fu_466_p2 = ($signed(reg_404) + $signed(trunc_ln67_2_fu_462_p1));

assign add_ln69_30_fu_1054_p2 = ($signed(reg_404) + $signed(add_ln69_22_reg_1460));

assign add_ln69_31_fu_1059_p2 = ($signed(reg_408) + $signed(add_ln69_23_reg_1466));

assign add_ln69_3_fu_481_p2 = ($signed(reg_408) + $signed(trunc_ln67_3_fu_477_p1));

assign add_ln69_4_fu_496_p2 = ($signed(d_i_0_load_2_reg_1120) + $signed(trunc_ln67_4_fu_492_p1));

assign add_ln69_5_fu_510_p2 = ($signed(d_i_1_load_2_reg_1126) + $signed(trunc_ln67_5_fu_506_p1));

assign add_ln69_6_fu_524_p2 = ($signed(d_i_0_load_3_reg_1132) + $signed(trunc_ln67_6_fu_520_p1));

assign add_ln69_7_fu_538_p2 = ($signed(d_i_1_load_3_reg_1138) + $signed(trunc_ln67_7_fu_534_p1));

assign add_ln69_8_fu_544_p2 = ($signed(reg_412) + $signed(add_ln69_reg_1107));

assign add_ln69_9_fu_550_p2 = ($signed(reg_416) + $signed(add_ln69_1_reg_1115));

assign add_ln69_fu_436_p2 = ($signed(reg_396) + $signed(trunc_ln67_fu_432_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state11 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state14 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state15 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state16 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state17 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state18 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((d_o_1_full_n == 1'b0) | (d_o_0_full_n == 1'b0));
end

assign sext_ln67_10_fu_777_p1 = $signed(add_ln67_2_reg_1398);

assign sext_ln67_11_fu_634_p0 = d_i_1_q1;

assign sext_ln67_11_fu_634_p1 = sext_ln67_11_fu_634_p0;

assign sext_ln67_12_fu_644_p1 = $signed(add_ln67_5_fu_638_p2);

assign sext_ln67_13_fu_797_p1 = $signed(add_ln67_6_reg_1403);

assign sext_ln67_14_fu_654_p0 = d_i_0_q0;

assign sext_ln67_14_fu_654_p1 = sext_ln67_14_fu_654_p0;

assign sext_ln67_15_fu_664_p1 = $signed(add_ln67_9_fu_658_p2);

assign sext_ln67_16_fu_817_p1 = $signed(add_ln67_10_reg_1408);

assign sext_ln67_17_fu_674_p0 = d_i_1_q0;

assign sext_ln67_17_fu_674_p1 = sext_ln67_17_fu_674_p0;

assign sext_ln67_18_fu_684_p1 = $signed(add_ln67_13_fu_678_p2);

assign sext_ln67_19_fu_837_p1 = $signed(add_ln67_14_reg_1413);

assign sext_ln67_1_fu_698_p1 = reg_400;

assign sext_ln67_20_fu_852_p0 = d_i_0_q1;

assign sext_ln67_20_fu_852_p1 = sext_ln67_20_fu_852_p0;

assign sext_ln67_21_fu_862_p1 = $signed(add_ln67_17_fu_856_p2);

assign sext_ln67_22_fu_949_p1 = $signed(add_ln67_18_reg_1472);

assign sext_ln67_23_fu_872_p0 = d_i_1_q1;

assign sext_ln67_23_fu_872_p1 = sext_ln67_23_fu_872_p0;

assign sext_ln67_24_fu_882_p1 = $signed(add_ln67_21_fu_876_p2);

assign sext_ln67_25_fu_969_p1 = $signed(add_ln67_22_reg_1477);

assign sext_ln67_26_fu_892_p0 = d_i_0_q0;

assign sext_ln67_26_fu_892_p1 = sext_ln67_26_fu_892_p0;

assign sext_ln67_27_fu_902_p1 = $signed(add_ln67_25_fu_896_p2);

assign sext_ln67_28_fu_989_p1 = $signed(add_ln67_26_reg_1482);

assign sext_ln67_29_fu_912_p0 = d_i_1_q0;

assign sext_ln67_29_fu_912_p1 = sext_ln67_29_fu_912_p0;

assign sext_ln67_2_fu_702_p1 = reg_404;

assign sext_ln67_30_fu_922_p1 = $signed(add_ln67_29_fu_916_p2);

assign sext_ln67_31_fu_1009_p1 = $signed(add_ln67_30_reg_1487);

assign sext_ln67_3_fu_706_p1 = reg_408;

assign sext_ln67_4_fu_932_p1 = d_i_0_load_2_reg_1120;

assign sext_ln67_5_fu_935_p1 = d_i_1_load_2_reg_1126;

assign sext_ln67_6_fu_938_p1 = d_i_0_load_3_reg_1132;

assign sext_ln67_7_fu_941_p1 = d_i_1_load_3_reg_1138;

assign sext_ln67_8_fu_614_p0 = d_i_0_q1;

assign sext_ln67_8_fu_614_p1 = sext_ln67_8_fu_614_p0;

assign sext_ln67_9_fu_624_p1 = $signed(add_ln67_1_fu_618_p2);

assign sext_ln67_fu_694_p1 = reg_396;

assign sext_ln69_10_fu_598_p1 = d_i_0_load_9_reg_1288;

assign sext_ln69_11_fu_606_p1 = d_i_1_load_9_reg_1294;

assign sext_ln69_12_fu_740_p1 = d_i_0_load_10_reg_1330;

assign sext_ln69_13_fu_748_p1 = d_i_1_load_10_reg_1336;

assign sext_ln69_14_fu_756_p1 = d_i_0_load_11_reg_1342;

assign sext_ln69_15_fu_764_p1 = d_i_1_load_11_reg_1348;

assign sext_ln69_1_fu_560_p1 = reg_416;

assign sext_ln69_2_fu_564_p1 = reg_420;

assign sext_ln69_3_fu_574_p1 = reg_424;

assign sext_ln69_4_fu_710_p1 = d_i_0_load_6_reg_1216;

assign sext_ln69_5_fu_718_p1 = d_i_1_load_6_reg_1222;

assign sext_ln69_6_fu_726_p1 = d_i_0_load_7_reg_1228;

assign sext_ln69_7_fu_733_p1 = d_i_1_load_7_reg_1234;

assign sext_ln69_8_fu_584_p1 = d_i_0_load_8_reg_1276;

assign sext_ln69_9_fu_591_p1 = d_i_1_load_8_reg_1282;

assign sext_ln69_fu_556_p1 = reg_412;

assign temp_1_fu_800_p2 = ($signed(sext_ln67_13_fu_797_p1) + $signed(add_ln67_4_fu_792_p2));

assign temp_2_fu_820_p2 = ($signed(sext_ln67_16_fu_817_p1) + $signed(add_ln67_8_fu_812_p2));

assign temp_3_fu_840_p2 = ($signed(sext_ln67_19_fu_837_p1) + $signed(add_ln67_12_fu_832_p2));

assign temp_4_fu_952_p2 = ($signed(sext_ln67_22_fu_949_p1) + $signed(add_ln67_16_fu_944_p2));

assign temp_5_fu_972_p2 = ($signed(sext_ln67_25_fu_969_p1) + $signed(add_ln67_20_fu_964_p2));

assign temp_6_fu_992_p2 = ($signed(sext_ln67_28_fu_989_p1) + $signed(add_ln67_24_fu_984_p2));

assign temp_7_fu_1012_p2 = ($signed(sext_ln67_31_fu_1009_p1) + $signed(add_ln67_28_fu_1004_p2));

assign temp_fu_780_p2 = ($signed(sext_ln67_10_fu_777_p1) + $signed(add_ln67_fu_772_p2));

assign trunc_ln67_1_fu_447_p1 = acc_1[15:0];

assign trunc_ln67_2_fu_462_p1 = acc_2[15:0];

assign trunc_ln67_3_fu_477_p1 = acc_3[15:0];

assign trunc_ln67_4_fu_492_p1 = acc_4[15:0];

assign trunc_ln67_5_fu_506_p1 = acc_5[15:0];

assign trunc_ln67_6_fu_520_p1 = acc_6[15:0];

assign trunc_ln67_7_fu_534_p1 = acc_7[15:0];

assign trunc_ln67_fu_432_p1 = acc_0[15:0];

endmodule //array_io
