// Seed: 566096011
macromodule module_0 ();
  always begin : LABEL_0
    id_1 <= id_1 && 1;
    if (id_1) id_1 <= id_1;
  end
  supply1 id_3;
  supply0 id_4;
  wire id_5;
  assign id_3 = 1;
  id_6(
      id_4 === id_2, ""
  );
  wire id_7, id_8;
endmodule : SymbolIdentifier
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wire id_2,
    output supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    input tri id_8,
    input wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    input wand id_14,
    output supply0 id_15,
    input wand id_16
);
  wire id_18;
  wire id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
