vhdl work "ipcore_dir/RAMIP.vhd"
verilog work "src/SSeg7_Dev_IO.v"
verilog work "src/SPIO_IO.v"
verilog work "src/SAnti_jitter_IO.v"
verilog work "src/regs.v"
verilog work "src/pc.v"
verilog work "src/memory.v"
verilog work "src/control.v"
verilog work "src/clk_div.v"
verilog work "src/alu.v"
verilog work "src/top.v"
