<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298309-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298309</doc-number>
<kind>B1</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11464829</doc-number>
<date>20060816</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>TW</country>
<doc-number>95121444 A</doc-number>
<date>20060615</date>
</priority-claim>
</priority-claims>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>03</class>
<subclass>M</subclass>
<main-group>1</main-group>
<subgroup>82</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>341152</main-classification>
<further-classification>341144</further-classification>
</classification-national>
<invention-title id="d0e61">Digital-to-analog converter (DAC) using multiple PWMs and method thereof</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4908710</doc-number>
<kind>A</kind>
<name>Wakai et al.</name>
<date>19900300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>348793</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>5872603</doc-number>
<kind>A</kind>
<name>Ohsawa</name>
<date>19990200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>348691</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>6362766</doc-number>
<kind>B1</kind>
<name>Rowan et al.</name>
<date>20020300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>6606046</doc-number>
<kind>B2</kind>
<name>Kanno</name>
<date>20030800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>6801146</doc-number>
<kind>B2</kind>
<name>Kernahan et al.</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>341122</main-classification></classification-national>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>7019502</doc-number>
<kind>B2</kind>
<name>Walters et al.</name>
<date>20060300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>323282</main-classification></classification-national>
</citation>
</references-cited>
<number-of-claims>10</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>341130-160</main-classification>
<additional-info>unstructured</additional-info>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>2</number-of-drawing-sheets>
<number-of-figures>2</number-of-figures>
</figures>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Wu</last-name>
<first-name>Shuang-Chin</first-name>
<address>
<city>Hsinchu County</city>
<country>TW</country>
</address>
</addressbook>
<nationality>
<country>TW</country>
</nationality>
<residence>
<country>TW</country>
</residence>
</applicant>
<applicant sequence="002" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Lee</last-name>
<first-name>Wei-Kuo</first-name>
<address>
<city>Hsin-Chu Hsien</city>
<country>TW</country>
</address>
</addressbook>
<nationality>
<country>TW</country>
</nationality>
<residence>
<country>TW</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<last-name>Hsu</last-name>
<first-name>Winston</first-name>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>MStar Semiconductor, Inc.</orgname>
<role>03</role>
<address>
<city>Hsin-Chu Hsien</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Mai</last-name>
<first-name>Lam T.</first-name>
<department>2819</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A digital-to-analog converter (DAC) for generating an analog output voltage according to a digital input value includes a plurality of pulse width modulation (PWM) units and a voltage generating unit. The digital input value includes a plurality of bit segments. The plurality of PWM units generates a plurality of PWM signals according to the plurality of bit segments of the digital input value. The voltage generating unit is coupled to the plurality of PWM units and generates the analog output voltage according to the plurality of PWM signals.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="117.69mm" wi="190.33mm" file="US07298309-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="191.09mm" wi="119.80mm" orientation="landscape" file="US07298309-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="156.63mm" wi="110.74mm" orientation="landscape" file="US07298309-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0002" num="0001">1. Field of the Invention</p>
<p id="p-0003" num="0002">The present invention relates to a digital-to-analog converter (DAC), and more particularly, to a DAC that is realized by a plurality of pulse width modulation (PWM) units, and a method thereof.</p>
<p id="p-0004" num="0003">2. Description of the Prior Art</p>
<p id="p-0005" num="0004">A digital-to-analog converter (DAC) is a device that converts a digital input value into a corresponding analog output voltage, which is then supplied to a backend circuit. For example, in a television (TV) system, after the user has chosen a TV channel, the TV system determines a digital input value according to the chosen TV channel. A DAC is utilized to convert the digital input value into an analog output voltage, which is then supplied to a TV tuner and allows the TV tuner to process received TV signals accordingly.</p>
<p id="p-0006" num="0005">With technological advances, electrical products demand higher and higher resolutions on DACs. More specifically, a DAC is required to generate an accurate analog output voltage according to a digital input value with increased bit counts. However, the cost of a high resolution DAC is usually much higher than that of a low resolution DAC. Since cost is always a critical concern when manufacturing electrical products, reducing the costs of high resolution DACs has becomes a desire of manufacturers of electrical products.</p>
<heading id="h-0002" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0007" num="0006">One of the objectives of the present invention is to provide high resolution DACs with low costs.</p>
<p id="p-0008" num="0007">The invention discloses a DAC for generating an analog output voltage according to a digital input value. The digital input value comprises a plurality of bit segments. The DAC comprises a plurality of PWM units and a voltage generating unit. The plurality of PWM units generates a plurality of PWM signals according to the plurality of bit segments. The voltage generating unit is coupled to the plurality of PWM units and generates the analog output voltage according to the plurality of PWM signals.</p>
<p id="p-0009" num="0008">In the aforementioned DAC, a first and a second PWM unit of the plurality of PWM units generate a first and a second PWM signal of the plurality of PWM signals according to a first and a second bit segment of the plurality of bit segments, respectively. In the digital input value, the first bit segment is a predetermined number times the significance of the second bit segment.</p>
<p id="p-0010" num="0009">The invention also discloses a method for generating an analog output voltage according to a digital input value. The method comprises segmenting the digital input value into a plurality of bit segments, generating a plurality of PWM signals according to the plurality of bit segments, and generating the analog output voltage according to the plurality of PWM signals.</p>
<p id="p-0011" num="0010">In the aforementioned method, the step of generating a plurality of PWM signals according to the plurality of bit segments comprises generating a first and a second PWM signal of the plurality of PWM signals according to a first and a second bit segment of the plurality of bit segments, respectively. And in the digital input value, the first bit segment is a predetermined number times the significance of the second bit segment.</p>
<p id="p-0012" num="0011">These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. 1</figref> shows a DAC according to an exemplary embodiment of the present invention.</p>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 2</figref> shows an example of the DAC of <figref idref="DRAWINGS">FIG. 1</figref>.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0015" num="0014">Pulse width modulation (PWM) is a modulation technology that can be applied to realize DACs. Generally speaking, a high resolution PWM unit should be used to make a high resolution DAC. For example, if a DAC with 16-bit resolution is required, a PWM unit with 16-bit resolution should be used to realize the DAC. However, a high resolution PWM unit is much more expansive than a low resolution PWM unit. Moreover, the cost-resolution ratio of a high resolution PWM unit is always larger than that of a low resolution PWM unit. Therefore, the overall cost of two 8-bit resolution DACs is much lower than the cost of a single 16-bit resolution DAC.</p>
<p id="p-0016" num="0015">To reduce the costs of high resolution DACs, this disclosure proposes an idea of using a plurality of PWM units, each of which has relatively low resolution, to realize a single high resolution DAC. <figref idref="DRAWINGS">FIG. 1</figref> shows an embodiment of the proposed DAC. The resolution of the DAC <b>100</b> shown in <figref idref="DRAWINGS">FIG. 1</figref> is M*N bits, where both M and N are positive integers. In other words, the DAC <b>100</b> generates an analog output voltage V<sub>OUT </sub>according to a digital input value DI that is M*N-bit-long. The binary form of the digital input value DI is B<sub>M*N−1</sub>B<sub>M*N−2</sub>B<sub>M*N−3 </sub>. . . B<sub>2</sub>B<sub>1</sub>B<sub>0</sub>, where B<sub>M*N−1 </sub>is the most significant bit (MSB) and B<sub>0 </sub>is the least significant bit (LSB).</p>
<p id="p-0017" num="0016">The DAC <b>100</b> comprises M PWM units <b>120</b>_<b>1</b>˜<b>120</b>_M and a voltage generating unit <b>140</b>. The resolution of each of the M PWM units <b>120</b>_<b>1</b>˜<b>120</b>_M is N bits. For an integer K between 1 and M, a K<sup>th </sup>PWM unit <b>120</b>_K generates a K<sup>th </sup>PWM signal PWMS_K according to a K<sup>th </sup>bit segment of the digital input value DI. The binary form of the K<sup>th </sup>bit segment of DI is B<sub>K*N−1</sub>B<sub>K*N−2</sub>B<sub>K*N−3 </sub>. . . B<sub>(K−1)*N+2</sub>B<sub>(K−1)*N+1</sub>B<sub>(K−1)*N</sub>. The duty cycle of the K<sup>th </sup>PWM signal PWMS_K is determined by the value of the K<sup>th </sup>bit segment B<sub>K*N−1</sub>B<sub>K*N−2</sub>B<sub>K*N−3 </sub>. . . B<sub>(K−1)*N+2</sub>B<sub>(K−1)*N+1</sub>B<sub>(K−1)*N</sub>. Since there are N bits included in the K<sup>th </sup>bit segment, the duty cycle of the K<sup>th </sup>PWM signal PWMS_K is selected from 2^N possible duty cycles. The difference between a largest and a smallest duty cycles of the 2^N possible duty cycles is (2^N)−1 times the size of a step. For example, when N equals 8, the step is approximately 0.3922%.</p>
<p id="p-0018" num="0017">When the value of the K<sup>th </sup>bit segment B<sub>K*N−1</sub>B<sub>K*N−2</sub>B<sub>K*N−3 </sub>. . . B<sub>(K−1)*N+2</sub>B<sub>(K−1)*N+1</sub>B<sub>(K−1)*N </sub>is increased by 1, the duty cycle of the K<sup>th </sup>PWM signal PWMS_K is increased by one step, and the voltage generating unit <b>140</b> elevates the analog output voltage V<sub>OUT </sub>by a K<sup>th </sup>voltage step VS_K. Since in the digital input value DI, a K<sub>1</sub><sup>th </sup>bit segment is 2^[(K<sub>1</sub>−K<sub>2</sub>)*N] times the significance of a K<sub>2</sub><sup>th </sup>bit segment, a K<sub>1</sub><sup>th </sup>voltage stepVS_K<sub>1 </sub>should be 2^[(K<sub>1</sub>−K<sub>2</sub>)*N] times the size of a K<sub>2</sub><sup>th </sup>voltage stepVS_K<sub>2</sub>. In other words, the voltage steps VS_<b>1</b>˜VS_M conform to the following equation:</p>
<p id="p-0019" num="0018">
<maths id="MATH-US-00001" num="00001">
<math overflow="scroll">
<mrow>
  <mi>VS_M</mi>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mi>VS_</mi>
      <mo>⁢</mo>
      <mrow>
        <mo>(</mo>
        <mrow>
          <mi>M</mi>
          <mo>-</mo>
          <mn>1</mn>
        </mrow>
        <mo>)</mo>
      </mrow>
      <mo>×</mo>
      <mrow>
        <mn>2</mn>
        <mo>⋀</mo>
        <mi>N</mi>
      </mrow>
    </mrow>
    <mo>=</mo>
    <mrow>
      <mrow>
        <mi>VS_</mi>
        <mo>⁢</mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mi>M</mi>
            <mo>-</mo>
            <mn>2</mn>
          </mrow>
          <mo>)</mo>
        </mrow>
        <mo>×</mo>
        <mrow>
          <mn>2</mn>
          <mo>⋀</mo>
          <mrow>
            <mo>(</mo>
            <mrow>
              <mn>2</mn>
              <mo>*</mo>
              <mi>N</mi>
            </mrow>
            <mo>)</mo>
          </mrow>
        </mrow>
      </mrow>
      <mo>⁢</mo>
      <mstyle>
        <mspace width="0.3em" height="0.3ex"/>
      </mstyle>
      <mo>=</mo>
      <mrow>
        <mi>…</mi>
        <mo>⁢</mo>
        <mstyle>
          <mspace width="0.8em" height="0.8ex"/>
        </mstyle>
        <mo>=</mo>
        <mrow>
          <mrow>
            <mi>VS_</mi>
            <mo>⁢</mo>
            <mn>2</mn>
            <mo>×</mo>
            <mrow>
              <mn>2</mn>
              <mo>⋀</mo>
              <mrow>
                <mo>[</mo>
                <mrow>
                  <mrow>
                    <mo>(</mo>
                    <mrow>
                      <mi>M</mi>
                      <mo>-</mo>
                      <mn>2</mn>
                    </mrow>
                    <mo>)</mo>
                  </mrow>
                  <mo>*</mo>
                  <mi>N</mi>
                </mrow>
                <mo>]</mo>
              </mrow>
            </mrow>
          </mrow>
          <mo>=</mo>
          <mrow>
            <mi>VS_</mi>
            <mo>⁢</mo>
            <mn>1</mn>
            <mo>×</mo>
            <mrow>
              <mn>2</mn>
              <mo>⋀</mo>
              <mrow>
                <mrow>
                  <mo>[</mo>
                  <mrow>
                    <mrow>
                      <mo>(</mo>
                      <mrow>
                        <mi>M</mi>
                        <mo>-</mo>
                        <mn>1</mn>
                      </mrow>
                      <mo>)</mo>
                    </mrow>
                    <mo>*</mo>
                    <mi>N</mi>
                  </mrow>
                  <mo>]</mo>
                </mrow>
                <mo>.</mo>
              </mrow>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mrow>
  </mrow>
</mrow>
</math>
</maths>
</p>
<p id="p-0020" num="0019">In order for the voltage steps VS_<b>1</b>˜VS_M to conform to the equation, the voltage generating unit <b>140</b> of this embodiment comprises M resistors R_<b>1</b>˜R_M and one capacitor C. Among the M resistors R_<b>1</b>˜R_M, a K<sup>th </sup>resistor R_K has a first end coupled to the K<sup>th </sup>PWM unit <b>120</b>_K for receiving the K<sup>th </sup>PWM signal PWMS_K, and a second end coupled to a first end of the capacitor C, where K is an integer between 1 and M. A second end of the capacitor C is coupled to a node having a reference voltage level. For example, the node is ground. The resistances of the resistors R_<b>1</b>˜R_M conform to the following equation:</p>
<p id="p-0021" num="0020">
<maths id="MATH-US-00002" num="00002">
<math overflow="scroll">
<mrow>
  <mi>R_M</mi>
  <mo>=</mo>
  <mrow>
    <mrow>
      <mi>R_</mi>
      <mo>⁢</mo>
      <mrow>
        <mo>(</mo>
        <mrow>
          <mi>M</mi>
          <mo>-</mo>
          <mn>1</mn>
        </mrow>
        <mo>)</mo>
      </mrow>
      <mo>×</mo>
      <mrow>
        <mn>2</mn>
        <mo>⋀</mo>
        <mi>N_R</mi>
      </mrow>
      <mo>⁢</mo>
      <mi>_</mi>
      <mo>⁢</mo>
      <mrow>
        <mo>(</mo>
        <mrow>
          <mi>M</mi>
          <mo>-</mo>
          <mn>2</mn>
        </mrow>
        <mo>)</mo>
      </mrow>
      <mo>×</mo>
      <mrow>
        <mn>2</mn>
        <mo>⋀</mo>
        <mrow>
          <mo>(</mo>
          <mrow>
            <mn>2</mn>
            <mo>*</mo>
            <mi>N</mi>
          </mrow>
          <mo>)</mo>
        </mrow>
      </mrow>
    </mrow>
    <mo>=</mo>
    <mrow>
      <mi>…</mi>
      <mo>⁢</mo>
      <mstyle>
        <mspace width="0.8em" height="0.8ex"/>
      </mstyle>
      <mo>=</mo>
      <mrow>
        <mrow>
          <mi>R_</mi>
          <mo>⁢</mo>
          <mn>2</mn>
          <mo>×</mo>
          <mrow>
            <mn>2</mn>
            <mo>⋀</mo>
            <mrow>
              <mo>[</mo>
              <mrow>
                <mrow>
                  <mo>(</mo>
                  <mrow>
                    <mi>M</mi>
                    <mo>-</mo>
                    <mn>2</mn>
                  </mrow>
                  <mo>)</mo>
                </mrow>
                <mo>*</mo>
                <mi>N</mi>
              </mrow>
              <mo>]</mo>
            </mrow>
          </mrow>
        </mrow>
        <mo>=</mo>
        <mrow>
          <mi>R_</mi>
          <mo>⁢</mo>
          <mn>1</mn>
          <mo>×</mo>
          <mrow>
            <mn>2</mn>
            <mo>⋀</mo>
            <mrow>
              <mrow>
                <mo>[</mo>
                <mrow>
                  <mrow>
                    <mo>(</mo>
                    <mrow>
                      <mi>M</mi>
                      <mo>-</mo>
                      <mn>1</mn>
                    </mrow>
                    <mo>)</mo>
                  </mrow>
                  <mo>*</mo>
                  <mi>N</mi>
                </mrow>
                <mo>]</mo>
              </mrow>
              <mo>.</mo>
            </mrow>
          </mrow>
        </mrow>
      </mrow>
    </mrow>
  </mrow>
</mrow>
</math>
</maths>
</p>
<p id="p-0022" num="0021">The resolution of the DAC <b>100</b> is M*N bits, however, no PWM unit with M*N bits resolution is required. Relatively, M PWM units, each of which is N bits in resolution, are used to make the DAC <b>100</b>. Since the overall cost of the M N-bit-resolution PWM units is much lower than that of a single M*N-bit-resolution PWM unit, the DAC <b>100</b> is more cost effective than the M*N-bit-resolution DACs of the prior art.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 2</figref> shows an example of the DAC <b>100</b> of <figref idref="DRAWINGS">FIG. 1</figref>. In the example shown in <figref idref="DRAWINGS">FIG. 2</figref>, M is equal to 2 while N is equal to 8. The binary form of the digital input value DI is B<sub>15</sub>B<sub>14</sub>B<sub>13 </sub>. . . B<sub>2</sub>B<sub>1</sub>B<sub>0</sub>, the binary form of the first bit segment is B<sub>7</sub>B<sub>6</sub>B<sub>5 </sub>. . . B<sub>2</sub>B<sub>1</sub>B<sub>0</sub>, and the binary form of the second bit segment is B<sub>15</sub>B<sub>14</sub>B<sub>13 </sub>. . . B<sub>10</sub>B<sub>9</sub>B<sub>8</sub>. The first bit segment can be referred to as a low portion of the digital input value DI, and the second bit segment can be referred to as a high portion of the digital input value DI. The resolution of both the first PWM unit <b>120</b>_<b>1</b> and the second PWM unit <b>120</b>_<b>2</b> is 8 bits. The second resistor R_<b>2</b> has 2^8=256 times the resistance of the first resistor R_<b>1</b>.</p>
<p id="p-0024" num="0023">Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-math idrefs="MATH-US-00001" nb-file="US07298309-20071120-M00001.NB">
<img id="EMI-M00001" he="7.45mm" wi="76.20mm" file="US07298309-20071120-M00001.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-math idrefs="MATH-US-00002" nb-file="US07298309-20071120-M00002.NB">
<img id="EMI-M00002" he="7.45mm" wi="76.20mm" file="US07298309-20071120-M00002.TIF" alt="embedded image " img-content="math" img-format="tif"/>
</us-math>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A digital-to-analog converter (DAC), for generating an analog output voltage according to a digital input value, the digital input value comprising a plurality of bit segments, the DAC comprising:
<claim-text>a plurality of pulse width modulation (PWM) units, for generating a plurality of PWM signals according to the plurality of bit segments, respectively; and</claim-text>
<claim-text>a voltage generating unit, coupled to the plurality of PWM units, for generating the analog output voltage according to the plurality of PWM signals.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The DAC of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the plurality of bit segments comprises a first bit segment and a second bit segment, and wherein the plurality of PWM units comprises a first PWM unit and a second PWM unit for generating a first PWM signal and a second PWM signal according to the first bit segment and the second bit segment, respectively.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The DAC of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein:
<claim-text>the voltage generating unit elevates the analog output voltage by a first voltage step whenever a duty cycle of the first PWM signal is increased by a predetermined time period;</claim-text>
<claim-text>the voltage generating unit elevates the analog output voltage by a second voltage step whenever a duty cycle of the second PWM signal is increased by the predetermined time period; and</claim-text>
<claim-text>the second voltage step is a predetermined number times a size of a first voltage step.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The DAC of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the voltage generating unit comprises:
<claim-text>a first resistor, a first end of the first resistor being coupled to the first PWM unit for receiving the first PWM signal;</claim-text>
<claim-text>a second resistor, a first end of the second resistor being coupled to the second PWM unit for receiving the second PWM signal; and</claim-text>
<claim-text>a capacitor, a first end of the capacitor being coupled to a second end of the first resistor and a second end of the second resistor for generating the analog output voltage, a second end of the capacitor being coupled to a node having a reference voltage level.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The DAC of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the second resistor has the predetermined number times the resistance of the first resistor.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. A method for generating an analog output voltage according to a digital input value, the method comprising:
<claim-text>segmenting the digital input value into a plurality of bit segments;</claim-text>
<claim-text>generating a plurality of PWM signals according to the plurality of bit segments, respectively; and</claim-text>
<claim-text>generating the analog output voltage according to the plurality of PWM signals.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The method of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein generating the plurality of PWM signals according to the plurality of bit segments comprises:
<claim-text>generating a first and a second PWM signal of the plurality of PWM signals according to a first and a second bit segment of the plurality of bit segments, respectively.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein generating the analog output voltage according to the plurality of PWM signals comprises:
<claim-text>elevating the analog output voltage by a first voltage step whenever a duty cycle of the first PWM signal is increased by a predetermined time period;</claim-text>
<claim-text>elevating the analog output voltage by a second voltage step whenever the duty cycle of the second PWM signal is increased by the step;</claim-text>
<claim-text>wherein the second voltage step is a predetermined number times a size of the first voltage step.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. A digital-to-analog converter (DAC), for converting a digital input value to an analog output voltage, the DAC comprising:
<claim-text>a first pulse width modulation (PWM) unit, receiving a low portion of the digital input value to generate a first PWM signal;</claim-text>
<claim-text>a second pulse width modulation (PWM) unit, receiving a high portion of the digital input value to generate a second PWM signal;</claim-text>
<claim-text>a first resistor, one end of the first resistor being coupled to the output of the first PWM unit;</claim-text>
<claim-text>a second resistor, one end of the second resistor being coupled to an output of the second PWM unit; and</claim-text>
<claim-text>a capacitor, one end of the capacitor being coupled to the other ends of the first and the second resistors and the other end of the capacitor being coupled to a node having a reference voltage level, wherein the analog output voltage is crossed on the capacitor.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The DAC of <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein a resistance of the second resistor has a predetermined number times a resistance of the first resistor.</claim-text>
</claim>
</claims>
</us-patent-grant>
