#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jun 28 09:09:56 2017
# Process ID: 1372
# Current directory: C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1516 C:\Users\ianma\Documents\Simula\Pratica - 7\Lab7\Lab7.xpr
# Log file: C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 732.992 ; gain = 76.496
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Divisor_de_Frequencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_Sequêncial.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Números_Impares.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Divisor_de_Frequencia.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_Sequêncial.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Números_Impares.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Números_Pares.vhd:]
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new
set_property SOURCE_SET {} [get_filesets sim_1]
file mkdir C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new
file mkdir {C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new}
close [ open {C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:19]
ERROR: [VRFC 10-704] formal sw has no actual or default value [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:22]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 774.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 774.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Contador_de_Decadas [current_fileset]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  {{C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-486] character '0' is not in type unsigned [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:19]
ERROR: [VRFC 10-704] formal sw has no actual or default value [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:22]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 774.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-1466] type unsigned does not match with the integer literal [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:19]
ERROR: [VRFC 10-704] formal sw has no actual or default value [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:22]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 774.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-704] formal sw has no actual or default value [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:22]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 774.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-704] formal sw has no actual or default value [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:22]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-704] formal btn has no actual or default value [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:23]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 774.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 774.602 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b23bde0df4d84ed395c99554b4c7b88a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:21]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 775.980 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
ERROR: [VRFC 10-1471] type error near clk ; current type std_logic; expected type unsigned [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:24]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd:9]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Contador_de_Decadas
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd:29]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd:29]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd:12]
INFO: [VRFC 10-240] VHDL file C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b23bde0df4d84ed395c99554b4c7b88a --debug typical --relax --mt 2 -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 776.824 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
move_files [get_files  {{C:/Users/ianma/Documents/Simula/Pratica - 7/Lab7/Lab7.srcs/sources_1/new/Contador_de_Decadas.vhd}}]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 10:47:32 2017...
