Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2409 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x7551d6fa

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xe8e221ec

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3134/ 5280    59%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 3033 cells, random placement wirelen = 75397.
Info:     at initial placer iter 0, wirelen = 916
Info:     at initial placer iter 1, wirelen = 761
Info:     at initial placer iter 2, wirelen = 753
Info:     at initial placer iter 3, wirelen = 753
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 753, spread = 28049, legal = 29206; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 989, spread = 20149, legal = 21503; time = 0.07s
Info:     at iteration #3, type ALL: wirelen solved = 1806, spread = 20852, legal = 21284; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 2839, spread = 18777, legal = 19546; time = 0.09s
Info:     at iteration #5, type ALL: wirelen solved = 3107, spread = 17985, legal = 19083; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 3890, spread = 17977, legal = 18930; time = 0.07s
Info:     at iteration #7, type ALL: wirelen solved = 4817, spread = 16378, legal = 17733; time = 0.08s
Info:     at iteration #8, type ALL: wirelen solved = 5424, spread = 16046, legal = 17915; time = 0.08s
Info:     at iteration #9, type ALL: wirelen solved = 6451, spread = 15719, legal = 17207; time = 0.07s
Info:     at iteration #10, type ALL: wirelen solved = 6777, spread = 15663, legal = 17643; time = 0.07s
Info:     at iteration #11, type ALL: wirelen solved = 7506, spread = 15970, legal = 17386; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 7914, spread = 15587, legal = 17291; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 8168, spread = 15664, legal = 17311; time = 0.08s
Info:     at iteration #14, type ALL: wirelen solved = 8646, spread = 15546, legal = 16922; time = 0.07s
Info:     at iteration #15, type ALL: wirelen solved = 9087, spread = 15397, legal = 16970; time = 0.07s
Info:     at iteration #16, type ALL: wirelen solved = 9271, spread = 15457, legal = 16997; time = 0.07s
Info:     at iteration #17, type ALL: wirelen solved = 9485, spread = 15255, legal = 16934; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 9585, spread = 15232, legal = 16867; time = 0.07s
Info:     at iteration #19, type ALL: wirelen solved = 9796, spread = 15215, legal = 16740; time = 0.07s
Info:     at iteration #20, type ALL: wirelen solved = 9883, spread = 15114, legal = 16687; time = 0.07s
Info:     at iteration #21, type ALL: wirelen solved = 10068, spread = 15114, legal = 16911; time = 0.07s
Info:     at iteration #22, type ALL: wirelen solved = 10156, spread = 15065, legal = 16362; time = 0.06s
Info:     at iteration #23, type ALL: wirelen solved = 10302, spread = 15060, legal = 16763; time = 0.07s
Info:     at iteration #24, type ALL: wirelen solved = 10418, spread = 15035, legal = 16263; time = 0.07s
Info:     at iteration #25, type ALL: wirelen solved = 10447, spread = 15040, legal = 16539; time = 0.07s
Info:     at iteration #26, type ALL: wirelen solved = 10593, spread = 15017, legal = 16343; time = 0.07s
Info:     at iteration #27, type ALL: wirelen solved = 10657, spread = 15042, legal = 16723; time = 0.07s
Info:     at iteration #28, type ALL: wirelen solved = 10732, spread = 15028, legal = 16410; time = 0.06s
Info:     at iteration #29, type ALL: wirelen solved = 10755, spread = 14962, legal = 16431; time = 0.07s
Info: HeAP Placer Time: 2.78s
Info:   of which solving equations: 1.49s
Info:   of which spreading cells: 0.37s
Info:   of which strict legalisation: 0.22s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1639, wirelen = 16263
Info:   at iteration #5: temp = 0.000000, timing cost = 1151, wirelen = 14340
Info:   at iteration #10: temp = 0.000000, timing cost = 1113, wirelen = 13835
Info:   at iteration #15: temp = 0.000000, timing cost = 1094, wirelen = 13418
Info:   at iteration #20: temp = 0.000000, timing cost = 1093, wirelen = 13319
Info:   at iteration #25: temp = 0.000000, timing cost = 1066, wirelen = 13282
Info:   at iteration #29: temp = 0.000000, timing cost = 1073, wirelen = 13273 
Info: SA placement time 3.86s

Info: Max frequency for clock               'clk': 15.42 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.53 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.69 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 63.53 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 75.24 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  9421,  17085) |+
Info: [ 17085,  24749) |*+
Info: [ 24749,  32413) |***+
Info: [ 32413,  40077) |****+
Info: [ 40077,  47741) |***+
Info: [ 47741,  55405) |*************************+
Info: [ 55405,  63069) |*************+
Info: [ 63069,  70733) |*************************************************+
Info: [ 70733,  78397) |************************************************************ 
Info: [ 78397,  86061) |************************+
Info: [ 86061,  93725) |+
Info: [ 93725, 101389) |+
Info: [101389, 109053) |*+
Info: [109053, 116717) |*+
Info: [116717, 124381) |*+
Info: [124381, 132045) | 
Info: [132045, 139709) |****+
Info: [139709, 147373) |******************+
Info: [147373, 155037) |*****************+
Info: [155037, 162701) |************************+
Info: Checksum: 0x4e6cf2b7

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9950 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        8        991 |    8   991 |      8961|       0.27       0.27|
Info:       2000 |       90       1909 |   82   918 |      8080|       0.14       0.41|
Info:       3000 |      331       2668 |  241   759 |      7371|       0.16       0.57|
Info:       4000 |      726       3273 |  395   605 |      6888|       0.27       0.84|
Info:       5000 |      817       4182 |   91   909 |      6021|       0.56       1.40|
Info:       6000 |      917       5082 |  100   900 |      5169|       0.22       1.62|
Info:       7000 |     1106       5893 |  189   811 |      4439|       0.35       1.97|
Info:       8000 |     1388       6611 |  282   718 |      3935|       0.46       2.43|
Info:       9000 |     1728       7271 |  340   660 |      3489|       0.48       2.91|
Info:      10000 |     1945       8054 |  217   783 |      2876|       0.41       3.32|
Info:      11000 |     2251       8748 |  306   694 |      2380|       0.55       3.88|
Info:      12000 |     2633       9366 |  382   618 |      1959|       0.66       4.53|
Info:      13000 |     2956      10043 |  323   677 |      1471|       0.60       5.13|
Info:      14000 |     3407      10592 |  451   549 |      1298|       0.69       5.82|
Info:      15000 |     3808      11191 |  401   599 |      1062|       0.69       6.52|
Info:      16000 |     4289      11710 |  481   519 |       948|       0.65       7.17|
Info:      17000 |     4753      12246 |  464   536 |       868|       0.65       7.81|
Info:      18000 |     5193      12806 |  440   560 |       730|       0.67       8.48|
Info:      19000 |     5716      13283 |  523   477 |       582|       0.65       9.13|
Info:      20000 |     6245      13754 |  529   471 |       554|       0.97      10.11|
Info:      21000 |     6724      14275 |  479   521 |       491|       0.83      10.93|
Info:      22000 |     7229      14770 |  505   495 |       436|       0.87      11.81|
Info:      23000 |     7581      15418 |  352   648 |        80|       0.99      12.80|
Info:      23534 |     7824      15710 |  243   292 |         0|       0.51      13.31|
Info: Routing complete.
Info: Router1 time 13.31s
Info: Checksum: 0x24c7b26d

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.4    Net data_out[0] budget 3.596000 ns (7,25) -> (7,17)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.4    Net processor.dataMemOut_fwd_mux_out[0] budget 1.258000 ns (7,17) -> (8,17)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[0] budget 1.152000 ns (8,17) -> (8,16)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  5.3 16.9    Net data_WrData[0] budget 1.152000 ns (8,16) -> (14,4)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 18.1  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 21.7    Net processor.alu_mux_out[0] budget 2.011000 ns (14,4) -> (12,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 22.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 24.3    Net processor.alu_main.adder_input_b[0] budget 1.234000 ns (12,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.I1
Info:  0.7 25.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 25.3  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 25.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.6  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 27.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 30.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 32.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 34.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 34.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 34.8  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 34.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 37.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  4.2 41.3    Net processor.alu_main.adder_output[31] budget 2.624000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 42.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 44.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.851000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 45.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 2.017000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 47.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 49.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.182000 ns (11,2) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 50.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  3.0 53.5    Net processor.alu_result[0] budget 3.422000 ns (10,3) -> (10,9)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 54.7  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 56.4    Net data_addr[0] budget 5.246000 ns (10,9) -> (9,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 57.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  2.4 60.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (9,10) -> (9,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 61.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.6 67.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.311000 ns (9,12) -> (5,30)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 67.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 24.8 ns logic, 42.3 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_15_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[139] budget 1.842000 ns (3,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1 budget 1.841000 ns (2,21) -> (2,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I1
Info:  1.2  7.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  2.3  9.7    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 1.841000 ns (2,22) -> (3,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 13.6    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3 budget 1.841000 ns (3,22) -> (8,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:  0.9 14.5  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 17.4    Net processor.mfwd2 budget 2.174000 ns (8,22) -> (5,25)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 18.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 20.1    Net processor.mem_fwd2_mux_out[1] budget 1.155000 ns (5,25) -> (5,24)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 21.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  6.6 27.9    Net data_WrData[1] budget 2.044000 ns (5,24) -> (14,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 29.1  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 32.8    Net processor.alu_mux_out[1] budget 2.234000 ns (14,5) -> (12,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 33.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 35.4    Net processor.alu_main.adder_input_b[1] budget 2.090000 ns (12,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I1
Info:  0.7 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 36.9  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 38.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 39.4  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 39.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 39.7  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 40.0  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 40.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 41.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 42.2  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 42.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 42.5  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 42.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 42.7  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 43.0  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 43.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 43.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 44.1  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 44.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 44.4  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 44.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 44.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 44.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 45.0  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 45.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 45.2  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 45.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 45.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 45.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 47.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 47.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  4.2 52.1    Net processor.alu_main.adder_output[31] budget 2.624000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 53.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 54.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.851000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 56.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 57.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 2.017000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 58.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 60.4    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.182000 ns (11,2) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 61.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  3.0 64.2    Net processor.alu_result[0] budget 1.979000 ns (10,3) -> (10,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 65.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 67.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.979000 ns (10,5) -> (10,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 68.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 70.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.039000 ns (10,6) -> (10,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 71.5  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.4 73.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.842000 ns (10,7) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 75.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 76.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 1.383000 ns (11,6) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 77.8  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 29.2 ns logic, 48.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_5_DFFLC.O
Info:  3.5  4.9    Net led[2]$SB_IO_OUT budget 81.943001 ns (13,1) -> (19,0)
Info:                Sink led[2]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.4    Net data_out[0] budget 3.596000 ns (7,25) -> (7,17)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.4    Net processor.dataMemOut_fwd_mux_out[0] budget 1.258000 ns (7,17) -> (8,17)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[0] budget 1.152000 ns (8,17) -> (8,16)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  5.3 16.9    Net data_WrData[0] budget 1.152000 ns (8,16) -> (14,4)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 18.1  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 21.7    Net processor.alu_mux_out[0] budget 2.011000 ns (14,4) -> (12,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 22.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 24.3    Net processor.alu_main.adder_input_b[0] budget 1.234000 ns (12,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.I1
Info:  0.7 25.0  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 25.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 25.3  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 25.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.6  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 27.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 28.1  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 28.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 28.4  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 28.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 30.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 32.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 33.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 33.6  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 33.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 34.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 34.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 34.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 34.8  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 34.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 37.1  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  4.2 41.3    Net processor.alu_main.adder_output[31] budget 2.624000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 42.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 44.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.851000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 45.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 2.017000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 47.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 49.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.182000 ns (11,2) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 50.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  3.0 53.5    Net processor.alu_result[0] budget 1.979000 ns (10,3) -> (10,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 54.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 56.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.979000 ns (10,5) -> (10,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 57.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 59.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.039000 ns (10,6) -> (10,7)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 60.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.4 63.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.842000 ns (10,7) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 64.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 66.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 1.383000 ns (11,6) -> (11,5)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 67.0  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 26.7 ns logic, 40.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_15_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[139] budget 1.842000 ns (3,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1 budget 1.841000 ns (2,21) -> (2,22)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I1
Info:  1.2  7.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  2.3  9.7    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 1.841000 ns (2,22) -> (3,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 10.6  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 13.6    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3 budget 1.841000 ns (3,22) -> (8,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:  0.9 14.5  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 17.4    Net processor.mfwd2 budget 2.174000 ns (8,22) -> (5,25)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.I3
Info:  0.9 18.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  1.8 20.1    Net processor.mem_fwd2_mux_out[1] budget 1.155000 ns (5,25) -> (5,24)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 21.3  Source processor.wb_fwd2_mux.out_SB_LUT4_O_30_LC.O
Info:  6.6 27.9    Net data_WrData[1] budget 2.044000 ns (5,24) -> (14,5)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_30_LC.I1
Info:  1.2 29.1  Source processor.alu_mux.out_SB_LUT4_O_30_LC.O
Info:  3.6 32.8    Net processor.alu_mux_out[1] budget 2.234000 ns (14,5) -> (12,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.I3
Info:  0.9 33.6  Source processor.alu_main.adder_input_b_SB_LUT4_O_29_LC.O
Info:  1.8 35.4    Net processor.alu_main.adder_input_b[1] budget 2.090000 ns (12,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.I1
Info:  0.7 36.1  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 36.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 36.9  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 36.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 37.2  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 37.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 38.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 38.3  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 38.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 38.6  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 38.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 38.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 39.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 39.4  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 39.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 39.7  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 39.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 40.0  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 40.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 40.2  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 40.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 41.1  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 41.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 41.6  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 41.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 42.2  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 42.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 42.5  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 42.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 42.7  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 42.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 43.0  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 43.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 43.8  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 43.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 44.1  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 44.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 44.4  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 44.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 44.7  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 44.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 45.0  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 45.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 45.2  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 45.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 45.5  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 45.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 47.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 47.9  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  4.2 52.1    Net processor.alu_main.adder_output[31] budget 2.624000 ns (11,15) -> (11,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 53.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 54.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.851000 ns (11,3) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 56.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 57.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 2.017000 ns (11,2) -> (11,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 58.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 60.4    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.182000 ns (11,2) -> (10,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 61.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  3.0 64.2    Net processor.alu_result[0] budget 3.422000 ns (10,3) -> (10,9)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 65.4  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 67.2    Net data_addr[0] budget 5.246000 ns (10,9) -> (9,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 68.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  2.4 70.9    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (9,10) -> (9,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 72.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.6 77.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.311000 ns (9,12) -> (5,30)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info:  0.1 77.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.CEN
Info: 27.2 ns logic, 50.7 ns routing

Info: Max frequency for clock               'clk': 14.90 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 12.86 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.89 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 66.99 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 77.86 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  5580,  13445) |+
Info: [ 13445,  21310) |+
Info: [ 21310,  29175) |***+
Info: [ 29175,  37040) |***+
Info: [ 37040,  44905) |*+
Info: [ 44905,  52770) |*********************+
Info: [ 52770,  60635) |***************+
Info: [ 60635,  68500) |****************************************+
Info: [ 68500,  76365) |**************************************+
Info: [ 76365,  84230) |************************************************************ 
Info: [ 84230,  92095) |+
Info: [ 92095,  99960) |+
Info: [ 99960, 107825) |+
Info: [107825, 115690) |*+
Info: [115690, 123555) |*+
Info: [123555, 131420) | 
Info: [131420, 139285) |+
Info: [139285, 147150) |**************+
Info: [147150, 155015) |************************+
Info: [155015, 162880) |************************+
